{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747751770472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747751770473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:36:10 2025 " "Processing started: Tue May 20 11:36:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747751770473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751770473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forca -c forca " "Command: quartus_map --read_settings_files=on --write_settings_files=off forca -c forca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751770473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747751770979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747751770979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_pll-rtl " "Found design unit 1: ip_pll-rtl" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780631 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "ip_pll.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751780631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_pll/ip_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_pll/ip_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll_0002 " "Found entity 1: ip_pll_0002" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751780633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/forca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/forca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forca-arch_forca " "Found design unit 1: forca-arch_forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780635 ""} { "Info" "ISGN_ENTITY_NAME" "1 forca " "Found entity 1: forca" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751780635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/display_letra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/display_letra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_letra-comportamental " "Found design unit 1: display_letra-comportamental" {  } { { "vhdl/display_letra.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/display_letra.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780637 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_letra " "Found entity 1: display_letra" {  } { { "vhdl/display_letra.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/display_letra.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751780637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/not_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/not_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_uart-arch_not_uart " "Found design unit 1: not_uart-arch_not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/not_uart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780639 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_uart " "Found entity 1: not_uart" {  } { { "vhdl/not_uart.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/not_uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747751780639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751780639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "forca " "Elaborating entity \"forca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747751780673 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vidas forca.vhd(14) " "VHDL Signal Declaration warning at forca.vhd(14): used implicit default value for signal \"vidas\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747751780677 "|forca"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx forca.vhd(15) " "VHDL Signal Declaration warning at forca.vhd(15): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747751780677 "|forca"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_clk forca.vhd(22) " "Verilog HDL or VHDL warning at forca.vhd(22): object \"out_clk\" assigned a value but never read" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747751780677 "|forca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll ip_pll:ippll " "Elaborating entity \"ip_pll\" for hierarchy \"ip_pll:ippll\"" {  } { { "vhdl/forca.vhd" "ippll" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751780684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_pll_0002 ip_pll:ippll\|ip_pll_0002:ip_pll_inst " "Elaborating entity \"ip_pll_0002\" for hierarchy \"ip_pll:ippll\|ip_pll_0002:ip_pll_inst\"" {  } { { "ip_pll.vhd" "ip_pll_inst" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751780691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751780731 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747751780745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751780762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.843198 MHz " "Parameter \"output_clock_frequency0\" = \"1.843198 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747751780762 ""}  } { { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747751780762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_letra display_letra:letra " "Elaborating entity \"display_letra\" for hierarchy \"display_letra:letra\"" {  } { { "vhdl/forca.vhd" "letra" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751780766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"ip_pll:ippll\|ip_pll_0002:ip_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "ip_pll/ip_pll_0002.v" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll/ip_pll_0002.v" 85 0 0 } } { "ip_pll.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/ip_pll.vhd" 32 0 0 } } { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751780863 "|forca|ip_pll:ippll|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747751780863 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747751780863 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[0\] GND " "Pin \"seg_up\[0\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[1\] GND " "Pin \"seg_up\[1\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[2\] GND " "Pin \"seg_up\[2\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[3\] GND " "Pin \"seg_up\[3\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[4\] GND " "Pin \"seg_up\[4\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[5\] GND " "Pin \"seg_up\[5\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_up\[6\] GND " "Pin \"seg_up\[6\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_up[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[0\] GND " "Pin \"seg_down\[0\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[1\] GND " "Pin \"seg_down\[1\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[2\] GND " "Pin \"seg_down\[2\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[3\] GND " "Pin \"seg_down\[3\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[4\] GND " "Pin \"seg_down\[4\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[5\] GND " "Pin \"seg_down\[5\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_down\[6\] GND " "Pin \"seg_down\[6\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|seg_down[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[0\] GND " "Pin \"vidas\[0\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[1\] GND " "Pin \"vidas\[1\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[2\] GND " "Pin \"vidas\[2\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[3\] GND " "Pin \"vidas\[3\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[4\] GND " "Pin \"vidas\[4\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[5\] GND " "Pin \"vidas\[5\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[6\] GND " "Pin \"vidas\[6\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[7\] GND " "Pin \"vidas\[7\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[8\] GND " "Pin \"vidas\[8\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vidas\[9\] GND " "Pin \"vidas\[9\]\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|vidas[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747751781312 "|forca|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747751781312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747751781627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747751781627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751781787 "|forca|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751781787 "|forca|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seta_esquerda " "No output dependent on input pin \"seta_esquerda\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751781787 "|forca|seta_esquerda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seta_direita " "No output dependent on input pin \"seta_direita\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751781787 "|forca|seta_direita"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "vhdl/forca.vhd" "" { Text "C:/Users/Operador/Documents/umnometaograndequesejaquaseimpossiveldeperdernomeiodessaspastas/projeto/vhdl/forca.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747751781787 "|forca|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747751781787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747751781788 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747751781788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747751781788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747751781819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:36:21 2025 " "Processing ended: Tue May 20 11:36:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747751781819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747751781819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747751781819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747751781819 ""}
