

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 15:58:04 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i6)
	6  / (exitcond_i6)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 0.00ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 0.00ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (9)  [1/1] 1.59ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 3.10ns
ST_2: r_i (11)  [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: tmp (12)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_2: tmp_28_cast (13)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp_28_cast = zext i7 %tmp to i8

ST_2: exitcond1_i (14)  [1/1] 3.10ns  loc: dct.c:59->dct.c:85
:3  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty (15)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r (16)  [1/1] 2.35ns  loc: dct.c:59->dct.c:85
:5  %r = add i4 %r_i, 1

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:6  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: StgValue_22 (19)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_2_i (20)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp_3 (21)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp_3 = trunc i4 %r_i to i3

ST_2: tmp_i (22)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_2: StgValue_26 (23)  [1/1] 1.59ns  loc: dct.c:61->dct.c:85
:4  br label %3

ST_2: StgValue_27 (47)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 3>: 5.57ns
ST_3: c_i (25)  [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 (26)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: c_i_cast5_cast (27)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:2  %c_i_cast5_cast = zext i4 %c_i to i8

ST_3: tmp_21 (28)  [1/1] 2.32ns  loc: dct.c:62->dct.c:85
:3  %tmp_21 = add i8 %tmp_28_cast, %c_i_cast5_cast

ST_3: tmp_32_cast (29)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:4  %tmp_32_cast = zext i8 %tmp_21 to i32

ST_3: buf_2d_in_addr (30)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:5  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_32_cast

ST_3: exitcond_i (31)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
:6  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_14 (32)  [1/1] 0.00ns
:7  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c (33)  [1/1] 2.35ns  loc: dct.c:61->dct.c:85
:8  %c = add i4 %c_i, 1

ST_3: StgValue_37 (34)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:9  br i1 %exitcond_i, label %5, label %4

ST_3: sum_i (37)  [1/1] 2.31ns  loc: dct.c:61->dct.c:85
:1  %sum_i = add i6 %c_i_cast6, %tmp_i

ST_3: sum_i_cast (38)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:2  %sum_i_cast = zext i6 %sum_i to i32

ST_3: input_addr (39)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_3: input_load (40)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_3: empty_15 (44)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2_i) nounwind

ST_3: StgValue_43 (45)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  br label %1


 <State 4>: 6.51ns
ST_4: StgValue_44 (36)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load (40)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_4: StgValue_46 (41)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
:5  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: StgValue_47 (42)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:6  br label %3


 <State 5>: 1.59ns
ST_5: StgValue_48 (47)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_49 (48)  [1/1] 1.59ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %6


 <State 6>: 3.10ns
ST_6: r_i2 (50)  [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: tmp_s (51)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_6: tmp_31_cast (52)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_31_cast = zext i7 %tmp_s to i8

ST_6: exitcond1_i3 (53)  [1/1] 3.10ns  loc: dct.c:71->dct.c:90
:3  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_16 (54)  [1/1] 0.00ns
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 (55)  [1/1] 2.35ns  loc: dct.c:71->dct.c:90
:5  %r_1 = add i4 %r_i2, 1

ST_6: StgValue_56 (56)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:6  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: StgValue_57 (58)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_1_i (59)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_4 (60)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_4 = trunc i4 %r_i2 to i3

ST_6: tmp_i4 (61)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:3  %tmp_i4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_6: StgValue_61 (62)  [1/1] 1.59ns  loc: dct.c:73->dct.c:90
:4  br label %8

ST_6: StgValue_62 (86)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void


 <State 7>: 5.57ns
ST_7: c_i5 (64)  [1/1] 0.00ns
:0  %c_i5 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i5_cast2 (65)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:1  %c_i5_cast2 = zext i4 %c_i5 to i6

ST_7: c_i5_cast1_cast (66)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:2  %c_i5_cast1_cast = zext i4 %c_i5 to i8

ST_7: tmp_22 (67)  [1/1] 2.32ns  loc: dct.c:74->dct.c:90
:3  %tmp_22 = add i8 %tmp_31_cast, %c_i5_cast1_cast

ST_7: tmp_34_cast (68)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %tmp_34_cast = zext i8 %tmp_22 to i32

ST_7: buf_2d_out_addr (69)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_34_cast

ST_7: exitcond_i6 (70)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
:6  %exitcond_i6 = icmp eq i4 %c_i5, -8

ST_7: empty_17 (71)  [1/1] 0.00ns
:7  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 (72)  [1/1] 2.35ns  loc: dct.c:73->dct.c:90
:8  %c_1 = add i4 %c_i5, 1

ST_7: StgValue_72 (73)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:9  br i1 %exitcond_i6, label %10, label %9

ST_7: buf_2d_out_load (76)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
:1  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: sum3_i (77)  [1/1] 2.31ns  loc: dct.c:73->dct.c:90
:2  %sum3_i = add i6 %c_i5_cast2, %tmp_i4

ST_7: empty_18 (83)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1_i) nounwind

ST_7: StgValue_76 (84)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  br label %6


 <State 8>: 6.51ns
ST_8: StgValue_77 (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load (76)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
:1  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: sum3_i_cast (78)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:3  %sum3_i_cast = zext i6 %sum3_i to i32

ST_8: output_addr (79)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_8: StgValue_81 (80)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
:5  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: StgValue_82 (81)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:6  br label %8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', dct.c:59->dct.c:85) [11]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', dct.c:59->dct.c:85) [11]  (0 ns)
	'icmp' operation ('exitcond1_i', dct.c:59->dct.c:85) [14]  (3.1 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', dct.c:61->dct.c:85) [25]  (0 ns)
	'add' operation ('sum_i', dct.c:61->dct.c:85) [37]  (2.31 ns)
	'getelementptr' operation ('input_addr', dct.c:62->dct.c:85) [39]  (0 ns)
	'load' operation ('input_load', dct.c:62->dct.c:85) on array 'input_r' [40]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', dct.c:62->dct.c:85) on array 'input_r' [40]  (3.25 ns)
	'store' operation (dct.c:62->dct.c:85) of variable 'input_load', dct.c:62->dct.c:85 on array 'buf_2d_in', dct.c:81 [41]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', dct.c:71->dct.c:90) [50]  (1.59 ns)

 <State 6>: 3.1ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', dct.c:71->dct.c:90) [50]  (0 ns)
	'icmp' operation ('exitcond1_i3', dct.c:71->dct.c:90) [53]  (3.1 ns)

 <State 7>: 5.57ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', dct.c:73->dct.c:90) [64]  (0 ns)
	'add' operation ('tmp_22', dct.c:74->dct.c:90) [67]  (2.32 ns)
	'getelementptr' operation ('buf_2d_out_addr', dct.c:74->dct.c:90) [69]  (0 ns)
	'load' operation ('buf_2d_out_load', dct.c:74->dct.c:90) on array 'buf_2d_out' [76]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('buf_2d_out_load', dct.c:74->dct.c:90) on array 'buf_2d_out' [76]  (3.25 ns)
	'store' operation (dct.c:74->dct.c:90) of variable 'buf_2d_out_load', dct.c:74->dct.c:90 on array 'output_r' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
