<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 180327.01 autogenerated file 
       Input: ./rdl_sec_if/test.rdl
       Parms: ./rdl_sec_if/test.parms
       Date: Tue Mar 27 14:56:11 EDT 2018
 -->

<map version="180327.01">
  <id>base_map</id>
  <baseaddr>0x0</baseaddr>
  <shorttext>L1 regs</shorttext>
  <regset>
    <id>base_regs</id>
    <shorttext>base_regs registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>config_regs</id>
      <parentpath>base_regs</parentpath>
      <shorttext>Config reg set  config_regs</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <reps>8</reps>
      <stride>0x4</stride>
      <field>
        <id>lsb_field</id>
        <shorttext>Bunch o lsb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ffff</reset>
        <lowidx>0</lowidx>
        <width>16</width>
      </field>
      <field>
        <id>msb_field</id>
        <shorttext>Bunch o msb bits</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>16</width>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <highaddr>0x1f</highaddr>
  </regset>
  <map>
    <id>primary</id>
    <shorttext>L2 regs</shorttext>
    <baseaddr>0x20</baseaddr>
    <extroot>1</extroot>
    <regset>
      <id>base_regs</id>
      <parentpath>primary</parentpath>
      <shorttext>base_regs registers</shorttext>
      <baseaddr>0x20</baseaddr>
      <reg>
        <id>config_regs</id>
        <parentpath>primary.base_regs</parentpath>
        <shorttext>Config reg set  config_regs</shorttext>
        <baseaddr>0x20</baseaddr>
        <width>32</width>
        <reps>8</reps>
        <stride>0x4</stride>
        <field>
          <id>lsb_field</id>
          <shorttext>Bunch o lsb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>ffff</reset>
          <lowidx>0</lowidx>
          <width>16</width>
        </field>
        <field>
          <id>msb_field</id>
          <shorttext>Bunch o msb bits</shorttext>
          <access>RW</access>
          <hwinfo>
            <hwaccess>r</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>16</lowidx>
          <width>16</width>
        </field>
        <catcode>2</catcode>
        <access>RW</access>
      </reg>
      <highaddr>0x3f</highaddr>
    </regset>
    <highaddr>0x3f</highaddr>
  </map>
</map>
