arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_N10_40nm.xml	stereovision0.v	common	72.53	vpr	246.70 MiB		-1	-1	8.23	120932	5	28.98	-1	-1	65024	-1	-1	1352	169	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	252616	169	197	21117	21314	1	6509	1718	39	39	1521	clb	auto	132.6 MiB	3.02	188600	47945	958223	329930	610922	17371	246.7 MiB	6.36	0.07	7.48908	3.85395	-15165.3	-3.85395	3.85395	3.42	0.0181451	0.0155648	1.86364	1.5515	-1	-1	-1	-1	36	61910	50	2.4642e+07	2.4336e+07	4.11737e+06	2707.01	12.81	6.8221	5.66675	115990	821377	-1	57410	21	30914	66833	2643745	477357	3.6821	3.6821	-15912.4	-3.6821	0	0	5.03985e+06	3313.51	0.18	1.66	0.40	-1	-1	0.18	1.17936	1.0401	
k6_N10_40nm_diff_switch_for_inc_dec_wires.xml	stereovision0.v	common	70.91	vpr	248.29 MiB		-1	-1	7.52	121112	5	28.19	-1	-1	65024	-1	-1	1363	169	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	254252	169	197	21117	21314	1	6565	1729	39	39	1521	clb	auto	131.8 MiB	2.87	190099	51107	987164	353007	612737	21420	248.3 MiB	6.23	0.06	9.87654	3.59906	-14959.3	-3.59906	3.59906	3.27	0.0160602	0.0137781	1.82077	1.51774	-1	-1	-1	-1	38	67057	39	7.37824e+07	7.3459e+07	4.16760e+06	2740.04	13.11	6.23411	5.17893	119030	845795	-1	61286	30	33152	70295	2804113	519856	3.34587	3.34587	-15492.9	-3.34587	0	0	5.22668e+06	3436.35	0.18	1.99	0.42	-1	-1	0.18	1.42002	1.25013	
