
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse AsyncMux.vhd counter.vhd keyupd.vhd kody.vhd pLayer.vhd Reg.vhd slayer.vhd PresentEnc.vhd PresentStateMachine.vhd
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.480 ; gain = 2.020 ; free physical = 301466 ; free virtual = 385294
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present" "*.svh"]] 
# }
# synth_design -top PresentEnc \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top PresentEnc -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43151
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 298458 ; free virtual = 382297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PresentEnc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:69]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'AsyncMux' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:55' bound to instance 'mux_64' of component 'AsyncMux' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:160]
INFO: [Synth 8-638] synthesizing module 'AsyncMux' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:67]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncMux' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:67]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'Reg' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:55' bound to instance 'regText' of component 'Reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:66]
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:66]
	Parameter width bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'AsyncMux' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:55' bound to instance 'mux_80' of component 'AsyncMux' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:173]
INFO: [Synth 8-638] synthesizing module 'AsyncMux__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:67]
	Parameter width bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AsyncMux__parameterized1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/AsyncMux.vhd:67]
	Parameter width bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'Reg' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:55' bound to instance 'regKey' of component 'Reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Reg__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:66]
	Parameter width bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg__parameterized1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/Reg.vhd:66]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-638] synthesizing module 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:61]
	Parameter w_4 bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slayer' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:61]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's_x' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:187]
INFO: [Synth 8-3491] module 'pLayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/pLayer.vhd:51' bound to instance 'p1' of component 'pLayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:192]
INFO: [Synth 8-638] synthesizing module 'pLayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/pLayer.vhd:59]
	Parameter w_64 bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pLayer' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/pLayer.vhd:59]
INFO: [Synth 8-3491] module 'keyupd' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/keyupd.vhd:52' bound to instance 'mixer' of component 'keyupd' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:196]
INFO: [Synth 8-638] synthesizing module 'keyupd' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/keyupd.vhd:64]
	Parameter w_80 bound to: 80 - type: integer 
	Parameter w_5 bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'slayer' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/slayer.vhd:51' bound to instance 's1' of component 'slayer' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/keyupd.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'keyupd' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/keyupd.vhd:64]
INFO: [Synth 8-3491] module 'PresentStateMachine' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentStateMachine.vhd:51' bound to instance 'SM' of component 'PresentStateMachine' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:201]
INFO: [Synth 8-638] synthesizing module 'PresentStateMachine' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentStateMachine.vhd:62]
	Parameter w_5 bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PresentStateMachine' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentStateMachine.vhd:62]
INFO: [Synth 8-3491] module 'counter' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/counter.vhd:48' bound to instance 'count' of component 'counter' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:211]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/counter.vhd:58]
	Parameter w_5 bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PresentEnc' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/PresentEnc.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 298207 ; free virtual = 382050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.629 ; gain = 0.000 ; free physical = 297268 ; free virtual = 381105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 297254 ; free virtual = 381091
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PresentStateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     nop |                               00 |                               00
                sm_start |                               01 |                               01
                sm_ready |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PresentStateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298099 ; free virtual = 381940
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 17    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 297684 ; free virtual = 381570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 297707 ; free virtual = 381592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 297806 ; free virtual = 381692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298646 ; free virtual = 382523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298648 ; free virtual = 382525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298638 ; free virtual = 382515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298636 ; free virtual = 382513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298632 ; free virtual = 382509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298635 ; free virtual = 382512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    66|
|4     |LUT3 |    18|
|5     |LUT4 |     6|
|6     |LUT5 |     1|
|7     |LUT6 |   126|
|8     |FDCE |   151|
|9     |IBUF |   147|
|10    |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------------------+------+
|      |Instance  |Module              |Cells |
+------+----------+--------------------+------+
|1     |top       |                    |   582|
|2     |  SM      |PresentStateMachine |    79|
|3     |  count   |counter             |    14|
|4     |  regKey  |Reg__parameterized1 |   104|
|5     |  regText |Reg                 |   172|
+------+----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298631 ; free virtual = 382507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298605 ; free virtual = 382482
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2861.488 ; gain = 7.859 ; free physical = 298602 ; free virtual = 382478
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 298381 ; free virtual = 382259
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.590 ; gain = 0.000 ; free physical = 295216 ; free virtual = 379105
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5b7d61d8
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2882.590 ; gain = 29.109 ; free physical = 295300 ; free virtual = 379184
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/util_temp_PresentEnc_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/timing_temp_PresentEnc_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2973.262 ; gain = 90.672 ; free physical = 299074 ; free virtual = 382968
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/power_temp_PresentEnc_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/present/power_temp_PresentEnc_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:56:27 2022...
real 72.05
user 79.92
sys 5.55
