-- Porta And

LIBRARY IEEE;
USE ieee.std_logic_1164.all;

ENTITY MyAND IS
	PORT(
			a0_input, a1_input: IN std_logic;
			a_output: OUT std_logic
			);
END MyAND;

ARCHITECTURE behavior OF MyAND IS
BEGIN
	a_output <= a0_input and a1_input;
END behavior;
