# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/ALU.v 
# -- Compiling module ALU
# -- Compiling module talu
# 
# Top level modules:
# 	ALU
# 	talu
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/CONTROL_UNIT.v 
# -- Compiling module CONTROL_UNIT
# 
# Top level modules:
# 	CONTROL_UNIT
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/CPU.v 
# -- Compiling module CPU
# -- Compiling module CPU_CLOCK_GENERATOR
# 
# Top level modules:
# 	CPU
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/MUX_FOR_BUS_B.v 
# -- Compiling module MUX_FOR_BUS_B
# -- Compiling module tdmux
# 
# Top level modules:
# 	tdmux
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/PROCESSOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/PROCESSOR.v 
# -- Compiling module PROCESSOR
# -- Compiling module tPRO
# 
# Top level modules:
# 	tPRO
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/REGISTER.v 
# -- Compiling module REGISTER
# -- Compiling module treg
# 
# Top level modules:
# 	treg
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/INSTRUCTION_ROM.v 
# -- Compiling module INSTRUCTION_ROM
# 
# Top level modules:
# 	INSTRUCTION_ROM
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Knight/Desktop/Processor {C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:12 on May 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Knight/Desktop/Processor" C:/Users/Knight/Desktop/Processor/IMAGE_RAM.v 
# -- Compiling module IMAGE_RAM
# 
# Top level modules:
# 	IMAGE_RAM
# End time: 01:43:12 on May 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.tPRO -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.tPRO -Lf altera_mf_ver 
# Start time: 01:43:25 on May 27,2017
# Loading work.tPRO
# Loading work.PROCESSOR
# Loading work.CPU
# Loading work.CPU_CLOCK_GENERATOR
# Loading work.MUX_FOR_BUS_B
# Loading work.CONTROL_UNIT
# Loading work.REGISTER
# Loading work.ALU
# Loading work.INSTRUCTION_ROM
# Loading altera_mf_ver.altsyncram
# Loading work.IMAGE_RAM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/tPRO/MAIN_CLOCK
add wave -position end  sim:/tPRO/PROCESS_DONE
add wave -position end  sim:/tPRO/CURRENTADDRESS
add wave -position end  sim:/tPRO/REG_AC
add wave -position end  sim:/tPRO/REG_1
add wave -position end  sim:/tPRO/REG_2
add wave -position end  sim:/tPRO/CMD
add wave -position end  sim:/tPRO/INSTRUCTIONADDRESS
add wave -position end  sim:/tPRO/CURRENTINSTRUCTION
add wave -position end  sim:/tPRO/OUTPUT_FROM_RAM
run -all
run -all
run -all
run -all
run -all
run -all
run -all
# Break key hit
# Break key hit
run -continue
# Break key hit
# Break in VlGenerateBlock clk0_on_outa_gen at /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v line 50217
# End time: 01:51:31 on May 27,2017, Elapsed time: 0:08:06
# Errors: 0, Warnings: 0
