from linker.EFAProgram import efaProgram
from linker.EFAsections.StaticDataSection import staticDataType

@efaProgram
def efaProgram_phase1_kvmsr_module(efa):

    ## init_null_state
    init_null_state = efa.State("init_null_state")
    efa.add_state(init_null_state)
    efa.add_initId(init_null_state.state_id)

    ## Broadcast__broadcast_global
    Broadcast__broadcast_global = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_global")
    Broadcast__broadcast_global.writeAction("addi X8 X27 0")
    Broadcast__broadcast_global.writeAction("sri X27 X25 11")
    Broadcast__broadcast_global.writeAction("movir X16 512")
    Broadcast__broadcast_global.writeAction("bgt X25 X16 GenLinkableBroadcast_rapvq_max_child_modular_eq_zero")
    Broadcast__broadcast_global.writeAction("andi X27 X16 2047")
    Broadcast__broadcast_global.writeAction("beqi X16 0 GenLinkableBroadcast_rapvq_modular_eq_zero")
    Broadcast__broadcast_global.writeAction("addi X25 X25 1")
    Broadcast__broadcast_global.writeAction("jmp GenLinkableBroadcast_rapvq_modular_eq_zero")
    Broadcast__broadcast_global.writeAction("GenLinkableBroadcast_rapvq_max_child_modular_eq_zero: mov_imm2reg X25 512")
    Broadcast__broadcast_global.writeAction("GenLinkableBroadcast_rapvq_modular_eq_zero: evi X2 X28 255 4")
    Broadcast__broadcast_global.writeAction("evlb X28 Broadcast__broadcast_node")
    Broadcast__broadcast_global.writeAction("mov_imm2reg X17 0")
    Broadcast__broadcast_global.writeAction("GenLinkableBroadcast_rapvq_broadcast_loop: lshift X17 X16 11")
    Broadcast__broadcast_global.writeAction("add X0 X16 X16")
    Broadcast__broadcast_global.writeAction("ev X28 X28 X16 X16 8")
    Broadcast__broadcast_global.writeAction("sendops_wret X28 Broadcast__broadcast_global_fin X8 8 X16")
    Broadcast__broadcast_global.writeAction("addi X17 X17 1")
    Broadcast__broadcast_global.writeAction("blt X17 X25 GenLinkableBroadcast_rapvq_broadcast_loop")
    Broadcast__broadcast_global.writeAction("mov_imm2reg X26 0")
    Broadcast__broadcast_global.writeAction("yield")

    ## Broadcast__broadcast_node
    Broadcast__broadcast_node = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_node")
    Broadcast__broadcast_node.writeAction("addi X1 X29 0")
    Broadcast__broadcast_node.writeAction("sri X8 X25 6")
    Broadcast__broadcast_node.writeAction("movir X16 32")
    Broadcast__broadcast_node.writeAction("bgt X25 X16 GenLinkableBroadcast_rapvq_max_child_modular_eq_zero")
    Broadcast__broadcast_node.writeAction("andi X8 X16 63")
    Broadcast__broadcast_node.writeAction("beqi X16 0 GenLinkableBroadcast_rapvq_modular_eq_zero")
    Broadcast__broadcast_node.writeAction("addi X25 X25 1")
    Broadcast__broadcast_node.writeAction("jmp GenLinkableBroadcast_rapvq_modular_eq_zero")
    Broadcast__broadcast_node.writeAction("GenLinkableBroadcast_rapvq_max_child_modular_eq_zero: mov_imm2reg X25 32")
    Broadcast__broadcast_node.writeAction("GenLinkableBroadcast_rapvq_modular_eq_zero: evi X2 X28 255 4")
    Broadcast__broadcast_node.writeAction("evlb X28 Broadcast__broadcast_ud")
    Broadcast__broadcast_node.writeAction("mov_imm2reg X17 0")
    Broadcast__broadcast_node.writeAction("GenLinkableBroadcast_rapvq_broadcast_loop: lshift X17 X16 6")
    Broadcast__broadcast_node.writeAction("add X0 X16 X16")
    Broadcast__broadcast_node.writeAction("ev X28 X28 X16 X16 8")
    Broadcast__broadcast_node.writeAction("sendops_wret X28 Broadcast__broadcast_node_fin X8 8 X16")
    Broadcast__broadcast_node.writeAction("addi X17 X17 1")
    Broadcast__broadcast_node.writeAction("blt X17 X25 GenLinkableBroadcast_rapvq_broadcast_loop")
    Broadcast__broadcast_node.writeAction("mov_imm2reg X26 0")
    Broadcast__broadcast_node.writeAction("yield")

    ## Broadcast__broadcast_ud
    Broadcast__broadcast_ud = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_ud")
    Broadcast__broadcast_ud.writeAction("addi X1 X29 0")
    Broadcast__broadcast_ud.writeAction("movir X25 64")
    Broadcast__broadcast_ud.writeAction("bgt X8 X25 GenLinkableBroadcast_rapvq_modular_eq_zero")
    Broadcast__broadcast_ud.writeAction("addi X8 X25 0")
    Broadcast__broadcast_ud.writeAction("GenLinkableBroadcast_rapvq_modular_eq_zero: evi X2 X28 255 4")
    Broadcast__broadcast_ud.writeAction("ev X28 X28 X9 X9 1")
    Broadcast__broadcast_ud.writeAction("mov_imm2reg X17 0")
    Broadcast__broadcast_ud.writeAction("GenLinkableBroadcast_rapvq_broadcast_loop: add X0 X17 X16")
    Broadcast__broadcast_ud.writeAction("ev X28 X28 X16 X16 8")
    Broadcast__broadcast_ud.writeAction("sendops_wret X28 Broadcast__broadcast_ud_fin X10 6 X16")
    Broadcast__broadcast_ud.writeAction("addi X17 X17 1")
    Broadcast__broadcast_ud.writeAction("blt X17 X25 GenLinkableBroadcast_rapvq_broadcast_loop")
    Broadcast__broadcast_ud.writeAction("mov_imm2reg X26 0")
    Broadcast__broadcast_ud.writeAction("yield")

    ## Broadcast__broadcast_ud_fin
    Broadcast__broadcast_ud_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_ud_fin")
    Broadcast__broadcast_ud_fin.writeAction("addi X26 X26 1")
    Broadcast__broadcast_ud_fin.writeAction("blt X26 X25 GenLinkableBroadcast_rapvq_continue")
    Broadcast__broadcast_ud_fin.writeAction("sendr_reply X0 X2 X16")
    Broadcast__broadcast_ud_fin.writeAction("yield_terminate")
    Broadcast__broadcast_ud_fin.writeAction("GenLinkableBroadcast_rapvq_continue: yield")

    ## Broadcast__broadcast_node_fin
    Broadcast__broadcast_node_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_node_fin")
    Broadcast__broadcast_node_fin.writeAction("addi X26 X26 1")
    Broadcast__broadcast_node_fin.writeAction("blt X26 X25 GenLinkableBroadcast_rapvq_continue")
    Broadcast__broadcast_node_fin.writeAction("sendr_reply X0 X2 X16")
    Broadcast__broadcast_node_fin.writeAction("yield_terminate")
    Broadcast__broadcast_node_fin.writeAction("GenLinkableBroadcast_rapvq_continue: yield")

    ## Broadcast__broadcast_global_fin
    Broadcast__broadcast_global_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_global_fin")
    Broadcast__broadcast_global_fin.writeAction("addi X26 X26 1")
    Broadcast__broadcast_global_fin.writeAction("beq X26 X25 GenLinkableBroadcast_rapvq_global_bcst_finish")
    Broadcast__broadcast_global_fin.writeAction("yield")
    Broadcast__broadcast_global_fin.writeAction("GenLinkableBroadcast_rapvq_global_bcst_finish: sendr_reply X0 X2 X16")
    Broadcast__broadcast_global_fin.writeAction("yieldt")

    ## Broadcast__broadcast_value_to_scratchpad
    Broadcast__broadcast_value_to_scratchpad = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Broadcast__broadcast_value_to_scratchpad")
    Broadcast__broadcast_value_to_scratchpad.writeAction("sri X8 X16 32")
    Broadcast__broadcast_value_to_scratchpad.writeAction("add X7 X16 X16")
    Broadcast__broadcast_value_to_scratchpad.writeAction("andi X8 X17 15")
    Broadcast__broadcast_value_to_scratchpad.writeAction("bcpyol X9 X16 X17")
    Broadcast__broadcast_value_to_scratchpad.writeAction("sendr_reply X1 X2 X16")
    Broadcast__broadcast_value_to_scratchpad.writeAction("yieldt")

    ## SHT_initialize_TR
    SHT_initialize_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_initialize_TR")
    SHT_initialize_TR.writeAction("addi X1 X31 0")
    SHT_initialize_TR.writeAction("mov_imm2reg X16 6")
    SHT_initialize_TR.writeAction("add X8 X7 X17")
    SHT_initialize_TR.writeAction("bcopy_ops X10 X17 X16")
    SHT_initialize_TR.writeAction("addi X10 X16 0")
    SHT_initialize_TR.writeAction("add X10 X11 X17")
    SHT_initialize_TR.writeAction("addi X12 X18 0")
    SHT_initialize_TR.writeAction("muli X14 X19 40")
    SHT_initialize_TR.writeAction("add X19 X18 X19")
    SHT_initialize_TR.writeAction("lshift X15 X21 4")
    SHT_initialize_TR.writeAction("addi X13 X22 0")
    SHT_initialize_TR.writeAction("mov_imm2reg X24 0")
    SHT_initialize_TR.writeAction("add X9 X7 X23")
    SHT_initialize_TR.writeAction("move X15 16(X23) 0 8")
    SHT_initialize_TR.writeAction("move X19 24(X23) 0 8")
    SHT_initialize_TR.writeAction("SHTModule_xapkr_SHT__initialize_TR_LB_lane_init_next: move X18 0(X23) 0 8")
    SHT_initialize_TR.writeAction("move X22 8(X23) 0 8")
    SHT_initialize_TR.writeAction("evi X2 X25 255 4")
    SHT_initialize_TR.writeAction("evlb X25 SHTArrayBucket_initialize_TR")
    SHT_initialize_TR.writeAction("ev X25 X25 X16 X16 8")
    SHT_initialize_TR.writeAction("addi X2 X20 0")
    SHT_initialize_TR.writeAction("evlb X20 SHT__initialize_TR_lane_init_ret")
    SHT_initialize_TR.writeAction("send X25 X20 X23 4 0")
    SHT_initialize_TR.writeAction("add X22 X21 X22")
    SHT_initialize_TR.writeAction("addi X18 X18 40")
    SHT_initialize_TR.writeAction("addi X24 X24 1")
    SHT_initialize_TR.writeAction("blt X24 X14 SHTModule_xapkr_SHT__initialize_TR_LB_lane_init_next")
    SHT_initialize_TR.writeAction("addi X16 X16 1")
    SHT_initialize_TR.writeAction("bge X16 X17 SHTModule_xapkr_SHT__initialize_TR_LB_lane_init_done")
    SHT_initialize_TR.writeAction("mov_imm2reg X24 0")
    SHT_initialize_TR.writeAction("addi X12 X18 0")
    SHT_initialize_TR.writeAction("blt X16 X17 SHTModule_xapkr_SHT__initialize_TR_LB_lane_init_next")
    SHT_initialize_TR.writeAction("SHTModule_xapkr_SHT__initialize_TR_LB_lane_init_done: mul X11 X14 X23")
    SHT_initialize_TR.writeAction("yield")

    ## SHT_finalize_TR
    SHT_finalize_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_finalize_TR")
    SHT_finalize_TR.writeAction("movir X16 -1")
    SHT_finalize_TR.writeAction("sri X16 X16 1")
    SHT_finalize_TR.writeAction("sendr X1 X16 X0 X0")
    SHT_finalize_TR.writeAction("yield_terminate")

    ## SHT_update_TR
    SHT_update_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_update_TR")
    SHT_update_TR.writeAction("add X8 X7 X22")
    SHT_update_TR.writeAction("add X9 X7 X23")
    SHT_update_TR.writeAction("mov_imm2reg X16 0")
    SHT_update_TR.writeAction("hash X10 X16")
    SHT_update_TR.writeAction("move 8(X22) X17 0 8")
    SHT_update_TR.writeAction("subi X17 X17 1")
    SHT_update_TR.writeAction("andr X16 X17 X18")
    SHT_update_TR.writeAction("move 0(X22) X19 0 8")
    SHT_update_TR.writeAction("add X19 X18 X19")
    SHT_update_TR.writeAction("move 32(X22) X17 0 8")
    SHT_update_TR.writeAction("subi X17 X17 1")
    SHT_update_TR.writeAction("rshift X16 X16 32")
    SHT_update_TR.writeAction("andr X16 X17 X17")
    SHT_update_TR.writeAction("muli X17 X17 40")
    SHT_update_TR.writeAction("move 16(X22) X20 0 8")
    SHT_update_TR.writeAction("add X20 X17 X17")
    SHT_update_TR.writeAction("move X17 0(X23) 0 8")
    SHT_update_TR.writeAction("move X10 8(X23) 0 8")
    SHT_update_TR.writeAction("move X11 16(X23) 0 8")
    SHT_update_TR.writeAction("evi X2 X20 255 4")
    SHT_update_TR.writeAction("evlb X20 SHTArrayBucket_update_TR")
    SHT_update_TR.writeAction("ev X20 X20 X19 X19 8")
    SHT_update_TR.writeAction("send X20 X1 X23 3 0")
    SHT_update_TR.writeAction("yield_terminate")

    ## SHT_get_TR
    SHT_get_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_get_TR")
    SHT_get_TR.writeAction("add X8 X7 X22")
    SHT_get_TR.writeAction("mov_imm2reg X16 0")
    SHT_get_TR.writeAction("hash X9 X16")
    SHT_get_TR.writeAction("move 8(X22) X17 0 8")
    SHT_get_TR.writeAction("subi X17 X17 1")
    SHT_get_TR.writeAction("andr X16 X17 X18")
    SHT_get_TR.writeAction("move 0(X22) X19 0 8")
    SHT_get_TR.writeAction("add X19 X18 X19")
    SHT_get_TR.writeAction("move 32(X22) X17 0 8")
    SHT_get_TR.writeAction("subi X17 X17 1")
    SHT_get_TR.writeAction("rshift X16 X16 32")
    SHT_get_TR.writeAction("andr X16 X17 X17")
    SHT_get_TR.writeAction("muli X17 X17 40")
    SHT_get_TR.writeAction("move 16(X22) X20 0 8")
    SHT_get_TR.writeAction("add X20 X17 X17")
    SHT_get_TR.writeAction("evi X2 X20 255 4")
    SHT_get_TR.writeAction("evlb X20 SHTArrayBucket_get_TR")
    SHT_get_TR.writeAction("ev X20 X20 X19 X19 8")
    SHT_get_TR.writeAction("sendr X20 X1 X17 X9")
    SHT_get_TR.writeAction("yield_terminate")

    ## SHT_get_iterators_TR
    SHT_get_iterators_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_get_iterators_TR")
    SHT_get_iterators_TR.writeAction("addi X1 X31 0")
    SHT_get_iterators_TR.writeAction("addi X9 X17 0")
    SHT_get_iterators_TR.writeAction("add X8 X7 X16")
    SHT_get_iterators_TR.writeAction("move 0(X16) X18 0 8")
    SHT_get_iterators_TR.writeAction("move 8(X16) X19 0 8")
    SHT_get_iterators_TR.writeAction("move 32(X16) X20 0 8")
    SHT_get_iterators_TR.writeAction("move 16(X16) X21 0 8")
    SHT_get_iterators_TR.writeAction("mul X20 X19 X25")
    SHT_get_iterators_TR.writeAction("add X18 X19 X19")
    SHT_get_iterators_TR.writeAction("mov_imm2reg X23 0")
    SHT_get_iterators_TR.writeAction("SHTModule_xapkr_SHT__get_iterators_TR_LB_next_bucket: lshift X21 X22 32")
    SHT_get_iterators_TR.writeAction("orr X22 X18 X22")
    SHT_get_iterators_TR.writeAction("addi X2 X24 0")
    SHT_get_iterators_TR.writeAction("evlb X24 SHT__get_iterators_TR_iter_st_ret")
    SHT_get_iterators_TR.writeAction("sendmr2 X17 X24 X22 X23")
    SHT_get_iterators_TR.writeAction("addi X17 X17 16")
    SHT_get_iterators_TR.writeAction("addi X21 X21 40")
    SHT_get_iterators_TR.writeAction("subi X20 X20 1")
    SHT_get_iterators_TR.writeAction("bgti X20 0 SHTModule_xapkr_SHT__get_iterators_TR_LB_next_bucket")
    SHT_get_iterators_TR.writeAction("move 32(X16) X20 0 8")
    SHT_get_iterators_TR.writeAction("move 16(X16) X21 0 8")
    SHT_get_iterators_TR.writeAction("addi X18 X18 1")
    SHT_get_iterators_TR.writeAction("blt X18 X19 SHTModule_xapkr_SHT__get_iterators_TR_LB_next_bucket")

    ## SHT_get_next_TR
    SHT_get_next_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_get_next_TR")
    SHT_get_next_TR.writeAction("sli X8 X16 32")
    SHT_get_next_TR.writeAction("sri X16 X16 32")
    SHT_get_next_TR.writeAction("evi X2 X17 255 4")
    SHT_get_next_TR.writeAction("evlb X17 SHTArrayBucket_get_next_TR")
    SHT_get_next_TR.writeAction("ev X17 X17 X16 X16 8")
    SHT_get_next_TR.writeAction("sendr X17 X1 X8 X9")
    SHT_get_next_TR.writeAction("yieldt")

    ## SHT_get_next_split_TR
    SHT_get_next_split_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT_get_next_split_TR")
    SHT_get_next_split_TR.writeAction("sli X8 X16 32")
    SHT_get_next_split_TR.writeAction("sri X16 X16 32")
    SHT_get_next_split_TR.writeAction("evi X2 X17 255 4")
    SHT_get_next_split_TR.writeAction("evlb X17 SHTArrayBucket_get_next_split_TR")
    SHT_get_next_split_TR.writeAction("ev X17 X17 X16 X16 8")
    SHT_get_next_split_TR.writeAction("sendr3 X17 X1 X8 X9 X10")
    SHT_get_next_split_TR.writeAction("yieldt")

    ## SHTArrayBucket_initialize_TR
    SHTArrayBucket_initialize_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket_initialize_TR")
    SHTArrayBucket_initialize_TR.writeAction("add X8 X7 X16")
    SHTArrayBucket_initialize_TR.writeAction("addi X16 X17 0")
    SHTArrayBucket_initialize_TR.writeAction("mov_imm2reg X18 0")
    SHTArrayBucket_initialize_TR.writeAction("move X18 0(X17) 0 1")
    SHTArrayBucket_initialize_TR.writeAction("move X18 1(X17) 0 1")
    SHTArrayBucket_initialize_TR.writeAction("move X18 2(X17) 0 2")
    SHTArrayBucket_initialize_TR.writeAction("move X9 8(X16) 0 8")
    SHTArrayBucket_initialize_TR.writeAction("move X10 16(X16) 0 8")
    SHTArrayBucket_initialize_TR.writeAction("add X11 X7 X18")
    SHTArrayBucket_initialize_TR.writeAction("move X18 32(X16) 0 8")
    SHTArrayBucket_initialize_TR.writeAction("mov_imm2reg X18 0")
    SHTArrayBucket_initialize_TR.writeAction("move X18 24(X16) 0 8")
    SHTArrayBucket_initialize_TR.writeAction("movir X17 -1")
    SHTArrayBucket_initialize_TR.writeAction("sri X17 X17 1")
    SHTArrayBucket_initialize_TR.writeAction("sendr X1 X17 X0 X0")
    SHTArrayBucket_initialize_TR.writeAction("yield_terminate")

    ## SHTArrayBucket_update_TR
    SHTArrayBucket_update_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket_update_TR")
    SHTArrayBucket_update_TR.writeAction("add X8 X7 X28")
    SHTArrayBucket_update_TR.writeAction("addi X28 X16 0")
    SHTArrayBucket_update_TR.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket_update_TR.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_write_begin_1_acquired")
    SHTArrayBucket_update_TR.writeAction("evi X2 X17 255 4")
    SHTArrayBucket_update_TR.writeAction("sendops_wcont X17 X1 X8 3")
    SHTArrayBucket_update_TR.writeAction("yield_terminate")
    SHTArrayBucket_update_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_write_begin_1_acquired: addi X17 X17 1")
    SHTArrayBucket_update_TR.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket_update_TR.writeAction("addi X9 X29 0")
    SHTArrayBucket_update_TR.writeAction("addi X10 X30 0")
    SHTArrayBucket_update_TR.writeAction("addi X1 X31 0")
    SHTArrayBucket_update_TR.writeAction("move 24(X28) X17 0 8")
    SHTArrayBucket_update_TR.writeAction("mov_imm2reg X20 0")
    SHTArrayBucket_update_TR.writeAction("bgti X17 0 SHTModule_xapkr_SHTArrayBucket__update_TR_LB_setup_send_ld")
    SHTArrayBucket_update_TR.writeAction("addi X17 X17 1")
    SHTArrayBucket_update_TR.writeAction("move X17 24(X28) 0 8")
    SHTArrayBucket_update_TR.writeAction("move 8(X28) X21 0 8")
    SHTArrayBucket_update_TR.writeAction("addi X2 X23 0")
    SHTArrayBucket_update_TR.writeAction("evlb X23 SHTArrayBucket__update_TR_key_st_ret")
    SHTArrayBucket_update_TR.writeAction("sendmr2 X21 X23 X29 X30")
    SHTArrayBucket_update_TR.writeAction("yield")
    SHTArrayBucket_update_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_LB_setup_send_ld: mov_imm2reg X18 4")
    SHTArrayBucket_update_TR.writeAction("move 8(X28) X19 0 8")
    SHTArrayBucket_update_TR.writeAction("mov_imm2reg X22 0")
    SHTArrayBucket_update_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_ld: blei X17 0 SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_done")
    SHTArrayBucket_update_TR.writeAction("addi X2 X23 0")
    SHTArrayBucket_update_TR.writeAction("evlb X23 SHTArrayBucket__update_TR_key_ld_ret")
    SHTArrayBucket_update_TR.writeAction("sendm X19 X23 X23 8 0")
    SHTArrayBucket_update_TR.writeAction("addi X20 X20 1")
    SHTArrayBucket_update_TR.writeAction("bgti X17 4 SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_full")
    SHTArrayBucket_update_TR.writeAction("addi X17 X18 0")
    SHTArrayBucket_update_TR.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket_update_TR.writeAction("yield")
    SHTArrayBucket_update_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_full: subi X17 X17 4")
    SHTArrayBucket_update_TR.writeAction("addi X19 X19 64")
    SHTArrayBucket_update_TR.writeAction("bltiu X20 25 SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_ld")
    SHTArrayBucket_update_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_done: yield")

    ## SHTArrayBucket_get_TR
    SHTArrayBucket_get_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket_get_TR")
    SHTArrayBucket_get_TR.writeAction("add X8 X7 X28")
    SHTArrayBucket_get_TR.writeAction("addi X28 X16 0")
    SHTArrayBucket_get_TR.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_reader_acquired")
    SHTArrayBucket_get_TR.writeAction("evi X2 X17 255 4")
    SHTArrayBucket_get_TR.writeAction("sendops_wcont X17 X1 X8 2")
    SHTArrayBucket_get_TR.writeAction("yield_terminate")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_reader_acquired: addi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("move 2(X16) X17 0 2")
    SHTArrayBucket_get_TR.writeAction("bgtiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_inc_release_reader")
    SHTArrayBucket_get_TR.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("bgtiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_release_reader_spin")
    SHTArrayBucket_get_TR.writeAction("addi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("jmp SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_inc_release_reader")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_release_reader_spin: move 0(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("subi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("evi X2 X17 255 4")
    SHTArrayBucket_get_TR.writeAction("sendops_wcont X17 X1 X8 2")
    SHTArrayBucket_get_TR.writeAction("yield_terminate")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_begin_4_inc_release_reader: move 2(X16) X17 0 2")
    SHTArrayBucket_get_TR.writeAction("addi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 2(X16) 0 2")
    SHTArrayBucket_get_TR.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("subi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("addi X9 X29 0")
    SHTArrayBucket_get_TR.writeAction("addi X1 X31 0")
    SHTArrayBucket_get_TR.writeAction("move 24(X28) X17 0 8")
    SHTArrayBucket_get_TR.writeAction("mov_imm2reg X20 0")
    SHTArrayBucket_get_TR.writeAction("bgti X17 0 SHTModule_xapkr_SHTArrayBucket__get_TR_LB_setup_send_ld")
    SHTArrayBucket_get_TR.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket_get_TR.writeAction("movir X18 -1")
    SHTArrayBucket_get_TR.writeAction("sri X18 X18 1")
    SHTArrayBucket_get_TR.writeAction("sendr X31 X18 X17 X29")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_reader_spinwait: move 0(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_reader_acquired")
    SHTArrayBucket_get_TR.writeAction("jmp SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_reader_spinwait")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_reader_acquired: addi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("move 2(X16) X17 0 2")
    SHTArrayBucket_get_TR.writeAction("bgtiu X17 1 SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_dec_release_reader")
    SHTArrayBucket_get_TR.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_dec_release_reader")
    SHTArrayBucket_get_TR.writeAction("subi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_5_dec_release_reader: move 2(X16) X17 0 2")
    SHTArrayBucket_get_TR.writeAction("subi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 2(X16) 0 2")
    SHTArrayBucket_get_TR.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket_get_TR.writeAction("subi X17 X17 1")
    SHTArrayBucket_get_TR.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket_get_TR.writeAction("yield_terminate")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_LB_setup_send_ld: mov_imm2reg X18 4")
    SHTArrayBucket_get_TR.writeAction("move 8(X28) X19 0 8")
    SHTArrayBucket_get_TR.writeAction("mov_imm2reg X21 0")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_ld: blei X17 0 SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_done")
    SHTArrayBucket_get_TR.writeAction("addi X2 X22 0")
    SHTArrayBucket_get_TR.writeAction("evlb X22 SHTArrayBucket__get_TR_key_ld_ret")
    SHTArrayBucket_get_TR.writeAction("sendm X19 X22 X22 8 0")
    SHTArrayBucket_get_TR.writeAction("addi X20 X20 1")
    SHTArrayBucket_get_TR.writeAction("bgti X17 4 SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_full")
    SHTArrayBucket_get_TR.writeAction("addi X17 X18 0")
    SHTArrayBucket_get_TR.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket_get_TR.writeAction("yield")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_full: subi X17 X17 4")
    SHTArrayBucket_get_TR.writeAction("addi X19 X19 64")
    SHTArrayBucket_get_TR.writeAction("bltiu X20 25 SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_ld")
    SHTArrayBucket_get_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_done: yield")

    ## SHTArrayBucket_get_next_TR
    SHTArrayBucket_get_next_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket_get_next_TR")
    SHTArrayBucket_get_next_TR.writeAction("rshift X8 X16 32")
    SHTArrayBucket_get_next_TR.writeAction("add X16 X7 X16")
    SHTArrayBucket_get_next_TR.writeAction("addi X9 X18 0")
    SHTArrayBucket_get_next_TR.writeAction("move 32(X16) X17 0 8")
    SHTArrayBucket_get_next_TR.writeAction("move 24(X16) X19 0 8")
    SHTArrayBucket_get_next_TR.writeAction("bleu X19 X18 SHTModule_xapkr_SHTArrayBucket__get_next_TR_LB_passed_end")
    SHTArrayBucket_get_next_TR.writeAction("move 8(X16) X20 0 8")
    SHTArrayBucket_get_next_TR.writeAction("lshift X18 X21 4")
    SHTArrayBucket_get_next_TR.writeAction("add X20 X21 X20")
    SHTArrayBucket_get_next_TR.writeAction("addi X2 X21 0")
    SHTArrayBucket_get_next_TR.writeAction("evlb X21 SHTArrayBucket__get_next_TR_entry_ld_ret")
    SHTArrayBucket_get_next_TR.writeAction("sendm X20 X21 X21 2 0")
    SHTArrayBucket_get_next_TR.writeAction("addi X1 X31 0")
    SHTArrayBucket_get_next_TR.writeAction("addi X8 X22 0")
    SHTArrayBucket_get_next_TR.writeAction("yield")
    SHTArrayBucket_get_next_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_next_TR_LB_passed_end: mov_imm2reg X21 -2")
    SHTArrayBucket_get_next_TR.writeAction("movir X18 -1")
    SHTArrayBucket_get_next_TR.writeAction("sri X18 X18 1")
    SHTArrayBucket_get_next_TR.writeAction("sendr X1 X18 X8 X21")
    SHTArrayBucket_get_next_TR.writeAction("yield_terminate")

    ## SHTArrayBucket_get_next_split_TR
    SHTArrayBucket_get_next_split_TR = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket_get_next_split_TR")
    SHTArrayBucket_get_next_split_TR.writeAction("sri X8 X16 32")
    SHTArrayBucket_get_next_split_TR.writeAction("add X16 X7 X16")
    SHTArrayBucket_get_next_split_TR.writeAction("addi X9 X17 0")
    SHTArrayBucket_get_next_split_TR.writeAction("movlr 24(X16) X18 0 8")
    SHTArrayBucket_get_next_split_TR.writeAction("bleu X18 X17 SHTModule_xapkr_SHTArrayBucket__get_next_split_TR_LB_passed_end")
    SHTArrayBucket_get_next_split_TR.writeAction("movlr 8(X16) X19 0 8")
    SHTArrayBucket_get_next_split_TR.writeAction("sli X17 X20 4")
    SHTArrayBucket_get_next_split_TR.writeAction("add X19 X20 X19")
    SHTArrayBucket_get_next_split_TR.writeAction("addi X2 X20 0")
    SHTArrayBucket_get_next_split_TR.writeAction("evlb X20 SHTArrayBucket__get_next_split_TR_entry_ld_ret")
    SHTArrayBucket_get_next_split_TR.writeAction("sendm X19 X20 X20 2 0")
    SHTArrayBucket_get_next_split_TR.writeAction("addi X10 X31 0")
    SHTArrayBucket_get_next_split_TR.writeAction("bne X18 X17 SHTModule_xapkr_SHTArrayBucket__get_next_split_TR_LB_not_reached_end")
    SHTArrayBucket_get_next_split_TR.writeAction("movir X17 -1")
    SHTArrayBucket_get_next_split_TR.writeAction("movir X20 -1")
    SHTArrayBucket_get_next_split_TR.writeAction("sri X20 X20 1")
    SHTArrayBucket_get_next_split_TR.writeAction("sendr X1 X20 X8 X17")
    SHTArrayBucket_get_next_split_TR.writeAction("yield")
    SHTArrayBucket_get_next_split_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_next_split_TR_LB_not_reached_end: addi X17 X17 1")
    SHTArrayBucket_get_next_split_TR.writeAction("movir X20 -1")
    SHTArrayBucket_get_next_split_TR.writeAction("sri X20 X20 1")
    SHTArrayBucket_get_next_split_TR.writeAction("sendr X1 X20 X8 X17")
    SHTArrayBucket_get_next_split_TR.writeAction("yield")
    SHTArrayBucket_get_next_split_TR.writeAction("SHTModule_xapkr_SHTArrayBucket__get_next_split_TR_LB_passed_end: movir X20 -2")
    SHTArrayBucket_get_next_split_TR.writeAction("movir X19 -1")
    SHTArrayBucket_get_next_split_TR.writeAction("sri X19 X19 1")
    SHTArrayBucket_get_next_split_TR.writeAction("sendr X1 X19 X8 X20")
    SHTArrayBucket_get_next_split_TR.writeAction("yieldt")

    ## SHTArrayBucket__update_TR_key_ld_ret
    SHTArrayBucket__update_TR_key_ld_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket__update_TR_key_ld_ret")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("subi X20 X20 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X22 0 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_not_done")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X22 1 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_wait")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("bgti X20 0 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_wait")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("mov_imm2reg X17 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("movir X18 -1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sri X18 X18 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sendr X31 X18 X17 X21")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_wait: yield")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_not_done: bne X3 X19 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_48")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X18 4 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_48")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X18 3 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_32")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X18 2 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_16")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("beqi X18 1 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_48: beq X14 X29 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_48_match")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_32: beq X12 X29 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_32_match")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_16: beq X10 X29 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_16_match")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_0: beq X8 X29 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_0_match")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_no_match: bgti X20 0 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_ld")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("move 16(X28) X17 0 8")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("move 24(X28) X18 0 8")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("blt X18 X17 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_new_entry")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("movir X19 -1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sri X19 X19 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sendr X31 X19 X17 X18")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_new_entry: move 8(X28) X19 0 8")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("lshift X18 X17 4")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("add X19 X17 X21")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("addi X18 X18 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("move X18 24(X28) 0 8")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_0_match: addi X3 X21 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_16_match: addi X3 X21 16")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_32_match: addi X3 X21 32")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_check_48_match: addi X3 X21 48")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_st: addi X2 X23 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("evlb X23 SHTArrayBucket__update_TR_key_st_ret")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sendmr2 X21 X23 X29 X30")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("mov_imm2reg X22 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("yield")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_ld: beqi X17 0 SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_done")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("addi X2 X23 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("evlb X23 SHTArrayBucket__update_TR_key_ld_ret")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("sendm X19 X23 X23 8 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("addi X20 X20 1")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("bgti X17 4 SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_full")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("addi X17 X18 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("yield")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_LB_send_full: subi X17 X17 4")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("addi X19 X19 64")
    SHTArrayBucket__update_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_ld_ret_LB_send_done: yield")

    ## SHTArrayBucket__update_TR_key_st_ret
    SHTArrayBucket__update_TR_key_st_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket__update_TR_key_st_ret")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("bgti X20 0 SHTModule_xapkr_SHTArrayBucket__update_TR_key_st_ret_LB_not_done")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("mov_imm2reg X17 1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("movir X18 -1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("sri X18 X18 1")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("sendr X31 X18 X17 X21")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("yield_terminate")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__update_TR_key_st_ret_LB_not_done: mov_imm2reg X22 2")
    SHTArrayBucket__update_TR_key_st_ret.writeAction("yield")

    ## SHTArrayBucket__get_TR_key_ld_ret
    SHTArrayBucket__get_TR_key_ld_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket__get_TR_key_ld_ret")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X20 X20 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqi X21 0 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_not_done")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("bgti X20 0 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_wait")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("mov_imm2reg X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("movir X18 -1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sri X18 X18 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sendr X31 X18 X17 X30")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_wait: yield")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_not_done: bne X3 X19 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_48")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqi X18 4 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_48")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqi X18 3 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_32")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqi X18 2 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_16")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqi X18 1 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_48: beq X14 X29 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_48_match")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_32: beq X12 X29 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_32_match")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_16: beq X10 X29 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_16_match")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_0: beq X8 X29 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_0_match")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_no_match: bgti X20 0 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_send_ld")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("movir X18 -1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sri X18 X18 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sendr X31 X18 X17 X29")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_reader_spinwait: move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_reader_acquired")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_reader_spinwait")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_reader_acquired: addi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("bgtiu X17 1 SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_6_dec_release_reader: move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 2(X16) 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_0_match: addi X9 X30 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_matched_reply")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_16_match: addi X11 X30 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_matched_reply")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_32_match: addi X13 X30 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_matched_reply")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_check_48_match: addi X15 X30 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_matched_reply")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_matched_reply: bgti X20 0 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_match_wait_ret")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("mov_imm2reg X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("movir X18 -1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sri X18 X18 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sendr X31 X18 X17 X30")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_reader_spinwait: move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_reader_acquired")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_reader_spinwait")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_reader_acquired: addi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("bgtiu X17 1 SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_7_dec_release_reader: move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 2(X16) 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_match_wait_ret: mov_imm2reg X21 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_reader_spinwait: move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_reader_acquired")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("jmp SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_reader_spinwait")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_reader_acquired: addi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("bgtiu X17 1 SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 1(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("beqiu X17 0 SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_dec_release_reader")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 1(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_LB_mrsw_lock_0_read_end_8_dec_release_reader: move 2(X16) X17 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 2(X16) 0 2")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move 0(X16) X17 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("subi X17 X17 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("move X17 0(X16) 0 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("yield")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_send_ld: beqi X17 0 SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_send_done")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("addi X2 X22 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("evlb X22 SHTArrayBucket__get_TR_key_ld_ret")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("sendm X19 X22 X22 8 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("addi X20 X20 1")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("bgti X17 4 SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_full")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("addi X17 X18 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("mov_imm2reg X17 0")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("yield")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_LB_send_full: subi X17 X17 4")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("addi X19 X19 64")
    SHTArrayBucket__get_TR_key_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_TR_key_ld_ret_LB_send_done: yield")

    ## SHTArrayBucket__get_next_TR_entry_ld_ret
    SHTArrayBucket__get_next_TR_entry_ld_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket__get_next_TR_entry_ld_ret")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("move X22 0(X17) 0 8")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("move X8 16(X17) 0 8")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("move X9 24(X17) 0 8")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("addi X18 X18 1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("move X18 8(X17) 0 8")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("bge X18 X19 SHTModule_xapkr_SHTArrayBucket__get_next_TR_entry_ld_ret_LB_reached_end")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("movir X20 -1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("sri X20 X20 1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("send X31 X20 X17 4 0")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("yield_terminate")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("SHTModule_xapkr_SHTArrayBucket__get_next_TR_entry_ld_ret_LB_reached_end: mov_imm2reg X21 -1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("move X21 8(X17) 0 8")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("movir X20 -1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("sri X20 X20 1")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("send X31 X20 X17 4 0")
    SHTArrayBucket__get_next_TR_entry_ld_ret.writeAction("yield_terminate")

    ## SHTArrayBucket__get_next_split_TR_entry_ld_ret
    SHTArrayBucket__get_next_split_TR_entry_ld_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHTArrayBucket__get_next_split_TR_entry_ld_ret")
    SHTArrayBucket__get_next_split_TR_entry_ld_ret.writeAction("movir X20 -1")
    SHTArrayBucket__get_next_split_TR_entry_ld_ret.writeAction("sri X20 X20 1")
    SHTArrayBucket__get_next_split_TR_entry_ld_ret.writeAction("sendr X31 X20 X8 X9")
    SHTArrayBucket__get_next_split_TR_entry_ld_ret.writeAction("yieldt")

    ## SHT__initialize_TR_lane_init_ret
    SHT__initialize_TR_lane_init_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT__initialize_TR_lane_init_ret")
    SHT__initialize_TR_lane_init_ret.writeAction("subi X23 X23 1")
    SHT__initialize_TR_lane_init_ret.writeAction("bnei X23 0 SHTModule_xapkr_SHT__initialize_TR_lane_init_ret_LB_yield")
    SHT__initialize_TR_lane_init_ret.writeAction("movir X16 -1")
    SHT__initialize_TR_lane_init_ret.writeAction("sri X16 X16 1")
    SHT__initialize_TR_lane_init_ret.writeAction("sendr X31 X16 X0 X0")
    SHT__initialize_TR_lane_init_ret.writeAction("yield_terminate")
    SHT__initialize_TR_lane_init_ret.writeAction("SHTModule_xapkr_SHT__initialize_TR_lane_init_ret_LB_yield: yield")

    ## SHT__get_iterators_TR_iter_st_ret
    SHT__get_iterators_TR_iter_st_ret = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "SHT__get_iterators_TR_iter_st_ret")
    SHT__get_iterators_TR_iter_st_ret.writeAction("subi X25 X25 1")
    SHT__get_iterators_TR_iter_st_ret.writeAction("bnei X25 0 SHTModule_xapkr_SHT__get_iterators_TR_iter_st_ret_LB_yield")
    SHT__get_iterators_TR_iter_st_ret.writeAction("movir X18 -1")
    SHT__get_iterators_TR_iter_st_ret.writeAction("sri X18 X18 1")
    SHT__get_iterators_TR_iter_st_ret.writeAction("sendr X31 X18 X0 X0")
    SHT__get_iterators_TR_iter_st_ret.writeAction("yield_terminate")
    SHT__get_iterators_TR_iter_st_ret.writeAction("SHTModule_xapkr_SHT__get_iterators_TR_iter_st_ret_LB_yield: yield")

    ## linkable_lm_cache__broadcast_global
    linkable_lm_cache__broadcast_global = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_global")
    linkable_lm_cache__broadcast_global.writeAction("print ' '")
    linkable_lm_cache__broadcast_global.writeAction("addi X9 X20 0")
    linkable_lm_cache__broadcast_global.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Event <linkable_lm_cache::broadcast_global> ev_word = %lu num_lanes = %ld init_ev_word = %lu' X0 EQT X8 X20")
    linkable_lm_cache__broadcast_global.writeAction("addi X8 X27 0")
    linkable_lm_cache__broadcast_global.writeAction("sri X27 X25 11")
    linkable_lm_cache__broadcast_global.writeAction("movir X16 512")
    linkable_lm_cache__broadcast_global.writeAction("bgt X25 X16 GenLinkableLMCache_ehcds_max_child_modular_eq_zero")
    linkable_lm_cache__broadcast_global.writeAction("andi X27 X16 2047")
    linkable_lm_cache__broadcast_global.writeAction("beqi X16 0 GenLinkableLMCache_ehcds_modular_eq_zero")
    linkable_lm_cache__broadcast_global.writeAction("addi X25 X25 1")
    linkable_lm_cache__broadcast_global.writeAction("jmp GenLinkableLMCache_ehcds_modular_eq_zero")
    linkable_lm_cache__broadcast_global.writeAction("GenLinkableLMCache_ehcds_max_child_modular_eq_zero: mov_imm2reg X25 512")
    linkable_lm_cache__broadcast_global.writeAction("GenLinkableLMCache_ehcds_modular_eq_zero: evi X2 X28 255 4")
    linkable_lm_cache__broadcast_global.writeAction("evlb X28 linkable_lm_cache__broadcast_node")
    linkable_lm_cache__broadcast_global.writeAction("mov_imm2reg X17 0")
    linkable_lm_cache__broadcast_global.writeAction("GenLinkableLMCache_ehcds_broadcast_loop: lshift X17 X16 11")
    linkable_lm_cache__broadcast_global.writeAction("add X0 X16 X16")
    linkable_lm_cache__broadcast_global.writeAction("ev X28 X28 X16 X16 8")
    linkable_lm_cache__broadcast_global.writeAction("sendops_wret X28 linkable_lm_cache__broadcast_global_fin X8 8 X16")
    linkable_lm_cache__broadcast_global.writeAction("addi X17 X17 1")
    linkable_lm_cache__broadcast_global.writeAction("blt X17 X25 GenLinkableLMCache_ehcds_broadcast_loop")
    linkable_lm_cache__broadcast_global.writeAction("mov_imm2reg X26 0")
    linkable_lm_cache__broadcast_global.writeAction("yield")

    ## linkable_lm_cache__broadcast_node
    linkable_lm_cache__broadcast_node = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_node")
    linkable_lm_cache__broadcast_node.writeAction("addi X1 X29 0")
    linkable_lm_cache__broadcast_node.writeAction("sri X8 X25 6")
    linkable_lm_cache__broadcast_node.writeAction("movir X16 32")
    linkable_lm_cache__broadcast_node.writeAction("bgt X25 X16 GenLinkableLMCache_ehcds_max_child_modular_eq_zero")
    linkable_lm_cache__broadcast_node.writeAction("andi X8 X16 63")
    linkable_lm_cache__broadcast_node.writeAction("beqi X16 0 GenLinkableLMCache_ehcds_modular_eq_zero")
    linkable_lm_cache__broadcast_node.writeAction("addi X25 X25 1")
    linkable_lm_cache__broadcast_node.writeAction("jmp GenLinkableLMCache_ehcds_modular_eq_zero")
    linkable_lm_cache__broadcast_node.writeAction("GenLinkableLMCache_ehcds_max_child_modular_eq_zero: mov_imm2reg X25 32")
    linkable_lm_cache__broadcast_node.writeAction("GenLinkableLMCache_ehcds_modular_eq_zero: evi X2 X28 255 4")
    linkable_lm_cache__broadcast_node.writeAction("evlb X28 linkable_lm_cache__broadcast_ud")
    linkable_lm_cache__broadcast_node.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Broadcast to %ld updowns' X0 X25")
    linkable_lm_cache__broadcast_node.writeAction("mov_imm2reg X17 0")
    linkable_lm_cache__broadcast_node.writeAction("GenLinkableLMCache_ehcds_broadcast_loop: lshift X17 X16 6")
    linkable_lm_cache__broadcast_node.writeAction("add X0 X16 X16")
    linkable_lm_cache__broadcast_node.writeAction("ev X28 X28 X16 X16 8")
    linkable_lm_cache__broadcast_node.writeAction("sendops_wret X28 linkable_lm_cache__broadcast_node_fin X8 8 X16")
    linkable_lm_cache__broadcast_node.writeAction("addi X17 X17 1")
    linkable_lm_cache__broadcast_node.writeAction("blt X17 X25 GenLinkableLMCache_ehcds_broadcast_loop")
    linkable_lm_cache__broadcast_node.writeAction("mov_imm2reg X26 0")
    linkable_lm_cache__broadcast_node.writeAction("yield")

    ## linkable_lm_cache__broadcast_ud
    linkable_lm_cache__broadcast_ud = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_ud")
    linkable_lm_cache__broadcast_ud.writeAction("addi X1 X29 0")
    linkable_lm_cache__broadcast_ud.writeAction("movir X25 64")
    linkable_lm_cache__broadcast_ud.writeAction("bgt X8 X25 GenLinkableLMCache_ehcds_modular_eq_zero")
    linkable_lm_cache__broadcast_ud.writeAction("addi X8 X25 0")
    linkable_lm_cache__broadcast_ud.writeAction("GenLinkableLMCache_ehcds_modular_eq_zero: evi X2 X28 255 4")
    linkable_lm_cache__broadcast_ud.writeAction("ev X28 X28 X9 X9 1")
    linkable_lm_cache__broadcast_ud.writeAction("mov_imm2reg X17 0")
    linkable_lm_cache__broadcast_ud.writeAction("GenLinkableLMCache_ehcds_broadcast_loop: add X0 X17 X16")
    linkable_lm_cache__broadcast_ud.writeAction("ev X28 X28 X16 X16 8")
    linkable_lm_cache__broadcast_ud.writeAction("sendops_wret X28 linkable_lm_cache__broadcast_ud_fin X10 6 X16")
    linkable_lm_cache__broadcast_ud.writeAction("addi X17 X17 1")
    linkable_lm_cache__broadcast_ud.writeAction("blt X17 X25 GenLinkableLMCache_ehcds_broadcast_loop")
    linkable_lm_cache__broadcast_ud.writeAction("mov_imm2reg X26 0")
    linkable_lm_cache__broadcast_ud.writeAction("yield")

    ## linkable_lm_cache__broadcast_ud_fin
    linkable_lm_cache__broadcast_ud_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_ud_fin")
    linkable_lm_cache__broadcast_ud_fin.writeAction("addi X26 X26 1")
    linkable_lm_cache__broadcast_ud_fin.writeAction("blt X26 X25 GenLinkableLMCache_ehcds_continue")
    linkable_lm_cache__broadcast_ud_fin.writeAction("sendr_reply X0 X2 X16")
    linkable_lm_cache__broadcast_ud_fin.writeAction("yield_terminate")
    linkable_lm_cache__broadcast_ud_fin.writeAction("GenLinkableLMCache_ehcds_continue: yield")

    ## linkable_lm_cache__broadcast_node_fin
    linkable_lm_cache__broadcast_node_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_node_fin")
    linkable_lm_cache__broadcast_node_fin.writeAction("addi X26 X26 1")
    linkable_lm_cache__broadcast_node_fin.writeAction("blt X26 X25 GenLinkableLMCache_ehcds_continue")
    linkable_lm_cache__broadcast_node_fin.writeAction("sendr_reply X0 X2 X16")
    linkable_lm_cache__broadcast_node_fin.writeAction("yield_terminate")
    linkable_lm_cache__broadcast_node_fin.writeAction("GenLinkableLMCache_ehcds_continue: yield")

    ## linkable_lm_cache__broadcast_global_fin
    linkable_lm_cache__broadcast_global_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_global_fin")
    linkable_lm_cache__broadcast_global_fin.writeAction("addi X26 X26 1")
    linkable_lm_cache__broadcast_global_fin.writeAction("beq X26 X25 GenLinkableLMCache_ehcds_global_bcst_finish")
    linkable_lm_cache__broadcast_global_fin.writeAction("yield")
    linkable_lm_cache__broadcast_global_fin.writeAction("GenLinkableLMCache_ehcds_global_bcst_finish: sendr_reply X0 X2 X16")
    linkable_lm_cache__broadcast_global_fin.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Finish broadcast init_ev_word = %lu, return to continuation %ld.' X0 X20 X29 ")
    linkable_lm_cache__broadcast_global_fin.writeAction("yieldt")

    ## linkable_lm_cache__broadcast_value_to_scratchpad
    linkable_lm_cache__broadcast_value_to_scratchpad = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__broadcast_value_to_scratchpad")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("sri X8 X16 32")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("add X7 X16 X16")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("andi X8 X17 15")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Event <linkable_lm_cache::broadcast_value_to_scratchpad> copy %ld words to lm_addr = %lu(0x%lx)' X0 X17 X16 X16")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("bcpyol X9 X16 X17")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("sendr_reply X1 X2 X16")
    linkable_lm_cache__broadcast_value_to_scratchpad.writeAction("yieldt")

    ## linkable_lm_cache__cache_init
    linkable_lm_cache__cache_init = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__cache_init")
    linkable_lm_cache__cache_init.writeAction("print ' '")
    linkable_lm_cache__cache_init.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Event <linkable_lm_cache::cache_init> ev_word=%ld' X0 EQT")
    linkable_lm_cache__cache_init.writeAction("addi X1 X16 0")
    linkable_lm_cache__cache_init.writeAction("addi X2 X19 0")
    linkable_lm_cache__cache_init.writeAction("evlb X19 linkable_lm_cache____cache_init_finish")
    linkable_lm_cache__cache_init.writeAction("evi X2 X20 255 4")
    linkable_lm_cache__cache_init.writeAction("evlb X20 linkable_lm_cache__broadcast_global")
    linkable_lm_cache__cache_init.writeAction("addi X7 X17 1792")
    linkable_lm_cache__cache_init.writeAction("movrl X8 0(X17) 0 8")
    linkable_lm_cache__cache_init.writeAction("addi X2 X18 0")
    linkable_lm_cache__cache_init.writeAction("evlb X18 linkable_lm_cache____cache_init_lane")
    linkable_lm_cache__cache_init.writeAction("movrl X18 8(X17) 0 8")
    linkable_lm_cache__cache_init.writeAction("movrl X8  16(X17) 0 8")
    linkable_lm_cache__cache_init.writeAction("movrl X0  24(X17) 0 8")
    linkable_lm_cache__cache_init.writeAction("addi X17 X21 32")
    linkable_lm_cache__cache_init.writeAction("bcpyoli X9 X21 2")
    linkable_lm_cache__cache_init.writeAction("send_wcont X20 X19 X17 8")
    linkable_lm_cache__cache_init.writeAction("yield")

    ## linkable_lm_cache____cache_init_lane
    linkable_lm_cache____cache_init_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_init_lane")
    linkable_lm_cache____cache_init_lane.writeAction("addi X7 X20 1856")
    linkable_lm_cache____cache_init_lane.writeAction("subi X8 X21 1")
    linkable_lm_cache____cache_init_lane.writeAction("movrl X21 0(X20) 0 8")
    linkable_lm_cache____cache_init_lane.writeAction("addi X7 X20 1864")
    linkable_lm_cache____cache_init_lane.writeAction("movrl X9 0(X20) 0 8")
    linkable_lm_cache____cache_init_lane.writeAction("addi X7 X20 1872")
    linkable_lm_cache____cache_init_lane.writeAction("bcpyoli X10 X20 2")
    linkable_lm_cache____cache_init_lane.writeAction("movir X16 -1")
    linkable_lm_cache____cache_init_lane.writeAction("movir X19 32")
    linkable_lm_cache____cache_init_lane.writeAction("addi X7 X17 1920")
    linkable_lm_cache____cache_init_lane.writeAction("mov_imm2reg X18 0")
    linkable_lm_cache____cache_init_lane.writeAction("GenLinkableLMCache_ehcds_init_cache_loop: movwrl X16 X17(X18,1,1)")
    linkable_lm_cache____cache_init_lane.writeAction("blt X18 X19 GenLinkableLMCache_ehcds_init_cache_loop")
    linkable_lm_cache____cache_init_lane.writeAction("sendr_reply X0 X16 X17")
    linkable_lm_cache____cache_init_lane.writeAction("yield_terminate")

    ## linkable_lm_cache____cache_init_finish
    linkable_lm_cache____cache_init_finish = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_init_finish")
    linkable_lm_cache____cache_init_finish.writeAction("sendr_wcont X16 X2 X8 X17")
    linkable_lm_cache____cache_init_finish.writeAction("yieldt")

    ## linkable_lm_cache__cache_get
    linkable_lm_cache__cache_get = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__cache_get")
    linkable_lm_cache__cache_get.writeAction("print ' '")
    linkable_lm_cache__cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Event <linkable_lm_cache::cache_get> ev_word = %lu income_cont = %lu' X0 EQT X1")
    linkable_lm_cache__cache_get.writeAction("addi X7 X16 1856")
    linkable_lm_cache__cache_get.writeAction("movlr 0(X16) X17 0 8")
    linkable_lm_cache__cache_get.writeAction("movlr  8(X16) X19 0 8")
    linkable_lm_cache__cache_get.writeAction("movir X18 0")
    linkable_lm_cache__cache_get.writeAction("hash X8 X18")
    linkable_lm_cache__cache_get.writeAction("and X18 X17 X18")
    linkable_lm_cache__cache_get.writeAction("add X18 X19 X18")
    linkable_lm_cache__cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Send key = [%ld] to lane %ld' X0 X8 X18")
    linkable_lm_cache__cache_get.writeAction("evi X2 X31 255 4")
    linkable_lm_cache__cache_get.writeAction("evlb X31 linkable_lm_cache____cache_get")
    linkable_lm_cache__cache_get.writeAction("ev X31  X31  X18 X18 8")
    linkable_lm_cache__cache_get.writeAction("sendops_wcont X31 X1 X8 2")
    linkable_lm_cache__cache_get.writeAction("yieldt")

    ## linkable_lm_cache____cache_get
    linkable_lm_cache____cache_get = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_get")
    linkable_lm_cache____cache_get.writeAction("print ' '")
    linkable_lm_cache____cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get] Event <linkable_lm_cache::__cache_get> key = %ld cont = %lu' X0 X8 X1")
    linkable_lm_cache____cache_get.writeAction("movir X23 32")
    linkable_lm_cache____cache_get.writeAction("mod X8 X23 X19")
    linkable_lm_cache____cache_get.writeAction("muli X19 X16 16")
    linkable_lm_cache____cache_get.writeAction("add X7 X16 X16")
    linkable_lm_cache____cache_get.writeAction("addi X16 X16 1920")
    linkable_lm_cache____cache_get.writeAction("movlr 0(X16) X17 0 8")
    linkable_lm_cache____cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get] Get incoming key = %ld Cached key = %ld at cache index %ld lm_addr = %lu(0x%lx)' X0 X8 X17 X19 X16")
    linkable_lm_cache____cache_get.writeAction("sri X17 X23 63")
    linkable_lm_cache____cache_get.writeAction("beqi X23 0 GenLinkableLMCache_ehcds_cache_active_miss")
    linkable_lm_cache____cache_get.writeAction("movir X19 1")
    linkable_lm_cache____cache_get.writeAction("sli X19 X19 63")
    linkable_lm_cache____cache_get.writeAction("add X19 X8 X19")
    linkable_lm_cache____cache_get.writeAction("beq X19 X17 GenLinkableLMCache_ehcds_cache_get_hit")
    linkable_lm_cache____cache_get.writeAction("jmp GenLinkableLMCache_ehcds_cache_get_miss")
    linkable_lm_cache____cache_get.writeAction("GenLinkableLMCache_ehcds_cache_active_miss: evi X2 X31 255 4")
    linkable_lm_cache____cache_get.writeAction("sendops_wcont X31 X1 X8 2")
    linkable_lm_cache____cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get] Cache get miss key = %ld, cache entry occupied/pending on an update.' X0 X8")
    linkable_lm_cache____cache_get.writeAction("yieldt")
    linkable_lm_cache____cache_get.writeAction("GenLinkableLMCache_ehcds_cache_get_hit: move X8 0(X16) 0 8")
    linkable_lm_cache____cache_get.writeAction("move 8(X16) X22 0 8")
    linkable_lm_cache____cache_get.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get] Cache hit key = %ld, cached values = [%ld]' X0 X8 X22")
    linkable_lm_cache____cache_get.writeAction("movir X31 -1")
    linkable_lm_cache____cache_get.writeAction("sri X31 X31 1")
    linkable_lm_cache____cache_get.writeAction("send_wcont X1 X31 X16 2")
    linkable_lm_cache____cache_get.writeAction("move X19 0(X16) 0 8")
    linkable_lm_cache____cache_get.writeAction("yieldt")
    linkable_lm_cache____cache_get.writeAction("GenLinkableLMCache_ehcds_cache_get_miss: print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get] Cache miss. Get values for key = %ld' X0 X8")
    linkable_lm_cache____cache_get.writeAction("addi X2 X31 0")
    linkable_lm_cache____cache_get.writeAction("evlb X31 linkable_lm_cache____cache_get_return")
    linkable_lm_cache____cache_get.writeAction("movir X24 1872")
    linkable_lm_cache____cache_get.writeAction("add X7 X24 X24")
    linkable_lm_cache____cache_get.writeAction("movlr 0(X24) X23 0 8")
    linkable_lm_cache____cache_get.writeAction("lshift X8 X24 4")
    linkable_lm_cache____cache_get.writeAction("add X24 X23 X23")
    linkable_lm_cache____cache_get.writeAction("send_dmlm_ld X23 X31 2")
    linkable_lm_cache____cache_get.writeAction("addi X8 X21 0")
    linkable_lm_cache____cache_get.writeAction("addi X1 X20 0")
    linkable_lm_cache____cache_get.writeAction("yield")

    ## linkable_lm_cache____cache_get_return
    linkable_lm_cache____cache_get_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_get_return")
    linkable_lm_cache____cache_get_return.writeAction("print ' '")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Event word = %lu get key = %ld return ops = [%ld,  %ld, ]' X0 EQT X21 X8 X9")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Get pair success, return values = [%ld, %ld, ]' X0 X8 X9")
    linkable_lm_cache____cache_get_return.writeAction("movlr 0(X16) X17 0 8")
    linkable_lm_cache____cache_get_return.writeAction("beqi X17 -1 GenLinkableLMCache_ehcds_skip_flush")
    linkable_lm_cache____cache_get_return.writeAction("sri X17 X23 63")
    linkable_lm_cache____cache_get_return.writeAction("beqi X23 0 GenLinkableLMCache_ehcds_cache_occupied")
    linkable_lm_cache____cache_get_return.writeAction("movir X19 0")
    linkable_lm_cache____cache_get_return.writeAction("sli X17 X17 1")
    linkable_lm_cache____cache_get_return.writeAction("sri X17 X17 1")
    linkable_lm_cache____cache_get_return.writeAction("movlr 8(X16) X22 0 8")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Evict cached key = %ld, values = [%ld]' X0 X17 X22")
    linkable_lm_cache____cache_get_return.writeAction("addi X16 X16 8")
    linkable_lm_cache____cache_get_return.writeAction("addi X7 X18 1792")
    linkable_lm_cache____cache_get_return.writeAction("addi X2 X31 0")
    linkable_lm_cache____cache_get_return.writeAction("evlb X31 linkable_lm_cache____cache_get_flush_ack")
    linkable_lm_cache____cache_get_return.writeAction("movir X24 1872")
    linkable_lm_cache____cache_get_return.writeAction("add X7 X24 X24")
    linkable_lm_cache____cache_get_return.writeAction("movlr 0(X24) X23 0 8")
    linkable_lm_cache____cache_get_return.writeAction("lshift X17 X24 4")
    linkable_lm_cache____cache_get_return.writeAction("add X24 X23 X23")
    linkable_lm_cache____cache_get_return.writeAction("send_dmlm X23 X31 X16 2")
    linkable_lm_cache____cache_get_return.writeAction("addi X16 X16 16")
    linkable_lm_cache____cache_get_return.writeAction("addi X19 X19 1")
    linkable_lm_cache____cache_get_return.writeAction("subi X16 X16 16")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Flush cached key = %ld values = [%ld, ]' X0 X17 X22")
    linkable_lm_cache____cache_get_return.writeAction("movrl X21 0(X16) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("movrl X8 8(X16) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Cache key = %lu loaded values = [%ld, %ld, ] at addr = 0x%lx' X0 X21 X8 X9 X16")
    linkable_lm_cache____cache_get_return.writeAction("yield")
    linkable_lm_cache____cache_get_return.writeAction("GenLinkableLMCache_ehcds_skip_flush: movrl X21 0(X16) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("movrl X8 8(X16) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Cache key = %lu loaded values = [%ld, %ld, ] at addr = 0x%lx' X0 X21 X8 X9 X16")
    linkable_lm_cache____cache_get_return.writeAction("movir X31 -1")
    linkable_lm_cache____cache_get_return.writeAction("sri X31 X31 1")
    linkable_lm_cache____cache_get_return.writeAction("send_wcont X20 X31 X16 2")
    linkable_lm_cache____cache_get_return.writeAction("movir X19 1")
    linkable_lm_cache____cache_get_return.writeAction("sli X19 X19 63")
    linkable_lm_cache____cache_get_return.writeAction("add X19 X21 X19")
    linkable_lm_cache____cache_get_return.writeAction("move X19 0(X16) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("yieldt")
    linkable_lm_cache____cache_get_return.writeAction("GenLinkableLMCache_ehcds_cache_occupied: addi X7 X18 1792")
    linkable_lm_cache____cache_get_return.writeAction("movrl X21 0(X18) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("move X8 8(X18) 0 8")
    linkable_lm_cache____cache_get_return.writeAction("movir X31 -1")
    linkable_lm_cache____cache_get_return.writeAction("sri X31 X31 1")
    linkable_lm_cache____cache_get_return.writeAction("send_wcont X20 X31 X18 2")
    linkable_lm_cache____cache_get_return.writeAction("yieldt")
    linkable_lm_cache____cache_get_return.writeAction("GenLinkableLMCache_ehcds_get_fail: movir X23 -1")
    linkable_lm_cache____cache_get_return.writeAction("movir X31 -1")
    linkable_lm_cache____cache_get_return.writeAction("sri X31 X31 1")
    linkable_lm_cache____cache_get_return.writeAction("sendr_wcont X20 X31 X23 X17")
    linkable_lm_cache____cache_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_return] Key = %ld not exist, return failure.' X0 X17")
    linkable_lm_cache____cache_get_return.writeAction("yieldt")

    ## linkable_lm_cache____cache_get_flush_ack
    linkable_lm_cache____cache_get_flush_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_get_flush_ack")
    linkable_lm_cache____cache_get_flush_ack.writeAction("print ' '")
    linkable_lm_cache____cache_get_flush_ack.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_get_flush_ack] Flush pair return statuc = %lu addr = %lu(0x%lx)' X0 X8 X9 X9")
    linkable_lm_cache____cache_get_flush_ack.writeAction("subi X19 X19 1")
    linkable_lm_cache____cache_get_flush_ack.writeAction("bgti X19 0 GenLinkableLMCache_ehcds_continue")
    linkable_lm_cache____cache_get_flush_ack.writeAction("movir X31 -1")
    linkable_lm_cache____cache_get_flush_ack.writeAction("sri X31 X31 1")
    linkable_lm_cache____cache_get_flush_ack.writeAction("send_wcont X20 X31 X16 2")
    linkable_lm_cache____cache_get_flush_ack.writeAction("movir X19 1")
    linkable_lm_cache____cache_get_flush_ack.writeAction("sli X19 X19 63")
    linkable_lm_cache____cache_get_flush_ack.writeAction("add X19 X21 X19")
    linkable_lm_cache____cache_get_flush_ack.writeAction("move X19 0(X16) 0 8")
    linkable_lm_cache____cache_get_flush_ack.writeAction("GenLinkableLMCache_ehcds_continue: yieldt")

    ## linkable_lm_cache__cache_combine_value
    linkable_lm_cache__cache_combine_value = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__cache_combine_value")
    linkable_lm_cache__cache_combine_value.writeAction("print ' '")
    linkable_lm_cache__cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::cache_combine_value] Event <linkable_lm_cache::cache_combine_value> ev_word = %lu key = [%ld], cont = %lu' X0 EQT X8 X1")
    linkable_lm_cache__cache_combine_value.writeAction("addi X7 X16 1856")
    linkable_lm_cache__cache_combine_value.writeAction("movlr 0(X16) X17 0 8")
    linkable_lm_cache__cache_combine_value.writeAction("movlr 8(X16) X19 0 8")
    linkable_lm_cache__cache_combine_value.writeAction("movir X18 0")
    linkable_lm_cache__cache_combine_value.writeAction("hash X8 X18")
    linkable_lm_cache__cache_combine_value.writeAction("and X18 X17 X18")
    linkable_lm_cache__cache_combine_value.writeAction("add X18 X19 X18")
    linkable_lm_cache__cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::cache_combine_value] Send key = [%ld] values = [%ld] to lane %ld' X0 X8 X9 X18")
    linkable_lm_cache__cache_combine_value.writeAction("evi X2 X31 255 4")
    linkable_lm_cache__cache_combine_value.writeAction("evlb X31 linkable_lm_cache____cache_combine_value")
    linkable_lm_cache__cache_combine_value.writeAction("ev X31  X31  X18 X18 8")
    linkable_lm_cache__cache_combine_value.writeAction("sendops_wcont X31 X1 X8 2")
    linkable_lm_cache__cache_combine_value.writeAction("yieldt")

    ## linkable_lm_cache____cache_combine_value
    linkable_lm_cache____cache_combine_value = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_combine_value")
    linkable_lm_cache____cache_combine_value.writeAction("print ' '")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Event <linkable_lm_cache::__cache_combine_value> key = %ld, values = %ld' X0 X8 X9")
    linkable_lm_cache____cache_combine_value.writeAction("movir X22 32")
    linkable_lm_cache____cache_combine_value.writeAction("mod X8 X22 X22")
    linkable_lm_cache____cache_combine_value.writeAction("muli X22 X16 16")
    linkable_lm_cache____cache_combine_value.writeAction("add X7 X16 X16")
    linkable_lm_cache____cache_combine_value.writeAction("addi X16 X16 1920")
    linkable_lm_cache____cache_combine_value.writeAction("movlr 0(X16) X17 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Merge incoming key = %ld Cached key = %lu(0x%lx) at cache addr %lu(0x%lx) offset %ld' X0 X8 X17 X17 X16 X16 X22")
    linkable_lm_cache____cache_combine_value.writeAction("sri X17 X24 63")
    linkable_lm_cache____cache_combine_value.writeAction("beqi X24 0 GenLinkableLMCache_ehcds_cache_occupied")
    linkable_lm_cache____cache_combine_value.writeAction("movir X22 1")
    linkable_lm_cache____cache_combine_value.writeAction("sli X22 X22 63")
    linkable_lm_cache____cache_combine_value.writeAction("or X22 X8 X25")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] key = %ld masked key = %lu(0x%lx) cached key = %lu(0x%lx)' X0 X8 X25 X25 X17 X17")
    linkable_lm_cache____cache_combine_value.writeAction("beq X25 X17 GenLinkableLMCache_ehcds_cache_hit")
    linkable_lm_cache____cache_combine_value.writeAction("jmp GenLinkableLMCache_ehcds_cache_evict")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_cache_occupied: evi X2 X21 255 4")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Cache entry occupied by key = %lu, push back to queue key = %ld values = [%ld, ]' X0 X17 X8 X9")
    linkable_lm_cache____cache_combine_value.writeAction("sendops_wcont X21 X1 X8 2")
    linkable_lm_cache____cache_combine_value.writeAction("yieldt")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_cache_hit: move 8(X16) X23 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Cache hit key = %ld, cached values = [%ld]' X0 X8 X23")
    linkable_lm_cache____cache_combine_value.writeAction("bge X9 X23 GenLinkableLMCache_ehcds_combine_fail")
    linkable_lm_cache____cache_combine_value.writeAction("add X9 X23 X23")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Cache key = %ld combine result values = [%ld, ] at addr %lu(0x%lx)' X0 X8 X23 X16 X16")
    linkable_lm_cache____cache_combine_value.writeAction("movrl X23 8(X16) 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Combine key = %ld, result values = [%ld]' X0 X8 X23")
    linkable_lm_cache____cache_combine_value.writeAction("movrl X8 0(X16) 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("movir X21 -1")
    linkable_lm_cache____cache_combine_value.writeAction("sri X21 X21 1")
    linkable_lm_cache____cache_combine_value.writeAction("send_wcont X1 X21 X16 2 ")
    linkable_lm_cache____cache_combine_value.writeAction("movrl X17 0(X16) 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("yieldt")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_cache_evict: movrl X8 0(X16) 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Cache miss evict old key %lu. Get value for key = %ld from output key value set' X0 X17 X8")
    linkable_lm_cache____cache_combine_value.writeAction("movir X19 0")
    linkable_lm_cache____cache_combine_value.writeAction("beqi X17 -1 GenLinkableLMCache_ehcds_skip_flush")
    linkable_lm_cache____cache_combine_value.writeAction("sub X17 X22 X17")
    linkable_lm_cache____cache_combine_value.writeAction("movlr 8(X16) X23 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Evict cached key = %ld, values = [%ld]' X0 X17 X23")
    linkable_lm_cache____cache_combine_value.writeAction("addi X16 X23 8")
    linkable_lm_cache____cache_combine_value.writeAction("addi X7 X18 1792")
    linkable_lm_cache____cache_combine_value.writeAction("addi X2 X21 0")
    linkable_lm_cache____cache_combine_value.writeAction("evlb X21 linkable_lm_cache____combine_value_put_pair_ack")
    linkable_lm_cache____cache_combine_value.writeAction("movir X25 1872")
    linkable_lm_cache____cache_combine_value.writeAction("add X7 X25 X25")
    linkable_lm_cache____cache_combine_value.writeAction("movlr 0(X25) X24 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("lshift X17 X25 4")
    linkable_lm_cache____cache_combine_value.writeAction("add X25 X24 X24")
    linkable_lm_cache____cache_combine_value.writeAction("send_dmlm X24 X21 X23 2")
    linkable_lm_cache____cache_combine_value.writeAction("addi X23 X23 16")
    linkable_lm_cache____cache_combine_value.writeAction("addi X19 X19 1")
    linkable_lm_cache____cache_combine_value.writeAction("jmp GenLinkableLMCache_ehcds_contiue")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_skip_flush: print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Invalid cached_key = %ld(0x%lx) skip put pair' X0 X17 X17")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_contiue: addi X2 X21 0")
    linkable_lm_cache____cache_combine_value.writeAction("evlb X21 linkable_lm_cache____combine_value_get_return")
    linkable_lm_cache____cache_combine_value.writeAction("movir X25 1872")
    linkable_lm_cache____cache_combine_value.writeAction("add X7 X25 X25")
    linkable_lm_cache____cache_combine_value.writeAction("movlr 0(X25) X24 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("lshift X8 X25 4")
    linkable_lm_cache____cache_combine_value.writeAction("add X25 X24 X24")
    linkable_lm_cache____cache_combine_value.writeAction("send_dmlm_ld X24 X21 2")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Get pair key = %ld from output key value set' X0 X8")
    linkable_lm_cache____cache_combine_value.writeAction("move X9 8(X16) 0 8")
    linkable_lm_cache____cache_combine_value.writeAction("addi X8 X17 0")
    linkable_lm_cache____cache_combine_value.writeAction("addi X1 X20 0")
    linkable_lm_cache____cache_combine_value.writeAction("addi X19 X19 1")
    linkable_lm_cache____cache_combine_value.writeAction("yield")
    linkable_lm_cache____cache_combine_value.writeAction("GenLinkableLMCache_ehcds_combine_fail: movir X24 -1")
    linkable_lm_cache____cache_combine_value.writeAction("sendr_reply X24 X8 X25")
    linkable_lm_cache____cache_combine_value.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_combine_value] Combine fail key = %ld, cached values [%ld] update value = [%ld] return failure.' X0 X8 X23 X9")
    linkable_lm_cache____cache_combine_value.writeAction("yieldt")

    ## linkable_lm_cache____combine_value_get_return
    linkable_lm_cache____combine_value_get_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____combine_value_get_return")
    linkable_lm_cache____combine_value_get_return.writeAction("print ' '")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_get_return] Event word = %lu Get key = %ld return ops = [%ld, %ld, ]' X0 EQT X17 X8 X9")
    linkable_lm_cache____combine_value_get_return.writeAction("movlr 8(X16) X23 0 8")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_get_return] Cached key = %ld values = [%ld, ]' X0 X17 X23 ")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_get_return] Get pair success, return values = [%ld, %ld, ]' X0 X8 X9")
    linkable_lm_cache____combine_value_get_return.writeAction("bge X23 X8 GenLinkableLMCache_ehcds_combine_fail")
    linkable_lm_cache____combine_value_get_return.writeAction("add X23 X8 X23")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_get_return] Store key = %ld combine result values = [%ld, ] at addr %lu(0x%lx)' X0 X17 X23 X16 X16")
    linkable_lm_cache____combine_value_get_return.writeAction("movrl X23 8(X16) 0 8")
    linkable_lm_cache____combine_value_get_return.writeAction("GenLinkableLMCache_ehcds_get_fail: subi X19 X19 1")
    linkable_lm_cache____combine_value_get_return.writeAction("beqi X19 0 GenLinkableLMCache_ehcds_finish_write_back")
    linkable_lm_cache____combine_value_get_return.writeAction("yield")
    linkable_lm_cache____combine_value_get_return.writeAction("GenLinkableLMCache_ehcds_finish_write_back: movir X22 1")
    linkable_lm_cache____combine_value_get_return.writeAction("sli X22 X22 63")
    linkable_lm_cache____combine_value_get_return.writeAction("or X22 X17 X17")
    linkable_lm_cache____combine_value_get_return.writeAction("sli X17 X24 1")
    linkable_lm_cache____combine_value_get_return.writeAction("sri X24 X24 1")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_get_return] Finish write back store key = %ld (masked = %lu) to lm addr = 0x%lx' X0 X17 X24 X16")
    linkable_lm_cache____combine_value_get_return.writeAction("movir X21 -1")
    linkable_lm_cache____combine_value_get_return.writeAction("sri X21 X21 1")
    linkable_lm_cache____combine_value_get_return.writeAction("send_wcont X20 X21 X16 2 ")
    linkable_lm_cache____combine_value_get_return.writeAction("movrl X17 0(X16) 0 8")
    linkable_lm_cache____combine_value_get_return.writeAction("yieldt")
    linkable_lm_cache____combine_value_get_return.writeAction("GenLinkableLMCache_ehcds_combine_fail: movir X24 -1")
    linkable_lm_cache____combine_value_get_return.writeAction("sendr_wcont X1 X2 X24 X17")
    linkable_lm_cache____combine_value_get_return.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Combine fail key = %ld, loaded values [%ld] update values = [%ld] return failure.' X0 X8 X8 X9 X23")
    linkable_lm_cache____combine_value_get_return.writeAction("yieldt")

    ## linkable_lm_cache____combine_value_put_pair_ack
    linkable_lm_cache____combine_value_put_pair_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____combine_value_put_pair_ack")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("print ' '")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__combine_value_put_pair_ack] Event word = %lu put pair return operands = [%lu, ]' X0 EQT X8")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("subi X19 X19 1")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("beqi X19 0 GenLinkableLMCache_ehcds_finish_write_back")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("yield")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("GenLinkableLMCache_ehcds_finish_write_back: movir X22 1")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("sli X22 X22 63")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("movir X21 -1")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("sri X21 X21 1")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("send_wcont X20 X21 X16 2")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("or X22 X17 X17")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("movrl X17 0(X16) 0 8")
    linkable_lm_cache____combine_value_put_pair_ack.writeAction("yieldt")

    ## linkable_lm_cache__cache_flush
    linkable_lm_cache__cache_flush = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache__cache_flush")
    linkable_lm_cache__cache_flush.writeAction("print ' '")
    linkable_lm_cache__cache_flush.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache] Event <linkable_lm_cache::cache_flush> ev_word=%ld' X0 EQT")
    linkable_lm_cache__cache_flush.writeAction("addi X1 X16 0")
    linkable_lm_cache__cache_flush.writeAction("addi X2 X19 0")
    linkable_lm_cache__cache_flush.writeAction("movlr 1864(X7) X23 0 8")
    linkable_lm_cache__cache_flush.writeAction("movlr 1856(X7) X22 0 8")
    linkable_lm_cache__cache_flush.writeAction("addi X22 X22 1")
    linkable_lm_cache__cache_flush.writeAction("evlb X19 linkable_lm_cache____cache_flush_ack")
    linkable_lm_cache__cache_flush.writeAction("evi X2 X20 255 4")
    linkable_lm_cache__cache_flush.writeAction("evlb X20 linkable_lm_cache__broadcast_global")
    linkable_lm_cache__cache_flush.writeAction("addi X7 X17 1792")
    linkable_lm_cache__cache_flush.writeAction("movrl X22 0(X17) 0 8")
    linkable_lm_cache__cache_flush.writeAction("addi X2 X18 0")
    linkable_lm_cache__cache_flush.writeAction("evlb X18 linkable_lm_cache____cache_flush_lane")
    linkable_lm_cache__cache_flush.writeAction("movrl X18 8(X17) 0 8")
    linkable_lm_cache__cache_flush.writeAction("send_wcont X20 X19 X17 8")
    linkable_lm_cache__cache_flush.writeAction("yield")

    ## linkable_lm_cache____cache_flush_lane
    linkable_lm_cache____cache_flush_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_flush_lane")
    linkable_lm_cache____cache_flush_lane.writeAction("print ' '")
    linkable_lm_cache____cache_flush_lane.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane] Flush the cache at offset 1920 to DRAM' X0")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X1 X17 0")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X7 X20 1920")
    linkable_lm_cache____cache_flush_lane.writeAction("movir X16 32")
    linkable_lm_cache____cache_flush_lane.writeAction("muli X16 X16 16")
    linkable_lm_cache____cache_flush_lane.writeAction("add X16 X20 X16")
    linkable_lm_cache____cache_flush_lane.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane] Flush cache from offset = %lu(0x%lx) to offset = %lu(0x%lx) (X7 = %lu(0x%lx))' X0 X20 X20 X16 X16 X7")
    linkable_lm_cache____cache_flush_lane.writeAction("movir X19 0")
    linkable_lm_cache____cache_flush_lane.writeAction("movir X22 -1")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X2 X23 0")
    linkable_lm_cache____cache_flush_lane.writeAction("evlb X23 linkable_lm_cache____cache_flush_lane_ack")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X7 X18 1792")
    linkable_lm_cache____cache_flush_lane.writeAction("GenLinkableLMCache_ehcds_flush_loop: bge X20 X16 GenLinkableLMCache_ehcds_break_flush_loop")
    linkable_lm_cache____cache_flush_lane.writeAction("movlr 0(X20) X21 0 8")
    linkable_lm_cache____cache_flush_lane.writeAction("beq X21 X22 GenLinkableLMCache_ehcds_continue_flush_loop")
    linkable_lm_cache____cache_flush_lane.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane] Flush key = %ld at lm_addr = %lu(0x%lx)' X0 X21 X20 X20")
    linkable_lm_cache____cache_flush_lane.writeAction("sli X21 X21 1")
    linkable_lm_cache____cache_flush_lane.writeAction("sri X21 X21 1")
    linkable_lm_cache____cache_flush_lane.writeAction("movlr 8(X20) X24 0 8")
    linkable_lm_cache____cache_flush_lane.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane] Flush key = %lu at lm_addr = %lu(0x%lx), values = [%ld]' X0 X21 X20 X20 X24 X25")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X20 X20 8")
    linkable_lm_cache____cache_flush_lane.writeAction("movir X25 1872")
    linkable_lm_cache____cache_flush_lane.writeAction("add X7 X25 X25")
    linkable_lm_cache____cache_flush_lane.writeAction("movlr 0(X25) X24 0 8")
    linkable_lm_cache____cache_flush_lane.writeAction("lshift X21 X25 4")
    linkable_lm_cache____cache_flush_lane.writeAction("add X25 X24 X24")
    linkable_lm_cache____cache_flush_lane.writeAction("send_dmlm X24 X23 X20 2")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X20 X20 16")
    linkable_lm_cache____cache_flush_lane.writeAction("addi X19 X19 1")
    linkable_lm_cache____cache_flush_lane.writeAction("jmp GenLinkableLMCache_ehcds_flush_loop")
    linkable_lm_cache____cache_flush_lane.writeAction("GenLinkableLMCache_ehcds_continue_flush_loop: addi X20 X20 16")
    linkable_lm_cache____cache_flush_lane.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane] Invalid key %ld, skip flush' X0 X21")
    linkable_lm_cache____cache_flush_lane.writeAction("jmp GenLinkableLMCache_ehcds_flush_loop")
    linkable_lm_cache____cache_flush_lane.writeAction("GenLinkableLMCache_ehcds_break_flush_loop: beqi X19 0 GenLinkableLMCache_ehcds_empty_cache")
    linkable_lm_cache____cache_flush_lane.writeAction("yield")
    linkable_lm_cache____cache_flush_lane.writeAction("GenLinkableLMCache_ehcds_empty_cache: movir X21 -1")
    linkable_lm_cache____cache_flush_lane.writeAction("sri X21 X21 1")
    linkable_lm_cache____cache_flush_lane.writeAction("sendr_wcont X17 X21 X2 X16 ")
    linkable_lm_cache____cache_flush_lane.writeAction("yieldt")

    ## linkable_lm_cache____cache_flush_lane_ack
    linkable_lm_cache____cache_flush_lane_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_flush_lane_ack")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("subi X19 X19 1")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("bnei X19 0 GenLinkableLMCache_ehcds_continue_flush_loop")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("movir X21 -1")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("sri X21 X21 1")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("sendr_wcont X17 X21 X2 X16 ")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_lane_ack] Flush complete, return to global master %lu' X0 X17")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("yieldt")
    linkable_lm_cache____cache_flush_lane_ack.writeAction("GenLinkableLMCache_ehcds_continue_flush_loop: yield")

    ## linkable_lm_cache____cache_flush_ack
    linkable_lm_cache____cache_flush_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "linkable_lm_cache____cache_flush_ack")
    linkable_lm_cache____cache_flush_ack.writeAction("print ' '")
    linkable_lm_cache____cache_flush_ack.writeAction("print '[DEBUG][NWID %ld][linkable_lm_cache::__cache_flush_ack] Finish flushing the cache on %ld lanes. Return to user continuation %lu' X0 X22 X16")
    linkable_lm_cache____cache_flush_ack.writeAction("movir X20 -1")
    linkable_lm_cache____cache_flush_ack.writeAction("sri X20 X20 1")
    linkable_lm_cache____cache_flush_ack.writeAction("sendr_wcont X16 X20 X22 X22")
    linkable_lm_cache____cache_flush_ack.writeAction("yieldt")

    ## DistributedSortPhase1__map_shuffle_reduce
    DistributedSortPhase1__map_shuffle_reduce = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__map_shuffle_reduce")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X7 X20 688")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X1 X31 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("move X31 0(X20) 0 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X8 X16 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X10 X27 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("mul X9 X27 X19")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X2 X21 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evlb X21 DistributedSortPhase1__finish_init_udkvmsr")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X7 X20 768")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X11 X29 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("bcpylli X29 X20 32")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evi X2 X26 255 4")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evlb X26 Dsort_input__generate_partition_array")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("sendr_wcont X26 X21 X16 X19")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evlb X30 DistributedSortPhase1__broadcast_global")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movir X17 704")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("add X7 X17 X17")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movrl X27 0(X17) 0 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movir X18 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evlb X18 DistributedSortPhase1__init_sp_lane")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movrl X18 8(X17) 0 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movrl X27  16(X17) 0 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movrl X0 24(X17) 0 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("send_wcont X30 X21 X17 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X17 X20 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movir X18 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("evlb X18 DistributedSortPhase1__init_input_kvset_on_lane")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movrl X18 0(X20) 1 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X11 X29 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("bcpylli X29 X20 32")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("send_wcont X30 X21 X17 8")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("movir X26 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("addi X9 X19 0")
    DistributedSortPhase1__map_shuffle_reduce.writeAction("yield")

    ## DistributedSortPhase1__finish_init_udkvmsr
    DistributedSortPhase1__finish_init_udkvmsr = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__finish_init_udkvmsr")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("addi X26 X26 1")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("bgei X26 3 GenKMerCntMSREFA_lzndn_finish_initialize_udkvmsr")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("yield")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("GenKMerCntMSREFA_lzndn_finish_initialize_udkvmsr: addi X2 X30 0")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("evlb X30 DistributedSortPhase1__init_global_master")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("sendr_wcont X30 X31 X16 X19")
    DistributedSortPhase1__finish_init_udkvmsr.writeAction("yield")

    ## Dsort_input__generate_partition_array
    Dsort_input__generate_partition_array = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Dsort_input__generate_partition_array")
    Dsort_input__generate_partition_array.writeAction("addi X9 X21 0")
    Dsort_input__generate_partition_array.writeAction("addi X1 X16 0")
    Dsort_input__generate_partition_array.writeAction("addi X2 X27 0")
    Dsort_input__generate_partition_array.writeAction("evlb X27 Dsort_input__write_partition_array_return")
    Dsort_input__generate_partition_array.writeAction("addi X7 X29 768")
    Dsort_input__generate_partition_array.writeAction("movlr 0(X29) X19 1 8")
    Dsort_input__generate_partition_array.writeAction("movlr 0(X29) X20 1 8")
    Dsort_input__generate_partition_array.writeAction("sli X20 X17 3")
    Dsort_input__generate_partition_array.writeAction("add X19 X17 X17")
    Dsort_input__generate_partition_array.writeAction("div X20 X21 X22")
    Dsort_input__generate_partition_array.writeAction("mul X22 X21 X30")
    Dsort_input__generate_partition_array.writeAction("beq X30 X20 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    Dsort_input__generate_partition_array.writeAction("addi X22 X22 1")
    Dsort_input__generate_partition_array.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: sli X22 X23 3")
    Dsort_input__generate_partition_array.writeAction("addi X8 X18 0")
    Dsort_input__generate_partition_array.writeAction("sli X21 X24 4")
    Dsort_input__generate_partition_array.writeAction("add X8 X24 X24")
    Dsort_input__generate_partition_array.writeAction("GenKMerCntMSREFA_lzndn_write_partition_array_loop: bge X18 X24 GenKMerCntMSREFA_lzndn_loop_break")
    Dsort_input__generate_partition_array.writeAction("add X19 X23 X25")
    Dsort_input__generate_partition_array.writeAction("ble X25 X17 GenKMerCntMSREFA_lzndn_continue")
    Dsort_input__generate_partition_array.writeAction("addi X17 X25 0")
    Dsort_input__generate_partition_array.writeAction("GenKMerCntMSREFA_lzndn_continue: sendr2_dmlm X18 X27 X19 X25")
    Dsort_input__generate_partition_array.writeAction("addi X18 X18 16")
    Dsort_input__generate_partition_array.writeAction("addi X25 X19 0")
    Dsort_input__generate_partition_array.writeAction("jmp GenKMerCntMSREFA_lzndn_write_partition_array_loop")
    Dsort_input__generate_partition_array.writeAction("GenKMerCntMSREFA_lzndn_loop_break: movir X26 0")
    Dsort_input__generate_partition_array.writeAction("yield")

    ## Dsort_input__write_partition_array_return
    Dsort_input__write_partition_array_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "Dsort_input__write_partition_array_return")
    Dsort_input__write_partition_array_return.writeAction("addi X26 X26 1")
    Dsort_input__write_partition_array_return.writeAction("blt X26 X21 GenKMerCntMSREFA_lzndn_continue")
    Dsort_input__write_partition_array_return.writeAction("sendr_wcont X16 X2 X18 X21")
    Dsort_input__write_partition_array_return.writeAction("yieldt")
    Dsort_input__write_partition_array_return.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## DistributedSortPhase1__broadcast_global
    DistributedSortPhase1__broadcast_global = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_global")
    DistributedSortPhase1__broadcast_global.writeAction("addi X8 X27 0")
    DistributedSortPhase1__broadcast_global.writeAction("sri X27 X25 11")
    DistributedSortPhase1__broadcast_global.writeAction("movir X16 512")
    DistributedSortPhase1__broadcast_global.writeAction("bgt X25 X16 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    DistributedSortPhase1__broadcast_global.writeAction("andi X27 X16 2047")
    DistributedSortPhase1__broadcast_global.writeAction("beqi X16 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__broadcast_global.writeAction("addi X25 X25 1")
    DistributedSortPhase1__broadcast_global.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 512")
    DistributedSortPhase1__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    DistributedSortPhase1__broadcast_global.writeAction("evlb X28 DistributedSortPhase1__broadcast_node")
    DistributedSortPhase1__broadcast_global.writeAction("mov_imm2reg X17 0")
    DistributedSortPhase1__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X17 X16 11")
    DistributedSortPhase1__broadcast_global.writeAction("add X0 X16 X16")
    DistributedSortPhase1__broadcast_global.writeAction("ev X28 X28 X16 X16 8")
    DistributedSortPhase1__broadcast_global.writeAction("sendops_wret X28 DistributedSortPhase1__broadcast_global_fin X8 8 X16")
    DistributedSortPhase1__broadcast_global.writeAction("addi X17 X17 1")
    DistributedSortPhase1__broadcast_global.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__broadcast_global.writeAction("mov_imm2reg X26 0")
    DistributedSortPhase1__broadcast_global.writeAction("yield")

    ## DistributedSortPhase1__broadcast_node
    DistributedSortPhase1__broadcast_node = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_node")
    DistributedSortPhase1__broadcast_node.writeAction("addi X1 X29 0")
    DistributedSortPhase1__broadcast_node.writeAction("sri X8 X25 6")
    DistributedSortPhase1__broadcast_node.writeAction("movir X16 32")
    DistributedSortPhase1__broadcast_node.writeAction("bgt X25 X16 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    DistributedSortPhase1__broadcast_node.writeAction("andi X8 X16 63")
    DistributedSortPhase1__broadcast_node.writeAction("beqi X16 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__broadcast_node.writeAction("addi X25 X25 1")
    DistributedSortPhase1__broadcast_node.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 32")
    DistributedSortPhase1__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    DistributedSortPhase1__broadcast_node.writeAction("evlb X28 DistributedSortPhase1__broadcast_ud")
    DistributedSortPhase1__broadcast_node.writeAction("mov_imm2reg X17 0")
    DistributedSortPhase1__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X17 X16 6")
    DistributedSortPhase1__broadcast_node.writeAction("add X0 X16 X16")
    DistributedSortPhase1__broadcast_node.writeAction("ev X28 X28 X16 X16 8")
    DistributedSortPhase1__broadcast_node.writeAction("sendops_wret X28 DistributedSortPhase1__broadcast_node_fin X8 8 X16")
    DistributedSortPhase1__broadcast_node.writeAction("addi X17 X17 1")
    DistributedSortPhase1__broadcast_node.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__broadcast_node.writeAction("mov_imm2reg X26 0")
    DistributedSortPhase1__broadcast_node.writeAction("yield")

    ## DistributedSortPhase1__broadcast_ud
    DistributedSortPhase1__broadcast_ud = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_ud")
    DistributedSortPhase1__broadcast_ud.writeAction("addi X1 X29 0")
    DistributedSortPhase1__broadcast_ud.writeAction("movir X25 64")
    DistributedSortPhase1__broadcast_ud.writeAction("bgt X8 X25 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__broadcast_ud.writeAction("addi X8 X25 0")
    DistributedSortPhase1__broadcast_ud.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    DistributedSortPhase1__broadcast_ud.writeAction("ev X28 X28 X9 X9 1")
    DistributedSortPhase1__broadcast_ud.writeAction("mov_imm2reg X17 0")
    DistributedSortPhase1__broadcast_ud.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: add X0 X17 X16")
    DistributedSortPhase1__broadcast_ud.writeAction("ev X28 X28 X16 X16 8")
    DistributedSortPhase1__broadcast_ud.writeAction("sendops_wret X28 DistributedSortPhase1__broadcast_ud_fin X10 6 X16")
    DistributedSortPhase1__broadcast_ud.writeAction("addi X17 X17 1")
    DistributedSortPhase1__broadcast_ud.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__broadcast_ud.writeAction("mov_imm2reg X26 0")
    DistributedSortPhase1__broadcast_ud.writeAction("yield")

    ## DistributedSortPhase1__broadcast_ud_fin
    DistributedSortPhase1__broadcast_ud_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_ud_fin")
    DistributedSortPhase1__broadcast_ud_fin.writeAction("addi X26 X26 1")
    DistributedSortPhase1__broadcast_ud_fin.writeAction("blt X26 X25 GenKMerCntMSREFA_lzndn_continue")
    DistributedSortPhase1__broadcast_ud_fin.writeAction("sendr_reply X0 X2 X16")
    DistributedSortPhase1__broadcast_ud_fin.writeAction("yield_terminate")
    DistributedSortPhase1__broadcast_ud_fin.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## DistributedSortPhase1__broadcast_node_fin
    DistributedSortPhase1__broadcast_node_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_node_fin")
    DistributedSortPhase1__broadcast_node_fin.writeAction("addi X26 X26 1")
    DistributedSortPhase1__broadcast_node_fin.writeAction("blt X26 X25 GenKMerCntMSREFA_lzndn_continue")
    DistributedSortPhase1__broadcast_node_fin.writeAction("sendr_reply X0 X2 X16")
    DistributedSortPhase1__broadcast_node_fin.writeAction("yield_terminate")
    DistributedSortPhase1__broadcast_node_fin.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## DistributedSortPhase1__broadcast_global_fin
    DistributedSortPhase1__broadcast_global_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_global_fin")
    DistributedSortPhase1__broadcast_global_fin.writeAction("addi X26 X26 1")
    DistributedSortPhase1__broadcast_global_fin.writeAction("beq X26 X25 GenKMerCntMSREFA_lzndn_global_bcst_finish")
    DistributedSortPhase1__broadcast_global_fin.writeAction("yield")
    DistributedSortPhase1__broadcast_global_fin.writeAction("GenKMerCntMSREFA_lzndn_global_bcst_finish: sendr_reply X0 X2 X16")
    DistributedSortPhase1__broadcast_global_fin.writeAction("yieldt")

    ## DistributedSortPhase1__broadcast_value_to_scratchpad
    DistributedSortPhase1__broadcast_value_to_scratchpad = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__broadcast_value_to_scratchpad")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("sri X8 X16 32")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("add X7 X16 X16")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("andi X8 X17 15")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("bcpyol X9 X16 X17")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("sendr_reply X1 X2 X16")
    DistributedSortPhase1__broadcast_value_to_scratchpad.writeAction("yieldt")

    ## DistributedSortPhase1__init_input_kvset_on_lane
    DistributedSortPhase1__init_input_kvset_on_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_input_kvset_on_lane")
    DistributedSortPhase1__init_input_kvset_on_lane.writeAction("movir X16 768")
    DistributedSortPhase1__init_input_kvset_on_lane.writeAction("add X7 X16 X16")
    DistributedSortPhase1__init_input_kvset_on_lane.writeAction("bcpyoli X8 X16 4")
    DistributedSortPhase1__init_input_kvset_on_lane.writeAction("sendr_reply X0 X16 X28")
    DistributedSortPhase1__init_input_kvset_on_lane.writeAction("yield_terminate")

    ## DistributedSortPhase1__init_sp_lane
    DistributedSortPhase1__init_sp_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_sp_lane")
    DistributedSortPhase1__init_sp_lane.writeAction("mov_imm2reg UDPR_0 0")
    DistributedSortPhase1__init_sp_lane.writeAction("addi X7 X20 640")
    DistributedSortPhase1__init_sp_lane.writeAction("move UDPR_0 0(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("move UDPR_0 8(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("move UDPR_0 24(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("movir X28 80")
    DistributedSortPhase1__init_sp_lane.writeAction("move X28 32(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("subi X8 X28 1")
    DistributedSortPhase1__init_sp_lane.writeAction("move X28 40(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("move X9 56(X20) 0 8")
    DistributedSortPhase1__init_sp_lane.writeAction("sendr_reply X0 X16 X28")
    DistributedSortPhase1__init_sp_lane.writeAction("yield_terminate")

    ## DistributedSortPhase1__init_global_master
    DistributedSortPhase1__init_global_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_global_master")
    DistributedSortPhase1__init_global_master.writeAction("mul X27 X9 X24")
    DistributedSortPhase1__init_global_master.writeAction("sri X27 X25 11")
    DistributedSortPhase1__init_global_master.writeAction("movir X28 512")
    DistributedSortPhase1__init_global_master.writeAction("bgt X25 X28 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    DistributedSortPhase1__init_global_master.writeAction("andi X27 X28 2047")
    DistributedSortPhase1__init_global_master.writeAction("beqi X28 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__init_global_master.writeAction("addi X25 X25 1")
    DistributedSortPhase1__init_global_master.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__init_global_master.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 512")
    DistributedSortPhase1__init_global_master.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: mov_imm2reg X22 2048")
    DistributedSortPhase1__init_global_master.writeAction("bge X27 X22 GenKMerCntMSREFA_lzndn_global_master_full_child")
    DistributedSortPhase1__init_global_master.writeAction("addi X27 X22 0")
    DistributedSortPhase1__init_global_master.writeAction("GenKMerCntMSREFA_lzndn_global_master_full_child: mul X22 X9 X20")
    DistributedSortPhase1__init_global_master.writeAction("lshift X20 X18 4")
    DistributedSortPhase1__init_global_master.writeAction("mov_reg2reg X0 X23")
    DistributedSortPhase1__init_global_master.writeAction("movir X21 0")
    DistributedSortPhase1__init_global_master.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__init_global_master.writeAction("evlb X30 DistributedSortPhase1__init_node_master")
    DistributedSortPhase1__init_global_master.writeAction("GenKMerCntMSREFA_lzndn_glb_master_loop: ev_update_reg_2             X30 X30 X23 X23 8")
    DistributedSortPhase1__init_global_master.writeAction("sendr3_wret X30 DistributedSortPhase1__global_master             X16 X18 X27 X28")
    DistributedSortPhase1__init_global_master.writeAction("add X22 X23 X23")
    DistributedSortPhase1__init_global_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__init_global_master.writeAction("addi X21 X21 1")
    DistributedSortPhase1__init_global_master.writeAction("blt X21 X25 GenKMerCntMSREFA_lzndn_glb_master_loop")
    DistributedSortPhase1__init_global_master.writeAction("mul X21 X20 X17")
    DistributedSortPhase1__init_global_master.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__init_global_master.writeAction("yield")

    ## DistributedSortPhase1__global_master
    DistributedSortPhase1__global_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__global_master")
    DistributedSortPhase1__global_master.writeAction("add X8 X19 X19")
    DistributedSortPhase1__global_master.writeAction("bge X17 X24 GenKMerCntMSREFA_lzndn_global_master_fin_fetch")
    DistributedSortPhase1__global_master.writeAction("sendr3_wret X1 DistributedSortPhase1__global_master             X16 X18 X27 X28")
    DistributedSortPhase1__global_master.writeAction("add X20 X17 X17")
    DistributedSortPhase1__global_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__global_master.writeAction("yield")
    DistributedSortPhase1__global_master.writeAction("GenKMerCntMSREFA_lzndn_global_master_fin_fetch: subi X21 X21 1")
    DistributedSortPhase1__global_master.writeAction("addi X1 X30 0")
    DistributedSortPhase1__global_master.writeAction("evlb X30 DistributedSortPhase1__termiante_node_master")
    DistributedSortPhase1__global_master.writeAction("sendr_wcont X30 X2 X16 X16")
    DistributedSortPhase1__global_master.writeAction("beqi X21 0 GenKMerCntMSREFA_lzndn_global_master_fin_map")
    DistributedSortPhase1__global_master.writeAction("yield")
    DistributedSortPhase1__global_master.writeAction("GenKMerCntMSREFA_lzndn_global_master_fin_map: bnei X19 0 GenKMerCntMSREFA_lzndn_global_master_init_sync")
    DistributedSortPhase1__global_master.writeAction("movir X28 -1")
    DistributedSortPhase1__global_master.writeAction("sri X28 X28 1")
    DistributedSortPhase1__global_master.writeAction("sendr_wcont X31 X28 X27 X19")
    DistributedSortPhase1__global_master.writeAction("yieldt")
    DistributedSortPhase1__global_master.writeAction("GenKMerCntMSREFA_lzndn_global_master_init_sync: evi X2 X30 255 4")
    DistributedSortPhase1__global_master.writeAction("evlb X30 DistributedSortPhase1__init_global_snyc")
    DistributedSortPhase1__global_master.writeAction("sendr_wcont X30 X31 X27 X19")
    DistributedSortPhase1__global_master.writeAction("yield_terminate")

    ## DistributedSortPhase1__init_node_master
    DistributedSortPhase1__init_node_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_node_master")
    DistributedSortPhase1__init_node_master.writeAction("mov_reg2reg X1 X31")
    DistributedSortPhase1__init_node_master.writeAction("mov_reg2reg X8 X16")
    DistributedSortPhase1__init_node_master.writeAction("mov_reg2reg X10 X27")
    DistributedSortPhase1__init_node_master.writeAction("sri X27 X25 6")
    DistributedSortPhase1__init_node_master.writeAction("movir X28 32")
    DistributedSortPhase1__init_node_master.writeAction("bgt X25 X28 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    DistributedSortPhase1__init_node_master.writeAction("andi X27 X28 63")
    DistributedSortPhase1__init_node_master.writeAction("beqi X28 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__init_node_master.writeAction("addi X25 X25 1")
    DistributedSortPhase1__init_node_master.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__init_node_master.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 32")
    DistributedSortPhase1__init_node_master.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: add X9 X16 X24")
    DistributedSortPhase1__init_node_master.writeAction("mov_imm2reg X21 0")
    DistributedSortPhase1__init_node_master.writeAction("mov_imm2reg X22 64")
    DistributedSortPhase1__init_node_master.writeAction("bge X27 X22 GenKMerCntMSREFA_lzndn_node_master_full_child")
    DistributedSortPhase1__init_node_master.writeAction("addi X27 X22 0")
    DistributedSortPhase1__init_node_master.writeAction("GenKMerCntMSREFA_lzndn_node_master_full_child: div X9 X25 X18")
    DistributedSortPhase1__init_node_master.writeAction("addi X0 X23 0")
    DistributedSortPhase1__init_node_master.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__init_node_master.writeAction("evlb X30 DistributedSortPhase1__init_updown_master")
    DistributedSortPhase1__init_node_master.writeAction("GenKMerCntMSREFA_lzndn_node_master_loop: ev X30 X30 X23 X23 8")
    DistributedSortPhase1__init_node_master.writeAction("sendr3_wret X30 DistributedSortPhase1__node_master             X16 X18 X27 X28")
    DistributedSortPhase1__init_node_master.writeAction("add X22 X23 X23")
    DistributedSortPhase1__init_node_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__init_node_master.writeAction("addi X21 X21 1")
    DistributedSortPhase1__init_node_master.writeAction("blt X21 X25 GenKMerCntMSREFA_lzndn_node_master_loop")
    DistributedSortPhase1__init_node_master.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__init_node_master.writeAction("yield")

    ## DistributedSortPhase1__node_master
    DistributedSortPhase1__node_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__node_master")
    DistributedSortPhase1__node_master.writeAction("add X8 X19 X19")
    DistributedSortPhase1__node_master.writeAction("bge X16 X24 GenKMerCntMSREFA_lzndn_node_master_fin_fetch")
    DistributedSortPhase1__node_master.writeAction("sendr3_wret X1 DistributedSortPhase1__node_master             X16 X18 X27 X28")
    DistributedSortPhase1__node_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__node_master.writeAction("yield")
    DistributedSortPhase1__node_master.writeAction("GenKMerCntMSREFA_lzndn_node_master_fin_fetch: subi X21 X21 1")
    DistributedSortPhase1__node_master.writeAction("addi X1 X30 0")
    DistributedSortPhase1__node_master.writeAction("evlb X30 DistributedSortPhase1__terminate_updown_master")
    DistributedSortPhase1__node_master.writeAction("sendr_wcont X30 X2 X16 X22")
    DistributedSortPhase1__node_master.writeAction("beqi X21 0 GenKMerCntMSREFA_lzndn_node_master_fin_partition")
    DistributedSortPhase1__node_master.writeAction("yield")
    DistributedSortPhase1__node_master.writeAction("GenKMerCntMSREFA_lzndn_node_master_fin_partition: sendr_wret X31 DistributedSortPhase1__init_node_master             X19 X19 X28")
    DistributedSortPhase1__node_master.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__node_master.writeAction("yield")

    ## DistributedSortPhase1__termiante_node_master
    DistributedSortPhase1__termiante_node_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__termiante_node_master")
    DistributedSortPhase1__termiante_node_master.writeAction("yield_terminate")

    ## DistributedSortPhase1__init_updown_master
    DistributedSortPhase1__init_updown_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_updown_master")
    DistributedSortPhase1__init_updown_master.writeAction("mov_reg2reg X1 X31")
    DistributedSortPhase1__init_updown_master.writeAction("mov_reg2reg X8 X16")
    DistributedSortPhase1__init_updown_master.writeAction("mov_reg2reg X10 X27")
    DistributedSortPhase1__init_updown_master.writeAction("movir X25 64")
    DistributedSortPhase1__init_updown_master.writeAction("bgt X27 X25 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    DistributedSortPhase1__init_updown_master.writeAction("addi X27 X25 0")
    DistributedSortPhase1__init_updown_master.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: add X9 X16 X24")
    DistributedSortPhase1__init_updown_master.writeAction("mov_imm2reg X21 0")
    DistributedSortPhase1__init_updown_master.writeAction("mov_imm2reg X18 16")
    DistributedSortPhase1__init_updown_master.writeAction("mov_reg2reg X0 X23")
    DistributedSortPhase1__init_updown_master.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__init_updown_master.writeAction("evlb X30 DistributedSortPhase1__lane_master_init")
    DistributedSortPhase1__init_updown_master.writeAction("GenKMerCntMSREFA_lzndn_updown_master_loop: ev X30 X30 X23 X23 8")
    DistributedSortPhase1__init_updown_master.writeAction("sendr3_wret X30 DistributedSortPhase1__updown_master             X16 X18 X21 X28")
    DistributedSortPhase1__init_updown_master.writeAction("addi X23 X23 1")
    DistributedSortPhase1__init_updown_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__init_updown_master.writeAction("addi X21 X21 1")
    DistributedSortPhase1__init_updown_master.writeAction("blt X21 X25 GenKMerCntMSREFA_lzndn_updown_master_loop")
    DistributedSortPhase1__init_updown_master.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__init_updown_master.writeAction("addi X21 X22 0")
    DistributedSortPhase1__init_updown_master.writeAction("yield")

    ## DistributedSortPhase1__updown_master
    DistributedSortPhase1__updown_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__updown_master")
    DistributedSortPhase1__updown_master.writeAction("add X8 X19 X19")
    DistributedSortPhase1__updown_master.writeAction("bge X16 X24 GenKMerCntMSREFA_lzndn_updown_master_fin_fetch")
    DistributedSortPhase1__updown_master.writeAction("sendr3_wret X1 DistributedSortPhase1__updown_master             X16 X18 X22 X28")
    DistributedSortPhase1__updown_master.writeAction("addi X22 X22 1")
    DistributedSortPhase1__updown_master.writeAction("add X18 X16 X16 ")
    DistributedSortPhase1__updown_master.writeAction("yield")
    DistributedSortPhase1__updown_master.writeAction("GenKMerCntMSREFA_lzndn_updown_master_fin_fetch: subi X21 X21 1")
    DistributedSortPhase1__updown_master.writeAction("addi X1 X30 0")
    DistributedSortPhase1__updown_master.writeAction("evlb X30 DistributedSortPhase1__lane_master_terminate")
    DistributedSortPhase1__updown_master.writeAction("sendr_wcont X30 X2 X16 X22")
    DistributedSortPhase1__updown_master.writeAction("blei X21 0 GenKMerCntMSREFA_lzndn_updown_master_fin_partition")
    DistributedSortPhase1__updown_master.writeAction("yield")
    DistributedSortPhase1__updown_master.writeAction("GenKMerCntMSREFA_lzndn_updown_master_fin_partition: sendr_wret X31             DistributedSortPhase1__init_updown_master X19 X19 X28")
    DistributedSortPhase1__updown_master.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__updown_master.writeAction("yield")

    ## DistributedSortPhase1__terminate_updown_master
    DistributedSortPhase1__terminate_updown_master = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__terminate_updown_master")
    DistributedSortPhase1__terminate_updown_master.writeAction("yield_terminate")

    ## DistributedSortPhase1__lane_master_init
    DistributedSortPhase1__lane_master_init = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__lane_master_init")
    DistributedSortPhase1__lane_master_init.writeAction("perflog 1 818 'Lane master %ld is assigned with %ld th partition. Partition_base = %lu(0x%lx) partition_stride = %lu Bytes' X0 X10 X8 X8 X9")
    DistributedSortPhase1__lane_master_init.writeAction("addi X1 X31 0")
    DistributedSortPhase1__lane_master_init.writeAction("send_dmlm_ld_wret X8 DistributedSortPhase1__lane_master_read_partition 2 X28")
    DistributedSortPhase1__lane_master_init.writeAction("movir X16 0")
    DistributedSortPhase1__lane_master_init.writeAction("movir X17 25")
    DistributedSortPhase1__lane_master_init.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__lane_master_init.writeAction("addi X7 X22 640")
    DistributedSortPhase1__lane_master_init.writeAction("move X19 0(X22) 0 8")
    DistributedSortPhase1__lane_master_init.writeAction("addi X2 X28 0")
    DistributedSortPhase1__lane_master_init.writeAction("evlb X28 DistributedSortPhase1__lane_master_loop")
    DistributedSortPhase1__lane_master_init.writeAction("addi X7 X29 656")
    DistributedSortPhase1__lane_master_init.writeAction("move X28 0(X29) 0 8")
    DistributedSortPhase1__lane_master_init.writeAction("addi X2 X20 0")
    DistributedSortPhase1__lane_master_init.writeAction("evlb X20 DistributedSortPhase1__lane_master_get_next_return")
    DistributedSortPhase1__lane_master_init.writeAction("evi X2 X21 255 4")
    DistributedSortPhase1__lane_master_init.writeAction("evlb X21 DistributedSortPhase1__kv_map")
    DistributedSortPhase1__lane_master_init.writeAction("yield")

    ## DistributedSortPhase1__lane_master_loop
    DistributedSortPhase1__lane_master_loop = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__lane_master_loop")
    DistributedSortPhase1__lane_master_loop.writeAction("subi X16 X16 1")
    DistributedSortPhase1__lane_master_loop.writeAction("beqi X23 1 GenKMerCntMSREFA_lzndn_lane_master_loop_continue")
    DistributedSortPhase1__lane_master_loop.writeAction("bge X23 X24 GenKMerCntMSREFA_lzndn_lane_master_reach_end")
    DistributedSortPhase1__lane_master_loop.writeAction("addi X23 X28 8")
    DistributedSortPhase1__lane_master_loop.writeAction("sendr_wcont X20 X20 X28 X24")
    DistributedSortPhase1__lane_master_loop.writeAction("send_dmlm_ld X23 X21 1")
    DistributedSortPhase1__lane_master_loop.writeAction("addi X16 X16 1")
    DistributedSortPhase1__lane_master_loop.writeAction("movir X23 1")
    DistributedSortPhase1__lane_master_loop.writeAction("yield")
    DistributedSortPhase1__lane_master_loop.writeAction("GenKMerCntMSREFA_lzndn_lane_master_reach_end: bgti X16 0 GenKMerCntMSREFA_lzndn_lane_master_loop_continue")
    DistributedSortPhase1__lane_master_loop.writeAction("movlr 0(X22) X19 0 8")
    DistributedSortPhase1__lane_master_loop.writeAction("sendr_wret X31 DistributedSortPhase1__lane_master_init X19 X19 X28")
    DistributedSortPhase1__lane_master_loop.writeAction("mov_imm2reg X19 0")
    DistributedSortPhase1__lane_master_loop.writeAction("movrl X19 0(X22) 0 8")
    DistributedSortPhase1__lane_master_loop.writeAction("GenKMerCntMSREFA_lzndn_lane_master_loop_continue: yield")

    ## DistributedSortPhase1__lane_master_read_partition
    DistributedSortPhase1__lane_master_read_partition = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__lane_master_read_partition")
    DistributedSortPhase1__lane_master_read_partition.writeAction("bge X8 X9 GenKMerCntMSREFA_lzndn_lane_master_empty_partition")
    DistributedSortPhase1__lane_master_read_partition.writeAction("addi X8 X28 8")
    DistributedSortPhase1__lane_master_read_partition.writeAction("sendr_wcont X20 X20 X28 X9")
    DistributedSortPhase1__lane_master_read_partition.writeAction("send_dmlm_ld X8 X21 1")
    DistributedSortPhase1__lane_master_read_partition.writeAction("addi X16 X16 1")
    DistributedSortPhase1__lane_master_read_partition.writeAction("movir X23 1")
    DistributedSortPhase1__lane_master_read_partition.writeAction("yield")
    DistributedSortPhase1__lane_master_read_partition.writeAction("GenKMerCntMSREFA_lzndn_lane_master_empty_partition: sendr_wret X31 DistributedSortPhase1__lane_master_init X19 X19 X28")
    DistributedSortPhase1__lane_master_read_partition.writeAction("yield")

    ## DistributedSortPhase1__lane_master_get_next_return
    DistributedSortPhase1__lane_master_get_next_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__lane_master_get_next_return")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("bge X16 X17 GenKMerCntMSREFA_lzndn_lane_master_break_iterate_loop")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("bge X8 X9 GenKMerCntMSREFA_lzndn_lane_master_break_iterate_loop")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X8 X28 8")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("sendr_wcont X20 X20 X28 X9")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("send_dmlm_ld X8 X21 1")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X16 X16 1")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("yield")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("GenKMerCntMSREFA_lzndn_lane_master_break_iterate_loop: movir X23 0")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X8 X23 0")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X9 X24 0")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("yield")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("GenKMerCntMSREFA_lzndn_lane_master_iterator_pass_end: subi X16 X16 1")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X8 X23 0")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("addi X9 X24 0")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("bgti X16 0 GenKMerCntMSREFA_lzndn_lane_master_loop_continue")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("movlr 0(X22) X19 0 8")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("sendr_wret X31 DistributedSortPhase1__lane_master_init X19 X19 X28")
    DistributedSortPhase1__lane_master_get_next_return.writeAction("GenKMerCntMSREFA_lzndn_lane_master_loop_continue: yield")

    ## DistributedSortPhase1__lane_master_terminate
    DistributedSortPhase1__lane_master_terminate = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__lane_master_terminate")
    DistributedSortPhase1__lane_master_terminate.writeAction("perflog 1 818 'Lane master %ld finishes all assigned partitions, terminates.' X0")
    DistributedSortPhase1__lane_master_terminate.writeAction("yield_terminate")

    ## DistributedSortPhase1__init_global_snyc
    DistributedSortPhase1__init_global_snyc = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_global_snyc")
    DistributedSortPhase1__init_global_snyc.writeAction("sri X8 X16 11")
    DistributedSortPhase1__init_global_snyc.writeAction("movir X28 512")
    DistributedSortPhase1__init_global_snyc.writeAction("bgt X16 X28 GenKMerCntMSREFA_lzndn_max_child_max_node")
    DistributedSortPhase1__init_global_snyc.writeAction("andi X8 X28 2047")
    DistributedSortPhase1__init_global_snyc.writeAction("beqi X28 0 GenKMerCntMSREFA_lzndn_max_node")
    DistributedSortPhase1__init_global_snyc.writeAction("addi X16 X16 1")
    DistributedSortPhase1__init_global_snyc.writeAction("jmp GenKMerCntMSREFA_lzndn_max_node")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_max_child_max_node: mov_imm2reg X16 512")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_max_node: addi X16 X16 0")
    DistributedSortPhase1__init_global_snyc.writeAction("sri X8 X17 6")
    DistributedSortPhase1__init_global_snyc.writeAction("movir X28 32")
    DistributedSortPhase1__init_global_snyc.writeAction("bgt X17 X28 GenKMerCntMSREFA_lzndn_max_child_max_ud_per_nd")
    DistributedSortPhase1__init_global_snyc.writeAction("andi X8 X28 63")
    DistributedSortPhase1__init_global_snyc.writeAction("beqi X28 0 GenKMerCntMSREFA_lzndn_max_ud_per_nd")
    DistributedSortPhase1__init_global_snyc.writeAction("addi X17 X17 1")
    DistributedSortPhase1__init_global_snyc.writeAction("jmp GenKMerCntMSREFA_lzndn_max_ud_per_nd")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_max_child_max_ud_per_nd: mov_imm2reg X17 32")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_max_ud_per_nd: addi X17 X17 0")
    DistributedSortPhase1__init_global_snyc.writeAction("movir X18 64")
    DistributedSortPhase1__init_global_snyc.writeAction("bgt X8 X18 GenKMerCntMSREFA_lzndn_max_ln_per_ud")
    DistributedSortPhase1__init_global_snyc.writeAction("addi X8 X18 0")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_max_ln_per_ud: addi X18 X18 0")
    DistributedSortPhase1__init_global_snyc.writeAction("mov_reg2reg X1 X19")
    DistributedSortPhase1__init_global_snyc.writeAction("mov_reg2reg X9 X21")
    DistributedSortPhase1__init_global_snyc.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__init_global_snyc.writeAction("evlb X30 DistributedSortPhase1__init_node_sync")
    DistributedSortPhase1__init_global_snyc.writeAction("mov_imm2reg X29 0")
    DistributedSortPhase1__init_global_snyc.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X29 X28 11")
    DistributedSortPhase1__init_global_snyc.writeAction("add X0 X28 X28")
    DistributedSortPhase1__init_global_snyc.writeAction("ev X30 X30 X28 X28 8")
    DistributedSortPhase1__init_global_snyc.writeAction("sendr_wret X30 DistributedSortPhase1__global_sync_return X17 X18  X28")
    DistributedSortPhase1__init_global_snyc.writeAction("addi X29 X29 1")
    DistributedSortPhase1__init_global_snyc.writeAction("blt X29 X16 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__init_global_snyc.writeAction("mov_imm2reg X20 0")
    DistributedSortPhase1__init_global_snyc.writeAction("mov_imm2reg X22 0")
    DistributedSortPhase1__init_global_snyc.writeAction("yield")

    ## DistributedSortPhase1__init_node_sync
    DistributedSortPhase1__init_node_sync = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_node_sync")
    DistributedSortPhase1__init_node_sync.writeAction("mov_reg2reg X8 X17")
    DistributedSortPhase1__init_node_sync.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__init_node_sync.writeAction("evlb X30 DistributedSortPhase1__ud_accumulate")
    DistributedSortPhase1__init_node_sync.writeAction("mov_imm2reg X29 0")
    DistributedSortPhase1__init_node_sync.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X29 X28 6")
    DistributedSortPhase1__init_node_sync.writeAction("add X0 X28 X28")
    DistributedSortPhase1__init_node_sync.writeAction("ev X30 X30 X28 X28 8")
    DistributedSortPhase1__init_node_sync.writeAction("sendr_wret X30 DistributedSortPhase1__node_sync_return X9 EQT  X28")
    DistributedSortPhase1__init_node_sync.writeAction("addi X29 X29 1")
    DistributedSortPhase1__init_node_sync.writeAction("blt X29 X17 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__init_node_sync.writeAction("mov_imm2reg X20 0")
    DistributedSortPhase1__init_node_sync.writeAction("mov_imm2reg X22 0")
    DistributedSortPhase1__init_node_sync.writeAction("mov_reg2reg X1 X19")
    DistributedSortPhase1__init_node_sync.writeAction("yield")

    ## DistributedSortPhase1__ud_accumulate
    DistributedSortPhase1__ud_accumulate = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__ud_accumulate")
    DistributedSortPhase1__ud_accumulate.writeAction("mov_imm2reg X20 0")
    DistributedSortPhase1__ud_accumulate.writeAction("mov_imm2reg X22 0")
    DistributedSortPhase1__ud_accumulate.writeAction("GenKMerCntMSREFA_lzndn_accumulate_loop: lshift X20 X17 16")
    DistributedSortPhase1__ud_accumulate.writeAction("add X7 X17 X17")
    DistributedSortPhase1__ud_accumulate.writeAction("addi X17 X17 648")
    DistributedSortPhase1__ud_accumulate.writeAction("move 0(X17) X28 0 8")
    DistributedSortPhase1__ud_accumulate.writeAction("add X28 X22 X22")
    DistributedSortPhase1__ud_accumulate.writeAction("addi X20 X20 1")
    DistributedSortPhase1__ud_accumulate.writeAction("blt X20 X8 GenKMerCntMSREFA_lzndn_accumulate_loop")
    DistributedSortPhase1__ud_accumulate.writeAction("sendr_reply X22 X22 X28")
    DistributedSortPhase1__ud_accumulate.writeAction("yield_terminate")

    ## DistributedSortPhase1__global_sync_return
    DistributedSortPhase1__global_sync_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__global_sync_return")
    DistributedSortPhase1__global_sync_return.writeAction("addi X20 X20 1")
    DistributedSortPhase1__global_sync_return.writeAction("add X8 X22 X22")
    DistributedSortPhase1__global_sync_return.writeAction("blt X20 X16 GenKMerCntMSREFA_lzndn_continue")
    DistributedSortPhase1__global_sync_return.writeAction("bge X22 X21 GenKMerCntMSREFA_lzndn_sync_finish")
    DistributedSortPhase1__global_sync_return.writeAction("mov_imm2reg X29 0")
    DistributedSortPhase1__global_sync_return.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X29 X28 11")
    DistributedSortPhase1__global_sync_return.writeAction("add X0 X28 X28")
    DistributedSortPhase1__global_sync_return.writeAction("ev X30 X30 X28 X28 8")
    DistributedSortPhase1__global_sync_return.writeAction("sendr_wret X30 DistributedSortPhase1__global_sync_return X17 X18  X28")
    DistributedSortPhase1__global_sync_return.writeAction("addi X29 X29 1")
    DistributedSortPhase1__global_sync_return.writeAction("blt X29 X16 GenKMerCntMSREFA_lzndn_broadcast_loop")
    DistributedSortPhase1__global_sync_return.writeAction("mov_imm2reg X20 0")
    DistributedSortPhase1__global_sync_return.writeAction("mov_imm2reg X22 0")
    DistributedSortPhase1__global_sync_return.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")
    DistributedSortPhase1__global_sync_return.writeAction("GenKMerCntMSREFA_lzndn_sync_finish: movir X30 -1")
    DistributedSortPhase1__global_sync_return.writeAction("sri X30 X30 1")
    DistributedSortPhase1__global_sync_return.writeAction("sendr_wcont X19 X30 X22 X22")
    DistributedSortPhase1__global_sync_return.writeAction("yield_terminate")

    ## DistributedSortPhase1__node_sync_return
    DistributedSortPhase1__node_sync_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__node_sync_return")
    DistributedSortPhase1__node_sync_return.writeAction("addi X20 X20 1")
    DistributedSortPhase1__node_sync_return.writeAction("add X8 X22 X22")
    DistributedSortPhase1__node_sync_return.writeAction("blt X20 X17 GenKMerCntMSREFA_lzndn_continue")
    DistributedSortPhase1__node_sync_return.writeAction("sendr_wcont X19 EQT X22 X22")
    DistributedSortPhase1__node_sync_return.writeAction("yield_terminate")
    DistributedSortPhase1__node_sync_return.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## DistributedSortPhase1__kv_map_emit
    DistributedSortPhase1__kv_map_emit = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__kv_map_emit")
    DistributedSortPhase1__kv_map_emit.writeAction("addi X7 X25 640")
    DistributedSortPhase1__kv_map_emit.writeAction("movlr 40(X25) X23 0 8")
    DistributedSortPhase1__kv_map_emit.writeAction("movlr 56(X25) X26 0 8")
    DistributedSortPhase1__kv_map_emit.writeAction("movir X24 41")
    DistributedSortPhase1__kv_map_emit.writeAction("hash X8 X24")
    DistributedSortPhase1__kv_map_emit.writeAction("sri X24 X24 1")
    DistributedSortPhase1__kv_map_emit.writeAction("and X24 X23 X24")
    DistributedSortPhase1__kv_map_emit.writeAction("add X24 X26 X24")
    DistributedSortPhase1__kv_map_emit.writeAction("evi X2 X30 255 4")
    DistributedSortPhase1__kv_map_emit.writeAction("evlb X30 DistributedSortPhase1__init_reduce_thread")
    DistributedSortPhase1__kv_map_emit.writeAction("ev_update_reg_2 X30  X30  X24 X24 8")
    DistributedSortPhase1__kv_map_emit.writeAction("sendops_wcont X30 EQT X8 2")
    DistributedSortPhase1__kv_map_emit.writeAction("move 0(X25) X29  0 8")
    DistributedSortPhase1__kv_map_emit.writeAction("addi X29 X29 1")
    DistributedSortPhase1__kv_map_emit.writeAction("move X29 0(X25) 0 8")
    DistributedSortPhase1__kv_map_emit.writeAction("yield_terminate")

    ## DistributedSortPhase1__kv_reduce_emit
    DistributedSortPhase1__kv_reduce_emit = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__kv_reduce_emit")

    ## DistributedSortPhase1__kv_map_return
    DistributedSortPhase1__kv_map_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__kv_map_return")
    DistributedSortPhase1__kv_map_return.writeAction("addi X7 X16 656")
    DistributedSortPhase1__kv_map_return.writeAction("move 0(X16) X29 0 8")
    DistributedSortPhase1__kv_map_return.writeAction("sendops_wcont X29 X2 X8 2")
    DistributedSortPhase1__kv_map_return.writeAction("yieldt")

    ## DistributedSortPhase1__init_reduce_thread
    DistributedSortPhase1__init_reduce_thread = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__init_reduce_thread")
    DistributedSortPhase1__init_reduce_thread.writeAction("addi X7 X20 640")
    DistributedSortPhase1__init_reduce_thread.writeAction("move 24(X20) X28 0 8")
    DistributedSortPhase1__init_reduce_thread.writeAction("move 32(X20) X29 0 8")
    DistributedSortPhase1__init_reduce_thread.writeAction("bge X28 X29 GenKMerCntMSREFA_lzndn_push_back_to_queue")
    DistributedSortPhase1__init_reduce_thread.writeAction("addi X28 X28 1")
    DistributedSortPhase1__init_reduce_thread.writeAction("move X28  24(X20) 0 8")
    DistributedSortPhase1__init_reduce_thread.writeAction("addi X2 X30 0")
    DistributedSortPhase1__init_reduce_thread.writeAction("evlb X30 DistributedSortPhase1__kv_reduce")
    DistributedSortPhase1__init_reduce_thread.writeAction("sendops_wret X30 DistributedSortPhase1__kv_reduce_return X8 2 X28")
    DistributedSortPhase1__init_reduce_thread.writeAction("yield")
    DistributedSortPhase1__init_reduce_thread.writeAction("GenKMerCntMSREFA_lzndn_push_back_to_queue: ev_update_1 EQT X30 255 4")
    DistributedSortPhase1__init_reduce_thread.writeAction("sendops_wcont X30 X1 X8 2")
    DistributedSortPhase1__init_reduce_thread.writeAction("yield_terminate")

    ## DistributedSortPhase1__kv_reduce_return
    DistributedSortPhase1__kv_reduce_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "DistributedSortPhase1__kv_reduce_return")
    DistributedSortPhase1__kv_reduce_return.writeAction("addi X7 X20 640")
    DistributedSortPhase1__kv_reduce_return.writeAction("move 8(X20) X28 0 8")
    DistributedSortPhase1__kv_reduce_return.writeAction("addi X28 X28 1")
    DistributedSortPhase1__kv_reduce_return.writeAction("move X28 8(X20) 0 8")
    DistributedSortPhase1__kv_reduce_return.writeAction("move 24(X20) X28 0 8")
    DistributedSortPhase1__kv_reduce_return.writeAction("subi X28 X28 1")
    DistributedSortPhase1__kv_reduce_return.writeAction("move X28  24(X20) 0 8")
    DistributedSortPhase1__kv_reduce_return.writeAction("yield_terminate")

    ## phase1_bin_size_cache__broadcast_global
    phase1_bin_size_cache__broadcast_global = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_global")
    phase1_bin_size_cache__broadcast_global.writeAction("addi X8 X27 0")
    phase1_bin_size_cache__broadcast_global.writeAction("sri X27 X25 11")
    phase1_bin_size_cache__broadcast_global.writeAction("movir X16 512")
    phase1_bin_size_cache__broadcast_global.writeAction("bgt X25 X16 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    phase1_bin_size_cache__broadcast_global.writeAction("andi X27 X16 2047")
    phase1_bin_size_cache__broadcast_global.writeAction("beqi X16 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    phase1_bin_size_cache__broadcast_global.writeAction("addi X25 X25 1")
    phase1_bin_size_cache__broadcast_global.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    phase1_bin_size_cache__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 512")
    phase1_bin_size_cache__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    phase1_bin_size_cache__broadcast_global.writeAction("evlb X28 phase1_bin_size_cache__broadcast_node")
    phase1_bin_size_cache__broadcast_global.writeAction("mov_imm2reg X17 0")
    phase1_bin_size_cache__broadcast_global.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X17 X16 11")
    phase1_bin_size_cache__broadcast_global.writeAction("add X0 X16 X16")
    phase1_bin_size_cache__broadcast_global.writeAction("ev X28 X28 X16 X16 8")
    phase1_bin_size_cache__broadcast_global.writeAction("sendops_wret X28 phase1_bin_size_cache__broadcast_global_fin X8 8 X16")
    phase1_bin_size_cache__broadcast_global.writeAction("addi X17 X17 1")
    phase1_bin_size_cache__broadcast_global.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    phase1_bin_size_cache__broadcast_global.writeAction("mov_imm2reg X26 0")
    phase1_bin_size_cache__broadcast_global.writeAction("yield")

    ## phase1_bin_size_cache__broadcast_node
    phase1_bin_size_cache__broadcast_node = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_node")
    phase1_bin_size_cache__broadcast_node.writeAction("addi X1 X29 0")
    phase1_bin_size_cache__broadcast_node.writeAction("sri X8 X25 6")
    phase1_bin_size_cache__broadcast_node.writeAction("movir X16 32")
    phase1_bin_size_cache__broadcast_node.writeAction("bgt X25 X16 GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero")
    phase1_bin_size_cache__broadcast_node.writeAction("andi X8 X16 63")
    phase1_bin_size_cache__broadcast_node.writeAction("beqi X16 0 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    phase1_bin_size_cache__broadcast_node.writeAction("addi X25 X25 1")
    phase1_bin_size_cache__broadcast_node.writeAction("jmp GenKMerCntMSREFA_lzndn_modular_eq_zero")
    phase1_bin_size_cache__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_max_child_modular_eq_zero: mov_imm2reg X25 32")
    phase1_bin_size_cache__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    phase1_bin_size_cache__broadcast_node.writeAction("evlb X28 phase1_bin_size_cache__broadcast_ud")
    phase1_bin_size_cache__broadcast_node.writeAction("mov_imm2reg X17 0")
    phase1_bin_size_cache__broadcast_node.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: lshift X17 X16 6")
    phase1_bin_size_cache__broadcast_node.writeAction("add X0 X16 X16")
    phase1_bin_size_cache__broadcast_node.writeAction("ev X28 X28 X16 X16 8")
    phase1_bin_size_cache__broadcast_node.writeAction("sendops_wret X28 phase1_bin_size_cache__broadcast_node_fin X8 8 X16")
    phase1_bin_size_cache__broadcast_node.writeAction("addi X17 X17 1")
    phase1_bin_size_cache__broadcast_node.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    phase1_bin_size_cache__broadcast_node.writeAction("mov_imm2reg X26 0")
    phase1_bin_size_cache__broadcast_node.writeAction("yield")

    ## phase1_bin_size_cache__broadcast_ud
    phase1_bin_size_cache__broadcast_ud = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_ud")
    phase1_bin_size_cache__broadcast_ud.writeAction("addi X1 X29 0")
    phase1_bin_size_cache__broadcast_ud.writeAction("movir X25 64")
    phase1_bin_size_cache__broadcast_ud.writeAction("bgt X8 X25 GenKMerCntMSREFA_lzndn_modular_eq_zero")
    phase1_bin_size_cache__broadcast_ud.writeAction("addi X8 X25 0")
    phase1_bin_size_cache__broadcast_ud.writeAction("GenKMerCntMSREFA_lzndn_modular_eq_zero: evi X2 X28 255 4")
    phase1_bin_size_cache__broadcast_ud.writeAction("ev X28 X28 X9 X9 1")
    phase1_bin_size_cache__broadcast_ud.writeAction("mov_imm2reg X17 0")
    phase1_bin_size_cache__broadcast_ud.writeAction("GenKMerCntMSREFA_lzndn_broadcast_loop: add X0 X17 X16")
    phase1_bin_size_cache__broadcast_ud.writeAction("ev X28 X28 X16 X16 8")
    phase1_bin_size_cache__broadcast_ud.writeAction("sendops_wret X28 phase1_bin_size_cache__broadcast_ud_fin X10 6 X16")
    phase1_bin_size_cache__broadcast_ud.writeAction("addi X17 X17 1")
    phase1_bin_size_cache__broadcast_ud.writeAction("blt X17 X25 GenKMerCntMSREFA_lzndn_broadcast_loop")
    phase1_bin_size_cache__broadcast_ud.writeAction("mov_imm2reg X26 0")
    phase1_bin_size_cache__broadcast_ud.writeAction("yield")

    ## phase1_bin_size_cache__broadcast_ud_fin
    phase1_bin_size_cache__broadcast_ud_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_ud_fin")
    phase1_bin_size_cache__broadcast_ud_fin.writeAction("addi X26 X26 1")
    phase1_bin_size_cache__broadcast_ud_fin.writeAction("blt X26 X25 GenKMerCntMSREFA_lzndn_continue")
    phase1_bin_size_cache__broadcast_ud_fin.writeAction("sendr_reply X0 X2 X16")
    phase1_bin_size_cache__broadcast_ud_fin.writeAction("yield_terminate")
    phase1_bin_size_cache__broadcast_ud_fin.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## phase1_bin_size_cache__broadcast_node_fin
    phase1_bin_size_cache__broadcast_node_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_node_fin")
    phase1_bin_size_cache__broadcast_node_fin.writeAction("addi X26 X26 1")
    phase1_bin_size_cache__broadcast_node_fin.writeAction("blt X26 X25 GenKMerCntMSREFA_lzndn_continue")
    phase1_bin_size_cache__broadcast_node_fin.writeAction("sendr_reply X0 X2 X16")
    phase1_bin_size_cache__broadcast_node_fin.writeAction("yield_terminate")
    phase1_bin_size_cache__broadcast_node_fin.writeAction("GenKMerCntMSREFA_lzndn_continue: yield")

    ## phase1_bin_size_cache__broadcast_global_fin
    phase1_bin_size_cache__broadcast_global_fin = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_global_fin")
    phase1_bin_size_cache__broadcast_global_fin.writeAction("addi X26 X26 1")
    phase1_bin_size_cache__broadcast_global_fin.writeAction("beq X26 X25 GenKMerCntMSREFA_lzndn_global_bcst_finish")
    phase1_bin_size_cache__broadcast_global_fin.writeAction("yield")
    phase1_bin_size_cache__broadcast_global_fin.writeAction("GenKMerCntMSREFA_lzndn_global_bcst_finish: sendr_reply X0 X2 X16")
    phase1_bin_size_cache__broadcast_global_fin.writeAction("yieldt")

    ## phase1_bin_size_cache__broadcast_value_to_scratchpad
    phase1_bin_size_cache__broadcast_value_to_scratchpad = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__broadcast_value_to_scratchpad")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("sri X8 X16 32")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("add X7 X16 X16")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("andi X8 X17 15")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("bcpyol X9 X16 X17")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("sendr_reply X1 X2 X16")
    phase1_bin_size_cache__broadcast_value_to_scratchpad.writeAction("yieldt")

    ## phase1_bin_size_cache__cache_init
    phase1_bin_size_cache__cache_init = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__cache_init")
    phase1_bin_size_cache__cache_init.writeAction("addi X1 X16 0")
    phase1_bin_size_cache__cache_init.writeAction("addi X2 X19 0")
    phase1_bin_size_cache__cache_init.writeAction("evlb X19 phase1_bin_size_cache____cache_init_finish")
    phase1_bin_size_cache__cache_init.writeAction("evi X2 X20 255 4")
    phase1_bin_size_cache__cache_init.writeAction("evlb X20 phase1_bin_size_cache__broadcast_global")
    phase1_bin_size_cache__cache_init.writeAction("addi X7 X17 1472")
    phase1_bin_size_cache__cache_init.writeAction("movrl X8 0(X17) 0 8")
    phase1_bin_size_cache__cache_init.writeAction("addi X2 X18 0")
    phase1_bin_size_cache__cache_init.writeAction("evlb X18 phase1_bin_size_cache____cache_init_lane")
    phase1_bin_size_cache__cache_init.writeAction("movrl X18 8(X17) 0 8")
    phase1_bin_size_cache__cache_init.writeAction("movrl X8  16(X17) 0 8")
    phase1_bin_size_cache__cache_init.writeAction("movrl X0  24(X17) 0 8")
    phase1_bin_size_cache__cache_init.writeAction("addi X17 X21 32")
    phase1_bin_size_cache__cache_init.writeAction("bcpyoli X9 X21 2")
    phase1_bin_size_cache__cache_init.writeAction("send_wcont X20 X19 X17 8")
    phase1_bin_size_cache__cache_init.writeAction("yield")

    ## phase1_bin_size_cache____cache_init_lane
    phase1_bin_size_cache____cache_init_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_init_lane")
    phase1_bin_size_cache____cache_init_lane.writeAction("addi X7 X20 1536")
    phase1_bin_size_cache____cache_init_lane.writeAction("subi X8 X21 1")
    phase1_bin_size_cache____cache_init_lane.writeAction("movrl X21 0(X20) 0 8")
    phase1_bin_size_cache____cache_init_lane.writeAction("addi X7 X20 1544")
    phase1_bin_size_cache____cache_init_lane.writeAction("movrl X9 0(X20) 0 8")
    phase1_bin_size_cache____cache_init_lane.writeAction("addi X7 X20 1552")
    phase1_bin_size_cache____cache_init_lane.writeAction("bcpyoli X10 X20 2")
    phase1_bin_size_cache____cache_init_lane.writeAction("movir X16 -1")
    phase1_bin_size_cache____cache_init_lane.writeAction("movir X19 64")
    phase1_bin_size_cache____cache_init_lane.writeAction("addi X7 X17 20256")
    phase1_bin_size_cache____cache_init_lane.writeAction("mov_imm2reg X18 0")
    phase1_bin_size_cache____cache_init_lane.writeAction("GenKMerCntMSREFA_lzndn_init_cache_loop: movwrl X16 X17(X18,1,1)")
    phase1_bin_size_cache____cache_init_lane.writeAction("blt X18 X19 GenKMerCntMSREFA_lzndn_init_cache_loop")
    phase1_bin_size_cache____cache_init_lane.writeAction("sendr_reply X0 X16 X17")
    phase1_bin_size_cache____cache_init_lane.writeAction("yield_terminate")

    ## phase1_bin_size_cache____cache_init_finish
    phase1_bin_size_cache____cache_init_finish = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_init_finish")
    phase1_bin_size_cache____cache_init_finish.writeAction("sendr_wcont X16 X2 X8 X17")
    phase1_bin_size_cache____cache_init_finish.writeAction("yieldt")

    ## phase1_bin_size_cache__cache_get
    phase1_bin_size_cache__cache_get = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__cache_get")
    phase1_bin_size_cache__cache_get.writeAction("addi X7 X16 1536")
    phase1_bin_size_cache__cache_get.writeAction("movlr 0(X16) X17 0 8")
    phase1_bin_size_cache__cache_get.writeAction("movlr  8(X16) X19 0 8")
    phase1_bin_size_cache__cache_get.writeAction("movir X18 0")
    phase1_bin_size_cache__cache_get.writeAction("hash X8 X18")
    phase1_bin_size_cache__cache_get.writeAction("and X18 X17 X18")
    phase1_bin_size_cache__cache_get.writeAction("add X18 X19 X18")
    phase1_bin_size_cache__cache_get.writeAction("evi X2 X31 255 4")
    phase1_bin_size_cache__cache_get.writeAction("evlb X31 phase1_bin_size_cache____cache_get")
    phase1_bin_size_cache__cache_get.writeAction("ev X31  X31  X18 X18 8")
    phase1_bin_size_cache__cache_get.writeAction("sendops_wcont X31 X1 X8 2")
    phase1_bin_size_cache__cache_get.writeAction("yieldt")

    ## phase1_bin_size_cache____cache_get
    phase1_bin_size_cache____cache_get = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_get")
    phase1_bin_size_cache____cache_get.writeAction("movir X23 64")
    phase1_bin_size_cache____cache_get.writeAction("mod X8 X23 X19")
    phase1_bin_size_cache____cache_get.writeAction("muli X19 X16 16")
    phase1_bin_size_cache____cache_get.writeAction("add X7 X16 X16")
    phase1_bin_size_cache____cache_get.writeAction("addi X16 X16 20256")
    phase1_bin_size_cache____cache_get.writeAction("movlr 0(X16) X17 0 8")
    phase1_bin_size_cache____cache_get.writeAction("sri X17 X23 63")
    phase1_bin_size_cache____cache_get.writeAction("beqi X23 0 GenKMerCntMSREFA_lzndn_cache_active_miss")
    phase1_bin_size_cache____cache_get.writeAction("movir X19 1")
    phase1_bin_size_cache____cache_get.writeAction("sli X19 X19 63")
    phase1_bin_size_cache____cache_get.writeAction("add X19 X8 X19")
    phase1_bin_size_cache____cache_get.writeAction("beq X19 X17 GenKMerCntMSREFA_lzndn_cache_get_hit")
    phase1_bin_size_cache____cache_get.writeAction("jmp GenKMerCntMSREFA_lzndn_cache_get_miss")
    phase1_bin_size_cache____cache_get.writeAction("GenKMerCntMSREFA_lzndn_cache_active_miss: evi X2 X31 255 4")
    phase1_bin_size_cache____cache_get.writeAction("sendops_wcont X31 X1 X8 2")
    phase1_bin_size_cache____cache_get.writeAction("yieldt")
    phase1_bin_size_cache____cache_get.writeAction("GenKMerCntMSREFA_lzndn_cache_get_hit: move X8 0(X16) 0 8")
    phase1_bin_size_cache____cache_get.writeAction("movir X31 -1")
    phase1_bin_size_cache____cache_get.writeAction("sri X31 X31 1")
    phase1_bin_size_cache____cache_get.writeAction("send_wcont X1 X31 X16 2")
    phase1_bin_size_cache____cache_get.writeAction("move X19 0(X16) 0 8")
    phase1_bin_size_cache____cache_get.writeAction("yieldt")
    phase1_bin_size_cache____cache_get.writeAction("GenKMerCntMSREFA_lzndn_cache_get_miss: addi X2 X31 0")
    phase1_bin_size_cache____cache_get.writeAction("evlb X31 phase1_bin_size_cache____cache_get_return")
    phase1_bin_size_cache____cache_get.writeAction("movir X24 1552")
    phase1_bin_size_cache____cache_get.writeAction("add X7 X24 X24")
    phase1_bin_size_cache____cache_get.writeAction("movlr 0(X24) X23 0 8")
    phase1_bin_size_cache____cache_get.writeAction("lshift X8 X24 3")
    phase1_bin_size_cache____cache_get.writeAction("add X24 X23 X23")
    phase1_bin_size_cache____cache_get.writeAction("send_dmlm_ld X23 X31 1")
    phase1_bin_size_cache____cache_get.writeAction("addi X8 X21 0")
    phase1_bin_size_cache____cache_get.writeAction("addi X1 X20 0")
    phase1_bin_size_cache____cache_get.writeAction("yield")

    ## phase1_bin_size_cache____cache_get_return
    phase1_bin_size_cache____cache_get_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_get_return")
    phase1_bin_size_cache____cache_get_return.writeAction("movlr 0(X16) X17 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("beqi X17 -1 GenKMerCntMSREFA_lzndn_skip_flush")
    phase1_bin_size_cache____cache_get_return.writeAction("sri X17 X23 63")
    phase1_bin_size_cache____cache_get_return.writeAction("beqi X23 0 GenKMerCntMSREFA_lzndn_cache_occupied")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X19 0")
    phase1_bin_size_cache____cache_get_return.writeAction("sli X17 X17 1")
    phase1_bin_size_cache____cache_get_return.writeAction("sri X17 X17 1")
    phase1_bin_size_cache____cache_get_return.writeAction("addi X16 X16 8")
    phase1_bin_size_cache____cache_get_return.writeAction("addi X7 X18 1472")
    phase1_bin_size_cache____cache_get_return.writeAction("addi X2 X31 0")
    phase1_bin_size_cache____cache_get_return.writeAction("evlb X31 phase1_bin_size_cache____cache_get_flush_ack")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X24 1552")
    phase1_bin_size_cache____cache_get_return.writeAction("add X7 X24 X24")
    phase1_bin_size_cache____cache_get_return.writeAction("movlr 0(X24) X23 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("lshift X17 X24 3")
    phase1_bin_size_cache____cache_get_return.writeAction("add X24 X23 X23")
    phase1_bin_size_cache____cache_get_return.writeAction("send_dmlm X23 X31 X16 1")
    phase1_bin_size_cache____cache_get_return.writeAction("addi X16 X16 8")
    phase1_bin_size_cache____cache_get_return.writeAction("addi X19 X19 1")
    phase1_bin_size_cache____cache_get_return.writeAction("subi X16 X16 16")
    phase1_bin_size_cache____cache_get_return.writeAction("movrl X21 0(X16) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("movrl X8 8(X16) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("yield")
    phase1_bin_size_cache____cache_get_return.writeAction("GenKMerCntMSREFA_lzndn_skip_flush: movrl X21 0(X16) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("movrl X8 8(X16) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X31 -1")
    phase1_bin_size_cache____cache_get_return.writeAction("sri X31 X31 1")
    phase1_bin_size_cache____cache_get_return.writeAction("send_wcont X20 X31 X16 2")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X19 1")
    phase1_bin_size_cache____cache_get_return.writeAction("sli X19 X19 63")
    phase1_bin_size_cache____cache_get_return.writeAction("add X19 X21 X19")
    phase1_bin_size_cache____cache_get_return.writeAction("move X19 0(X16) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("yieldt")
    phase1_bin_size_cache____cache_get_return.writeAction("GenKMerCntMSREFA_lzndn_cache_occupied: addi X7 X18 1472")
    phase1_bin_size_cache____cache_get_return.writeAction("movrl X21 0(X18) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("move X8 8(X18) 0 8")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X31 -1")
    phase1_bin_size_cache____cache_get_return.writeAction("sri X31 X31 1")
    phase1_bin_size_cache____cache_get_return.writeAction("send_wcont X20 X31 X18 2")
    phase1_bin_size_cache____cache_get_return.writeAction("yieldt")
    phase1_bin_size_cache____cache_get_return.writeAction("GenKMerCntMSREFA_lzndn_get_fail: movir X23 -1")
    phase1_bin_size_cache____cache_get_return.writeAction("movir X31 -1")
    phase1_bin_size_cache____cache_get_return.writeAction("sri X31 X31 1")
    phase1_bin_size_cache____cache_get_return.writeAction("sendr_wcont X20 X31 X23 X17")
    phase1_bin_size_cache____cache_get_return.writeAction("yieldt")

    ## phase1_bin_size_cache____cache_get_flush_ack
    phase1_bin_size_cache____cache_get_flush_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_get_flush_ack")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("subi X19 X19 1")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("bgti X19 0 GenKMerCntMSREFA_lzndn_continue")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("movir X31 -1")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("sri X31 X31 1")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("send_wcont X20 X31 X16 2")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("movir X19 1")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("sli X19 X19 63")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("add X19 X21 X19")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("move X19 0(X16) 0 8")
    phase1_bin_size_cache____cache_get_flush_ack.writeAction("GenKMerCntMSREFA_lzndn_continue: yieldt")

    ## phase1_bin_size_cache__cache_combine_value
    phase1_bin_size_cache__cache_combine_value = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__cache_combine_value")
    phase1_bin_size_cache__cache_combine_value.writeAction("addi X7 X16 1536")
    phase1_bin_size_cache__cache_combine_value.writeAction("movlr 0(X16) X17 0 8")
    phase1_bin_size_cache__cache_combine_value.writeAction("movlr 8(X16) X19 0 8")
    phase1_bin_size_cache__cache_combine_value.writeAction("movir X18 0")
    phase1_bin_size_cache__cache_combine_value.writeAction("hash X8 X18")
    phase1_bin_size_cache__cache_combine_value.writeAction("and X18 X17 X18")
    phase1_bin_size_cache__cache_combine_value.writeAction("add X18 X19 X18")
    phase1_bin_size_cache__cache_combine_value.writeAction("evi X2 X31 255 4")
    phase1_bin_size_cache__cache_combine_value.writeAction("evlb X31 phase1_bin_size_cache____cache_combine_value")
    phase1_bin_size_cache__cache_combine_value.writeAction("ev X31  X31  X18 X18 8")
    phase1_bin_size_cache__cache_combine_value.writeAction("sendops_wcont X31 X1 X8 2")
    phase1_bin_size_cache__cache_combine_value.writeAction("yieldt")

    ## phase1_bin_size_cache____cache_combine_value
    phase1_bin_size_cache____cache_combine_value = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_combine_value")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X22 64")
    phase1_bin_size_cache____cache_combine_value.writeAction("mod X8 X22 X22")
    phase1_bin_size_cache____cache_combine_value.writeAction("muli X22 X16 16")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X7 X16 X16")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X16 X16 20256")
    phase1_bin_size_cache____cache_combine_value.writeAction("movlr 0(X16) X17 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("sri X17 X24 63")
    phase1_bin_size_cache____cache_combine_value.writeAction("beqi X24 0 GenKMerCntMSREFA_lzndn_cache_occupied")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X22 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("sli X22 X22 63")
    phase1_bin_size_cache____cache_combine_value.writeAction("or X22 X8 X25")
    phase1_bin_size_cache____cache_combine_value.writeAction("beq X25 X17 GenKMerCntMSREFA_lzndn_cache_hit")
    phase1_bin_size_cache____cache_combine_value.writeAction("jmp GenKMerCntMSREFA_lzndn_cache_evict")
    phase1_bin_size_cache____cache_combine_value.writeAction("GenKMerCntMSREFA_lzndn_cache_occupied: evi X2 X21 255 4")
    phase1_bin_size_cache____cache_combine_value.writeAction("sendops_wcont X21 X1 X8 2")
    phase1_bin_size_cache____cache_combine_value.writeAction("yieldt")
    phase1_bin_size_cache____cache_combine_value.writeAction("GenKMerCntMSREFA_lzndn_cache_hit: move 8(X16) X23 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X9 X23 X23")
    phase1_bin_size_cache____cache_combine_value.writeAction("movrl X23 8(X16) 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("movrl X8 0(X16) 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X21 -1")
    phase1_bin_size_cache____cache_combine_value.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("send_wcont X1 X21 X16 2 ")
    phase1_bin_size_cache____cache_combine_value.writeAction("movrl X17 0(X16) 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("yieldt")
    phase1_bin_size_cache____cache_combine_value.writeAction("GenKMerCntMSREFA_lzndn_cache_evict: movrl X8 0(X16) 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X19 0")
    phase1_bin_size_cache____cache_combine_value.writeAction("beqi X17 -1 GenKMerCntMSREFA_lzndn_skip_flush")
    phase1_bin_size_cache____cache_combine_value.writeAction("sub X17 X22 X17")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X16 X23 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X7 X18 1472")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X2 X21 0")
    phase1_bin_size_cache____cache_combine_value.writeAction("evlb X21 phase1_bin_size_cache____combine_value_put_pair_ack")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X25 1552")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X7 X25 X25")
    phase1_bin_size_cache____cache_combine_value.writeAction("movlr 0(X25) X24 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("lshift X17 X25 3")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X25 X24 X24")
    phase1_bin_size_cache____cache_combine_value.writeAction("send_dmlm X24 X21 X23 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X23 X23 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X19 X19 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("GenKMerCntMSREFA_lzndn_skip_flush: addi X2 X21 0")
    phase1_bin_size_cache____cache_combine_value.writeAction("evlb X21 phase1_bin_size_cache____combine_value_get_return")
    phase1_bin_size_cache____cache_combine_value.writeAction("movir X25 1552")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X7 X25 X25")
    phase1_bin_size_cache____cache_combine_value.writeAction("movlr 0(X25) X24 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("lshift X8 X25 3")
    phase1_bin_size_cache____cache_combine_value.writeAction("add X25 X24 X24")
    phase1_bin_size_cache____cache_combine_value.writeAction("send_dmlm_ld X24 X21 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("move X9 8(X16) 0 8")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X8 X17 0")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X1 X20 0")
    phase1_bin_size_cache____cache_combine_value.writeAction("addi X19 X19 1")
    phase1_bin_size_cache____cache_combine_value.writeAction("yield")
    phase1_bin_size_cache____cache_combine_value.writeAction("GenKMerCntMSREFA_lzndn_combine_fail: movir X24 -1")
    phase1_bin_size_cache____cache_combine_value.writeAction("sendr_reply X24 X8 X25")
    phase1_bin_size_cache____cache_combine_value.writeAction("yieldt")

    ## phase1_bin_size_cache____combine_value_get_return
    phase1_bin_size_cache____combine_value_get_return = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____combine_value_get_return")
    phase1_bin_size_cache____combine_value_get_return.writeAction("movlr 8(X16) X23 0 8")
    phase1_bin_size_cache____combine_value_get_return.writeAction("add X23 X8 X23")
    phase1_bin_size_cache____combine_value_get_return.writeAction("movrl X23 8(X16) 0 8")
    phase1_bin_size_cache____combine_value_get_return.writeAction("GenKMerCntMSREFA_lzndn_get_fail: subi X19 X19 1")
    phase1_bin_size_cache____combine_value_get_return.writeAction("beqi X19 0 GenKMerCntMSREFA_lzndn_finish_write_back")
    phase1_bin_size_cache____combine_value_get_return.writeAction("yield")
    phase1_bin_size_cache____combine_value_get_return.writeAction("GenKMerCntMSREFA_lzndn_finish_write_back: movir X22 1")
    phase1_bin_size_cache____combine_value_get_return.writeAction("sli X22 X22 63")
    phase1_bin_size_cache____combine_value_get_return.writeAction("or X22 X17 X17")
    phase1_bin_size_cache____combine_value_get_return.writeAction("movir X21 -1")
    phase1_bin_size_cache____combine_value_get_return.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____combine_value_get_return.writeAction("send_wcont X20 X21 X16 2 ")
    phase1_bin_size_cache____combine_value_get_return.writeAction("movrl X17 0(X16) 0 8")
    phase1_bin_size_cache____combine_value_get_return.writeAction("yieldt")
    phase1_bin_size_cache____combine_value_get_return.writeAction("GenKMerCntMSREFA_lzndn_combine_fail: movir X24 -1")
    phase1_bin_size_cache____combine_value_get_return.writeAction("sendr_wcont X1 X2 X24 X17")
    phase1_bin_size_cache____combine_value_get_return.writeAction("yieldt")

    ## phase1_bin_size_cache____combine_value_put_pair_ack
    phase1_bin_size_cache____combine_value_put_pair_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____combine_value_put_pair_ack")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("subi X19 X19 1")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("beqi X19 0 GenKMerCntMSREFA_lzndn_finish_write_back")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("yield")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("GenKMerCntMSREFA_lzndn_finish_write_back: movir X22 1")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("sli X22 X22 63")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("movir X21 -1")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("send_wcont X20 X21 X16 2")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("or X22 X17 X17")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("movrl X17 0(X16) 0 8")
    phase1_bin_size_cache____combine_value_put_pair_ack.writeAction("yieldt")

    ## phase1_bin_size_cache__cache_flush
    phase1_bin_size_cache__cache_flush = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache__cache_flush")
    phase1_bin_size_cache__cache_flush.writeAction("addi X1 X16 0")
    phase1_bin_size_cache__cache_flush.writeAction("addi X2 X19 0")
    phase1_bin_size_cache__cache_flush.writeAction("movlr 1544(X7) X23 0 8")
    phase1_bin_size_cache__cache_flush.writeAction("movlr 1536(X7) X22 0 8")
    phase1_bin_size_cache__cache_flush.writeAction("addi X22 X22 1")
    phase1_bin_size_cache__cache_flush.writeAction("evlb X19 phase1_bin_size_cache____cache_flush_ack")
    phase1_bin_size_cache__cache_flush.writeAction("evi X2 X20 255 4")
    phase1_bin_size_cache__cache_flush.writeAction("evlb X20 phase1_bin_size_cache__broadcast_global")
    phase1_bin_size_cache__cache_flush.writeAction("addi X7 X17 1472")
    phase1_bin_size_cache__cache_flush.writeAction("movrl X22 0(X17) 0 8")
    phase1_bin_size_cache__cache_flush.writeAction("addi X2 X18 0")
    phase1_bin_size_cache__cache_flush.writeAction("evlb X18 phase1_bin_size_cache____cache_flush_lane")
    phase1_bin_size_cache__cache_flush.writeAction("movrl X18 8(X17) 0 8")
    phase1_bin_size_cache__cache_flush.writeAction("send_wcont X20 X19 X17 8")
    phase1_bin_size_cache__cache_flush.writeAction("yield")

    ## phase1_bin_size_cache____cache_flush_lane
    phase1_bin_size_cache____cache_flush_lane = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_flush_lane")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X1 X17 0")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X7 X20 20256")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movir X16 64")
    phase1_bin_size_cache____cache_flush_lane.writeAction("muli X16 X16 16")
    phase1_bin_size_cache____cache_flush_lane.writeAction("add X16 X20 X16")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movir X19 0")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movir X22 -1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X2 X23 0")
    phase1_bin_size_cache____cache_flush_lane.writeAction("evlb X23 phase1_bin_size_cache____cache_flush_lane_ack")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X7 X18 1472")
    phase1_bin_size_cache____cache_flush_lane.writeAction("GenKMerCntMSREFA_lzndn_flush_loop: bge X20 X16 GenKMerCntMSREFA_lzndn_break_flush_loop")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movlr 0(X20) X21 0 8")
    phase1_bin_size_cache____cache_flush_lane.writeAction("beq X21 X22 GenKMerCntMSREFA_lzndn_continue_flush_loop")
    phase1_bin_size_cache____cache_flush_lane.writeAction("sli X21 X21 1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X20 X20 8")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movir X25 1552")
    phase1_bin_size_cache____cache_flush_lane.writeAction("add X7 X25 X25")
    phase1_bin_size_cache____cache_flush_lane.writeAction("movlr 0(X25) X24 0 8")
    phase1_bin_size_cache____cache_flush_lane.writeAction("lshift X21 X25 3")
    phase1_bin_size_cache____cache_flush_lane.writeAction("add X25 X24 X24")
    phase1_bin_size_cache____cache_flush_lane.writeAction("send_dmlm X24 X23 X20 1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X20 X20 8")
    phase1_bin_size_cache____cache_flush_lane.writeAction("addi X19 X19 1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("jmp GenKMerCntMSREFA_lzndn_flush_loop")
    phase1_bin_size_cache____cache_flush_lane.writeAction("GenKMerCntMSREFA_lzndn_continue_flush_loop: addi X20 X20 16")
    phase1_bin_size_cache____cache_flush_lane.writeAction("jmp GenKMerCntMSREFA_lzndn_flush_loop")
    phase1_bin_size_cache____cache_flush_lane.writeAction("GenKMerCntMSREFA_lzndn_break_flush_loop: beqi X19 0 GenKMerCntMSREFA_lzndn_empty_cache")
    phase1_bin_size_cache____cache_flush_lane.writeAction("yield")
    phase1_bin_size_cache____cache_flush_lane.writeAction("GenKMerCntMSREFA_lzndn_empty_cache: movir X21 -1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____cache_flush_lane.writeAction("sendr_wcont X17 X21 X2 X16 ")
    phase1_bin_size_cache____cache_flush_lane.writeAction("yieldt")

    ## phase1_bin_size_cache____cache_flush_lane_ack
    phase1_bin_size_cache____cache_flush_lane_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_flush_lane_ack")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("subi X19 X19 1")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("bnei X19 0 GenKMerCntMSREFA_lzndn_continue_flush_loop")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("movir X21 -1")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("sri X21 X21 1")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("sendr_wcont X17 X21 X2 X16 ")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("yieldt")
    phase1_bin_size_cache____cache_flush_lane_ack.writeAction("GenKMerCntMSREFA_lzndn_continue_flush_loop: yield")

    ## phase1_bin_size_cache____cache_flush_ack
    phase1_bin_size_cache____cache_flush_ack = init_null_state.writeTransition("eventCarry", init_null_state, init_null_state, "phase1_bin_size_cache____cache_flush_ack")
    phase1_bin_size_cache____cache_flush_ack.writeAction("movir X20 -1")
    phase1_bin_size_cache____cache_flush_ack.writeAction("sri X20 X20 1")
    phase1_bin_size_cache____cache_flush_ack.writeAction("sendr_wcont X16 X20 X22 X22")
    phase1_bin_size_cache____cache_flush_ack.writeAction("yieldt")