Analysis & Synthesis report for Lab3_VGA
Wed Oct 18 22:38:07 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0|altsyncram_siv:auto_generated
 16. Source assignments for my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0|altsyncram_tiv:auto_generated
 17. Source assignments for my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0|altsyncram_uiv:auto_generated
 18. Source assignments for my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0|altsyncram_viv:auto_generated
 19. Source assignments for my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0|altsyncram_0jv:auto_generated
 20. Source assignments for my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0|altsyncram_1jv:auto_generated
 21. Source assignments for my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0|altsyncram_2jv:auto_generated
 22. Source assignments for my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0|altsyncram_3jv:auto_generated
 23. Source assignments for my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0|altsyncram_4jv:auto_generated
 24. Source assignments for my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0|altsyncram_5jv:auto_generated
 25. Source assignments for my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0|altsyncram_dkv:auto_generated
 26. Source assignments for my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0|altsyncram_ekv:auto_generated
 27. Parameter Settings for User Entity Instance: group_no:i_GrNo
 28. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0
 29. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0
 30. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0
 31. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0
 32. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0
 33. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0
 34. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0
 35. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0
 36. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0
 37. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0
 38. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0
 39. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0
 40. Parameter Settings for Inferred Entity Instance: Balance_Control:inst1|lpm_mult:Mult1
 41. Parameter Settings for Inferred Entity Instance: Balance_Control:inst1|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: Screen_gen:inst3|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: Volume_Control:inst5|lpm_mult:Mult1
 44. Parameter Settings for Inferred Entity Instance: Volume_Control:inst5|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a_sharp|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a|lpm_mult:Mult0
 48. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_b|lpm_mult:Mult0
 49. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_e|lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f_sharp|lpm_mult:Mult0
 51. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c|lpm_mult:Mult0
 52. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d|lpm_mult:Mult0
 53. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f|lpm_mult:Mult0
 54. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g|lpm_mult:Mult0
 55. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c_sharp|lpm_mult:Mult0
 56. Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d_sharp|lpm_mult:Mult0
 57. altsyncram Parameter Settings by Entity Instance
 58. lpm_mult Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_b"
 60. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_a_sharp"
 61. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_a"
 62. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_g_sharp"
 63. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_g"
 64. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_f_sharp"
 65. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_f"
 66. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_e"
 67. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_d_sharp"
 68. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_d"
 69. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_c_sharp"
 70. Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_c"
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 18 22:38:07 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Lab3_VGA                                         ;
; Top-level Entity Name              ; VGA_contr                                        ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 1,769                                            ;
;     Total combinational functions  ; 1,623                                            ;
;     Dedicated logic registers      ; 838                                              ;
; Total registers                    ; 838                                              ;
; Total pins                         ; 94                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 19,200                                           ;
; Embedded Multiplier 9-bit elements ; 32                                               ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; VGA_contr          ; Lab3_VGA           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; mux_egen.vhd                     ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/mux_egen.vhd                                 ;         ;
; channel_mod.vhd                  ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/channel_mod.vhd                              ;         ;
; ctrl.vhd                         ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/ctrl.vhd                                     ;         ;
; Lab2_KB.vhd                      ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/Lab2_KB.vhd                                  ;         ;
; VGA_contr.bdf                    ; yes             ; User Block Diagram/Schematic File  ; X:/Ny-tsiu03/Project/MAGHK/VGA_contr.bdf                                ;         ;
; ce_gen.vhd                       ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/ce_gen.vhd                                   ;         ;
; pixelcounter.vhd                 ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/pixelcounter.vhd                             ;         ;
; hs_gen.vhd                       ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/hs_gen.vhd                                   ;         ;
; linecounter.vhd                  ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/linecounter.vhd                              ;         ;
; vs_gen.vhd                       ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/vs_gen.vhd                                   ;         ;
; RAM_control.vhd                  ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/RAM_control.vhd                              ;         ;
; blank_gen.vhd                    ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/blank_gen.vhd                                ;         ;
; pixel_reg.vhd                    ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/pixel_reg.vhd                                ;         ;
; RGB_gen.vhd                      ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/RGB_gen.vhd                                  ;         ;
; group_no.vhd                     ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/group_no.vhd                                 ;         ;
; screen_gen.vhd                   ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/screen_gen.vhd                               ;         ;
; balance_control.vhd              ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/balance_control.vhd                          ;         ;
; my_fancy_application.vhd         ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/my_fancy_application.vhd                     ;         ;
; SndDriver.vhd                    ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/SndDriver.vhd                                ;         ;
; output_files/Volume_control.vhd  ; yes             ; User VHDL File                     ; X:/Ny-tsiu03/Project/MAGHK/output_files/Volume_control.vhd              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_siv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_siv.tdf                        ;         ;
; db/altsyncram_tiv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_tiv.tdf                        ;         ;
; db/altsyncram_uiv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_uiv.tdf                        ;         ;
; db/altsyncram_viv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_viv.tdf                        ;         ;
; db/altsyncram_0jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_0jv.tdf                        ;         ;
; db/altsyncram_1jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_1jv.tdf                        ;         ;
; db/altsyncram_2jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_2jv.tdf                        ;         ;
; db/altsyncram_3jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_3jv.tdf                        ;         ;
; db/altsyncram_4jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_4jv.tdf                        ;         ;
; db/altsyncram_5jv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_5jv.tdf                        ;         ;
; db/altsyncram_dkv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_dkv.tdf                        ;         ;
; db/altsyncram_ekv.tdf            ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/altsyncram_ekv.tdf                        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_36t.tdf                  ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/mult_36t.tdf                              ;         ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf          ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc           ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc          ;         ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc           ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc          ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc        ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc      ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc    ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf          ;         ;
; db/mult_mbt.tdf                  ; yes             ; Auto-Generated Megafunction        ; X:/Ny-tsiu03/Project/MAGHK/db/mult_mbt.tdf                              ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,769          ;
;                                             ;                ;
; Total combinational functions               ; 1623           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 306            ;
;     -- 3 input functions                    ; 619            ;
;     -- <=2 input functions                  ; 698            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 853            ;
;     -- arithmetic mode                      ; 770            ;
;                                             ;                ;
; Total registers                             ; 838            ;
;     -- Dedicated logic registers            ; 838            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 94             ;
; Total memory bits                           ; 19200          ;
; Embedded Multiplier 9-bit elements          ; 32             ;
; Maximum fan-out node                        ; fpga_clk~input ;
; Maximum fan-out                             ; 1138           ;
; Total fan-out                               ; 9335           ;
; Average fan-out                             ; 3.13           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |VGA_contr                                  ; 1623 (3)          ; 838 (9)      ; 19200       ; 32           ; 0       ; 16        ; 94   ; 0            ; |VGA_contr                                                                                                  ; work         ;
;    |Balance_Control:inst1|                  ; 48 (48)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |VGA_contr|Balance_Control:inst1                                                                            ; work         ;
;       |lpm_mult:Mult0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Balance_Control:inst1|lpm_mult:Mult0                                                             ; work         ;
;          |mult_36t:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Balance_Control:inst1|lpm_mult:Mult0|mult_36t:auto_generated                                     ; work         ;
;       |lpm_mult:Mult1|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Balance_Control:inst1|lpm_mult:Mult1                                                             ; work         ;
;          |mult_36t:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Balance_Control:inst1|lpm_mult:Mult1|mult_36t:auto_generated                                     ; work         ;
;    |Lab2_KB:inst|                           ; 86 (86)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|Lab2_KB:inst                                                                                     ; work         ;
;    |RAM_control:iRAMcontrol|                ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|RAM_control:iRAMcontrol                                                                          ; work         ;
;    |RGB_gen:i_RGB_gen|                      ; 22 (22)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|RGB_gen:i_RGB_gen                                                                                ; work         ;
;    |Screen_gen:inst3|                       ; 221 (212)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|Screen_gen:inst3                                                                                 ; work         ;
;       |lpm_mult:Mult0|                      ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|Screen_gen:inst3|lpm_mult:Mult0                                                                  ; work         ;
;          |multcore:mult_core|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|Screen_gen:inst3|lpm_mult:Mult0|multcore:mult_core                                               ; work         ;
;    |SndDriver:inst4|                        ; 54 (0)            ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|SndDriver:inst4                                                                                  ; work         ;
;       |channel_mod:b2v_inst_left|           ; 19 (19)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|SndDriver:inst4|channel_mod:b2v_inst_left                                                        ; work         ;
;       |channel_mod:b2v_inst_right|          ; 21 (21)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|SndDriver:inst4|channel_mod:b2v_inst_right                                                       ; work         ;
;       |ctrl:b2v_inst_ctrl|                  ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|SndDriver:inst4|ctrl:b2v_inst_ctrl                                                               ; work         ;
;       |mux:b2v_inst1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|SndDriver:inst4|mux:b2v_inst1                                                                    ; work         ;
;    |Volume_Control:inst5|                   ; 13 (13)           ; 64 (64)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |VGA_contr|Volume_Control:inst5                                                                             ; work         ;
;       |lpm_mult:Mult0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Volume_Control:inst5|lpm_mult:Mult0                                                              ; work         ;
;          |mult_36t:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Volume_Control:inst5|lpm_mult:Mult0|mult_36t:auto_generated                                      ; work         ;
;       |lpm_mult:Mult1|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Volume_Control:inst5|lpm_mult:Mult1                                                              ; work         ;
;          |mult_36t:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|Volume_Control:inst5|lpm_mult:Mult1|mult_36t:auto_generated                                      ; work         ;
;    |blank_gen:iBlank_gen|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|blank_gen:iBlank_gen                                                                             ; work         ;
;    |hs_gen:i_hs_gen|                        ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|hs_gen:i_hs_gen                                                                                  ; work         ;
;    |linecounter:i_linecounter|              ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|linecounter:i_linecounter                                                                        ; work         ;
;    |my_fancy_application:inst2|             ; 1109 (515)        ; 552 (254)    ; 19200       ; 24           ; 0       ; 12        ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2                                                                       ; work         ;
;       |PSAC:psac_a_sharp|                   ; 44 (44)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a_sharp                                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0                               ; work         ;
;             |altsyncram_dkv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0|altsyncram_dkv:auto_generated ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a_sharp|lpm_mult:Mult0                                      ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a_sharp|lpm_mult:Mult0|mult_mbt:auto_generated              ; work         ;
;       |PSAC:psac_a|                         ; 56 (56)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_5jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0|altsyncram_5jv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_a|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_b|                         ; 56 (56)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_b                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_ekv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0|altsyncram_ekv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_b|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_b|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_c_sharp|                   ; 54 (54)           ; 24 (24)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c_sharp                                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0                               ; work         ;
;             |altsyncram_tiv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0|altsyncram_tiv:auto_generated ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c_sharp|lpm_mult:Mult0                                      ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c_sharp|lpm_mult:Mult0|mult_mbt:auto_generated              ; work         ;
;       |PSAC:psac_c|                         ; 44 (44)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_siv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0|altsyncram_siv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_c|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_d_sharp|                   ; 56 (56)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d_sharp                                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0                               ; work         ;
;             |altsyncram_viv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0|altsyncram_viv:auto_generated ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d_sharp|lpm_mult:Mult0                                      ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d_sharp|lpm_mult:Mult0|mult_mbt:auto_generated              ; work         ;
;       |PSAC:psac_d|                         ; 43 (43)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_uiv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0|altsyncram_uiv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_d|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_e|                         ; 44 (44)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_e                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_0jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0|altsyncram_0jv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_e|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_e|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_f_sharp|                   ; 44 (44)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f_sharp                                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0                               ; work         ;
;             |altsyncram_2jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0|altsyncram_2jv:auto_generated ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f_sharp|lpm_mult:Mult0                                      ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f_sharp|lpm_mult:Mult0|mult_mbt:auto_generated              ; work         ;
;       |PSAC:psac_f|                         ; 54 (54)           ; 24 (24)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_1jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0|altsyncram_1jv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_f|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;       |PSAC:psac_g_sharp|                   ; 44 (44)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g_sharp                                                     ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0                               ; work         ;
;             |altsyncram_4jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0|altsyncram_4jv:auto_generated ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0                                      ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0|mult_mbt:auto_generated              ; work         ;
;       |PSAC:psac_g|                         ; 55 (55)           ; 25 (25)      ; 1600        ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g                                                           ; work         ;
;          |altsyncram:Mux1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0                                     ; work         ;
;             |altsyncram_3jv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1600        ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0|altsyncram_3jv:auto_generated       ; work         ;
;          |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g|lpm_mult:Mult0                                            ; work         ;
;             |mult_mbt:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |VGA_contr|my_fancy_application:inst2|PSAC:psac_g|lpm_mult:Mult0|mult_mbt:auto_generated                    ; work         ;
;    |pixel_reg:i_pixreg|                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|pixel_reg:i_pixreg                                                                               ; work         ;
;    |pixelcounter:i_pixcounter|              ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|pixelcounter:i_pixcounter                                                                        ; work         ;
;    |vs_gen:i_vs_gen|                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |VGA_contr|vs_gen:i_vs_gen                                                                                  ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------+
; Name                                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------+
; my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0|altsyncram_dkv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr10.rtl.mif ;
; my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0|altsyncram_5jv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr9.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0|altsyncram_ekv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr11.rtl.mif ;
; my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0|altsyncram_tiv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr1.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0|altsyncram_siv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr0.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0|altsyncram_viv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr3.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0|altsyncram_uiv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr2.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0|altsyncram_0jv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr4.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0|altsyncram_2jv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr6.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0|altsyncram_1jv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr5.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0|altsyncram_4jv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr8.rtl.mif  ;
; my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0|altsyncram_3jv:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 64           ; 25           ; --           ; --           ; 1600 ; MAGHK.VGA_contr7.rtl.mif  ;
+-------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------+------------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                               ;
+------------------------------------------------------+------------------------------------------------------------------+
; my_fancy_application:inst2|x_g[0]                    ; Stuck at GND due to stuck port data_in                           ;
; my_fancy_application:inst2|x_f[0,1]                  ; Stuck at GND due to stuck port data_in                           ;
; my_fancy_application:inst2|x_d[0]                    ; Stuck at GND due to stuck port data_in                           ;
; my_fancy_application:inst2|x_c_sharp[0,1]            ; Stuck at GND due to stuck port data_in                           ;
; my_fancy_application:inst2|PSAC:psac_f|xF_1[0]       ; Merged with my_fancy_application:inst2|PSAC:psac_f|xF_1[1]       ;
; my_fancy_application:inst2|PSAC:psac_c_sharp|xF_1[0] ; Merged with my_fancy_application:inst2|PSAC:psac_c_sharp|xF_1[1] ;
; my_fancy_application:inst2|x_a_sharp[0]              ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_d_sharp[0]              ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_c[0]                    ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_d[1]                    ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_g[1]                    ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_c_sharp[2]              ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_a[0]                    ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_g_sharp[0]              ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_f[2]                    ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|S_S2[14,15]               ; Merged with my_fancy_application:inst2|S_S2[13]                  ;
; my_fancy_application:inst2|S_S3[14,15]               ; Merged with my_fancy_application:inst2|S_S3[13]                  ;
; my_fancy_application:inst2|S_S4[14,15]               ; Merged with my_fancy_application:inst2|S_S4[13]                  ;
; my_fancy_application:inst2|x_e[0]                    ; Merged with my_fancy_application:inst2|x_f_sharp[0]              ;
; ce_gen:i_ce_gen|counter                              ; Merged with SndDriver:inst4|ctrl:b2v_inst_ctrl|cntr[0]           ;
; my_fancy_application:inst2|x_a[1]                    ; Merged with my_fancy_application:inst2|x_b[1]                    ;
; my_fancy_application:inst2|x_g[2]                    ; Merged with my_fancy_application:inst2|x_b[1]                    ;
; my_fancy_application:inst2|x_c[1]                    ; Merged with my_fancy_application:inst2|x_b[1]                    ;
; my_fancy_application:inst2|x_d[2]                    ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_c_sharp[3]              ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_f[3]                    ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_d_sharp[1]              ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_g[3]                    ; Merged with my_fancy_application:inst2|x_b[2]                    ;
; my_fancy_application:inst2|x_g_sharp[1]              ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_d_sharp[2]              ; Merged with my_fancy_application:inst2|x_a_sharp[2]              ;
; my_fancy_application:inst2|x_c[2]                    ; Merged with my_fancy_application:inst2|x_a[2]                    ;
; my_fancy_application:inst2|x_d[3]                    ; Merged with my_fancy_application:inst2|x_f[4]                    ;
; my_fancy_application:inst2|x_f_sharp[0]              ; Merged with my_fancy_application:inst2|x_b[0]                    ;
; my_fancy_application:inst2|x_a[2]                    ; Merged with my_fancy_application:inst2|x_b[2]                    ;
; my_fancy_application:inst2|x_g[4]                    ; Merged with my_fancy_application:inst2|x_b[3]                    ;
; my_fancy_application:inst2|x_d_sharp[3]              ; Merged with my_fancy_application:inst2|x_a_sharp[3]              ;
; my_fancy_application:inst2|x_c[3]                    ; Merged with my_fancy_application:inst2|x_a[3]                    ;
; my_fancy_application:inst2|x_f[4]                    ; Merged with my_fancy_application:inst2|x_g_sharp[2]              ;
; my_fancy_application:inst2|x_c_sharp[4]              ; Merged with my_fancy_application:inst2|x_g_sharp[2]              ;
; my_fancy_application:inst2|x_d[4]                    ; Merged with my_fancy_application:inst2|x_f[5]                    ;
; my_fancy_application:inst2|x_e[1]                    ; Merged with my_fancy_application:inst2|x_b[1]                    ;
; my_fancy_application:inst2|x_f_sharp[1]              ; Merged with my_fancy_application:inst2|x_a_sharp[1]              ;
; my_fancy_application:inst2|x_c_sharp[5]              ; Merged with my_fancy_application:inst2|x_g_sharp[3]              ;
; my_fancy_application:inst2|x_f_sharp[2]              ; Merged with my_fancy_application:inst2|x_a_sharp[2]              ;
; my_fancy_application:inst2|x_f_sharp[3]              ; Merged with my_fancy_application:inst2|x_a_sharp[3]              ;
; my_fancy_application:inst2|x_f_sharp[4]              ; Merged with my_fancy_application:inst2|x_a_sharp[4]              ;
; my_fancy_application:inst2|x_f_sharp[5]              ; Merged with my_fancy_application:inst2|x_a_sharp[5]              ;
; my_fancy_application:inst2|x_f_sharp[6]              ; Merged with my_fancy_application:inst2|x_a_sharp[6]              ;
; my_fancy_application:inst2|S_S1[15]                  ; Merged with my_fancy_application:inst2|S_S1[14]                  ;
; Total Number of Removed Registers = 54               ;                                                                  ;
+------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 838   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 123   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 339   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Lab2_KB:inst|current_panning[3]         ; 69      ;
; hs_gen:i_hs_gen|hsync                   ; 2       ;
; vs_gen:i_vs_gen|vsync                   ; 2       ;
; Lab2_KB:inst|scancode[9]                ; 16      ;
; Lab2_KB:inst|scancode[4]                ; 12      ;
; Lab2_KB:inst|scancode[1]                ; 6       ;
; Lab2_KB:inst|scancode[2]                ; 3       ;
; Lab2_KB:inst|scancode[6]                ; 4       ;
; Lab2_KB:inst|scancode[8]                ; 4       ;
; Lab2_KB:inst|scancode[7]                ; 5       ;
; Lab2_KB:inst|scancode[3]                ; 8       ;
; Lab2_KB:inst|scancode[5]                ; 5       ;
; Lab2_KB:inst|scancode[0]                ; 12      ;
; Lab2_KB:inst|shiftreg[4]                ; 3       ;
; Lab2_KB:inst|shiftreg[8]                ; 3       ;
; Lab2_KB:inst|shiftreg[7]                ; 3       ;
; Lab2_KB:inst|shiftreg[6]                ; 3       ;
; Lab2_KB:inst|shiftreg[3]                ; 3       ;
; Lab2_KB:inst|shiftreg[2]                ; 3       ;
; Lab2_KB:inst|shiftreg[1]                ; 3       ;
; Lab2_KB:inst|shiftreg[0]                ; 4       ;
; Lab2_KB:inst|shiftreg[5]                ; 4       ;
; Lab2_KB:inst|shiftreg[9]                ; 1       ;
; Total number of inverted registers = 23 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                  ;
+--------------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                                ; Megafunction                                            ; Type ;
+--------------------------------------------------------------+---------------------------------------------------------+------+
; my_fancy_application:inst2|PSAC:psac_c|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_c|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_c|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_c|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_c_sharp|slope_1[0..9]   ; my_fancy_application:inst2|PSAC:psac_c_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_c_sharp|offset_1[0..14] ; my_fancy_application:inst2|PSAC:psac_c_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_d|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_d|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_d|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_d|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_d_sharp|slope_1[0..9]   ; my_fancy_application:inst2|PSAC:psac_d_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_d_sharp|offset_1[0..14] ; my_fancy_application:inst2|PSAC:psac_d_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_e|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_e|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_e|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_e|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_f|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_f|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_f|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_f|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_f_sharp|slope_1[0..9]   ; my_fancy_application:inst2|PSAC:psac_f_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_f_sharp|offset_1[0..14] ; my_fancy_application:inst2|PSAC:psac_f_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_g|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_g|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_g|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_g|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_g_sharp|slope_1[0..9]   ; my_fancy_application:inst2|PSAC:psac_g_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_g_sharp|offset_1[0..14] ; my_fancy_application:inst2|PSAC:psac_g_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_a|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_a|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_a|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_a|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_a_sharp|slope_1[0..9]   ; my_fancy_application:inst2|PSAC:psac_a_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_a_sharp|offset_1[0..14] ; my_fancy_application:inst2|PSAC:psac_a_sharp|Mux1_rtl_0 ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_b|slope_1[0..9]         ; my_fancy_application:inst2|PSAC:psac_b|Mux1_rtl_0       ; ROM  ;
; my_fancy_application:inst2|PSAC:psac_b|offset_1[0..14]       ; my_fancy_application:inst2|PSAC:psac_b|Mux1_rtl_0       ; ROM  ;
+--------------------------------------------------------------+---------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 148 bits  ; 296 LEs       ; 148 LEs              ; 148 LEs                ; Yes        ; |VGA_contr|my_fancy_application:inst2|x_g_sharp[7]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |VGA_contr|Balance_Control:inst1|result_l[17]                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |VGA_contr|SndDriver:inst4|channel_mod:b2v_inst_left|TXReg[6]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |VGA_contr|SndDriver:inst4|channel_mod:b2v_inst_right|TXReg[15] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |VGA_contr|Lab2_KB:inst|current_panning[1]                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |VGA_contr|Lab2_KB:inst|shiftreg[5]                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |VGA_contr|Lab2_KB:inst|current_volume[3]                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|AS_B                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|GS_A                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|G_FS                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|E_F                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|D_DS                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |VGA_contr|my_fancy_application:inst2|C_CS                      ;
; 31:1               ; 8 bits    ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |VGA_contr|Screen_gen:inst3|pixcode_out[1]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0|altsyncram_siv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0|altsyncram_tiv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0|altsyncram_uiv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0|altsyncram_viv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0|altsyncram_0jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0|altsyncram_1jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0|altsyncram_2jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0|altsyncram_3jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0|altsyncram_4jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0|altsyncram_5jv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0|altsyncram_dkv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0|altsyncram_ekv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: group_no:i_GrNo ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; number         ; 02    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr0.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_siv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 25                       ; Untyped                                             ;
; WIDTHAD_A                          ; 6                        ; Untyped                                             ;
; NUMWORDS_A                         ; 64                       ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; MAGHK.VGA_contr1.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_tiv           ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr2.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_uiv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 25                       ; Untyped                                             ;
; WIDTHAD_A                          ; 6                        ; Untyped                                             ;
; NUMWORDS_A                         ; 64                       ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; MAGHK.VGA_contr3.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_viv           ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr4.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_0jv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr5.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_1jv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 25                       ; Untyped                                             ;
; WIDTHAD_A                          ; 6                        ; Untyped                                             ;
; NUMWORDS_A                         ; 64                       ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; MAGHK.VGA_contr6.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_2jv           ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr7.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_3jv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 25                       ; Untyped                                             ;
; WIDTHAD_A                          ; 6                        ; Untyped                                             ;
; NUMWORDS_A                         ; 64                       ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; MAGHK.VGA_contr8.rtl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_4jv           ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0 ;
+------------------------------------+--------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                          ;
+------------------------------------+--------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                       ;
; WIDTH_A                            ; 25                       ; Untyped                                       ;
; WIDTHAD_A                          ; 6                        ; Untyped                                       ;
; NUMWORDS_A                         ; 64                       ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                       ;
; INIT_FILE                          ; MAGHK.VGA_contr9.rtl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5jv           ; Untyped                                       ;
+------------------------------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0 ;
+------------------------------------+---------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                               ;
+------------------------------------+---------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                            ;
; WIDTH_A                            ; 25                        ; Untyped                                            ;
; WIDTHAD_A                          ; 6                         ; Untyped                                            ;
; NUMWORDS_A                         ; 64                        ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                            ;
; WIDTH_B                            ; 1                         ; Untyped                                            ;
; WIDTHAD_B                          ; 1                         ; Untyped                                            ;
; NUMWORDS_B                         ; 1                         ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                            ;
; BYTE_SIZE                          ; 8                         ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                            ;
; INIT_FILE                          ; MAGHK.VGA_contr10.rtl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_dkv            ; Untyped                                            ;
+------------------------------------+---------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0 ;
+------------------------------------+---------------------------+----------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                         ;
+------------------------------------+---------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                      ;
; WIDTH_A                            ; 25                        ; Untyped                                      ;
; WIDTHAD_A                          ; 6                         ; Untyped                                      ;
; NUMWORDS_A                         ; 64                        ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                      ;
; WIDTH_B                            ; 1                         ; Untyped                                      ;
; WIDTHAD_B                          ; 1                         ; Untyped                                      ;
; NUMWORDS_B                         ; 1                         ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                      ;
; BYTE_SIZE                          ; 8                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                      ;
; INIT_FILE                          ; MAGHK.VGA_contr11.rtl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_ekv            ; Untyped                                      ;
+------------------------------------+---------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Balance_Control:inst1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 16           ; Untyped               ;
; LPM_WIDTHB                                     ; 16           ; Untyped               ;
; LPM_WIDTHP                                     ; 32           ; Untyped               ;
; LPM_WIDTHR                                     ; 32           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Balance_Control:inst1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 16           ; Untyped               ;
; LPM_WIDTHB                                     ; 16           ; Untyped               ;
; LPM_WIDTHP                                     ; 32           ; Untyped               ;
; LPM_WIDTHR                                     ; 32           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Screen_gen:inst3|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Volume_Control:inst5|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 16           ; Untyped              ;
; LPM_WIDTHB                                     ; 16           ; Untyped              ;
; LPM_WIDTHP                                     ; 32           ; Untyped              ;
; LPM_WIDTHR                                     ; 32           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Volume_Control:inst5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 16           ; Untyped              ;
; LPM_WIDTHB                                     ; 16           ; Untyped              ;
; LPM_WIDTHP                                     ; 32           ; Untyped              ;
; LPM_WIDTHR                                     ; 32           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a_sharp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_a|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_b|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_e|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f_sharp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_f|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_g|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_c_sharp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: my_fancy_application:inst2|PSAC:psac_d_sharp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                      ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                 ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 25                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 17                                                          ;
; Entity Instance                       ; Balance_Control:inst1|lpm_mult:Mult1                        ;
;     -- LPM_WIDTHA                     ; 16                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                          ;
;     -- LPM_WIDTHP                     ; 32                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; Balance_Control:inst1|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 16                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                          ;
;     -- LPM_WIDTHP                     ; 32                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; Screen_gen:inst3|lpm_mult:Mult0                             ;
;     -- LPM_WIDTHA                     ; 6                                                           ;
;     -- LPM_WIDTHB                     ; 4                                                           ;
;     -- LPM_WIDTHP                     ; 10                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; Volume_Control:inst5|lpm_mult:Mult1                         ;
;     -- LPM_WIDTHA                     ; 16                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                          ;
;     -- LPM_WIDTHP                     ; 32                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; Volume_Control:inst5|lpm_mult:Mult0                         ;
;     -- LPM_WIDTHA                     ; 16                                                          ;
;     -- LPM_WIDTHB                     ; 16                                                          ;
;     -- LPM_WIDTHP                     ; 32                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_a_sharp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_a|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_b|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_e|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_f_sharp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_c|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_d|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_f|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_g|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_c_sharp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
; Entity Instance                       ; my_fancy_application:inst2|PSAC:psac_d_sharp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                           ;
;     -- LPM_WIDTHP                     ; 18                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_b"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_a_sharp"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_a"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_g_sharp"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_g"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_f_sharp"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_f"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_e"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_d_sharp"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_d"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_c_sharp"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fancy_application:inst2|PSAC:psac_c"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Oct 18 22:37:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAGHK -c Lab3_VGA
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning (12090): Entity "mux" obtained from "mux_egen.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux_egen.vhd
    Info (12022): Found design unit 1: mux-rtl
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file channel_mod.vhd
    Info (12022): Found design unit 1: channel_mod-rtl
    Info (12023): Found entity 1: channel_mod
Info (12021): Found 2 design units, including 1 entities, in source file ctrl.vhd
    Info (12022): Found design unit 1: ctrl-rtl
    Info (12023): Found entity 1: ctrl
Info (12021): Found 2 design units, including 1 entities, in source file lab2_kb.vhd
    Info (12022): Found design unit 1: Lab2_KB-rtl
    Info (12023): Found entity 1: Lab2_KB
Info (12021): Found 1 design units, including 1 entities, in source file vga_contr.bdf
    Info (12023): Found entity 1: VGA_contr
Info (12021): Found 2 design units, including 1 entities, in source file ce_gen.vhd
    Info (12022): Found design unit 1: ce_gen-rtl
    Info (12023): Found entity 1: ce_gen
Info (12021): Found 2 design units, including 1 entities, in source file pixelcounter.vhd
    Info (12022): Found design unit 1: pixelcounter-rtl
    Info (12023): Found entity 1: pixelcounter
Info (12021): Found 2 design units, including 1 entities, in source file hs_gen.vhd
    Info (12022): Found design unit 1: hs_gen-rtl
    Info (12023): Found entity 1: hs_gen
Info (12021): Found 2 design units, including 1 entities, in source file linecounter.vhd
    Info (12022): Found design unit 1: linecounter-rtl
    Info (12023): Found entity 1: linecounter
Info (12021): Found 2 design units, including 1 entities, in source file vs_gen.vhd
    Info (12022): Found design unit 1: vs_gen-rtl
    Info (12023): Found entity 1: vs_gen
Info (12021): Found 2 design units, including 1 entities, in source file ram_control.vhd
    Info (12022): Found design unit 1: RAM_control-rtl
    Info (12023): Found entity 1: RAM_control
Info (12021): Found 2 design units, including 1 entities, in source file blank_gen.vhd
    Info (12022): Found design unit 1: blank_gen-rtl
    Info (12023): Found entity 1: blank_gen
Info (12021): Found 2 design units, including 1 entities, in source file pixel_reg.vhd
    Info (12022): Found design unit 1: pixel_reg-rtl
    Info (12023): Found entity 1: pixel_reg
Info (12021): Found 2 design units, including 1 entities, in source file rgb_gen.vhd
    Info (12022): Found design unit 1: RGB_gen-rtl
    Info (12023): Found entity 1: RGB_gen
Info (12021): Found 2 design units, including 1 entities, in source file group_no.vhd
    Info (12022): Found design unit 1: group_no-foo
    Info (12023): Found entity 1: group_no
Info (12021): Found 2 design units, including 1 entities, in source file screen_gen.vhd
    Info (12022): Found design unit 1: Screen_gen-rtl
    Info (12023): Found entity 1: Screen_gen
Info (12021): Found 2 design units, including 1 entities, in source file balance_control.vhd
    Info (12022): Found design unit 1: Balance_Control-rtl
    Info (12023): Found entity 1: Balance_Control
Info (12021): Found 4 design units, including 2 entities, in source file my_fancy_application.vhd
    Info (12022): Found design unit 1: my_fancy_application-rtl
    Info (12022): Found design unit 2: PSAC-rtl
    Info (12023): Found entity 1: my_fancy_application
    Info (12023): Found entity 2: PSAC
Info (12021): Found 2 design units, including 1 entities, in source file snddriver.vhd
    Info (12022): Found design unit 1: SndDriver-bdf_type
    Info (12023): Found entity 1: SndDriver
Info (12021): Found 2 design units, including 1 entities, in source file output_files/volume_control.vhd
    Info (12022): Found design unit 1: Volume_Control-Volume
    Info (12023): Found entity 1: Volume_Control
Info (12127): Elaborating entity "VGA_contr" for the top level hierarchy
Info (12128): Elaborating entity "hs_gen" for hierarchy "hs_gen:i_hs_gen"
Info (12128): Elaborating entity "pixelcounter" for hierarchy "pixelcounter:i_pixcounter"
Info (12128): Elaborating entity "ce_gen" for hierarchy "ce_gen:i_ce_gen"
Info (12128): Elaborating entity "vs_gen" for hierarchy "vs_gen:i_vs_gen"
Info (12128): Elaborating entity "linecounter" for hierarchy "linecounter:i_linecounter"
Info (12128): Elaborating entity "RAM_control" for hierarchy "RAM_control:iRAMcontrol"
Info (12128): Elaborating entity "blank_gen" for hierarchy "blank_gen:iBlank_gen"
Info (12128): Elaborating entity "RGB_gen" for hierarchy "RGB_gen:i_RGB_gen"
Info (12128): Elaborating entity "Screen_gen" for hierarchy "Screen_gen:inst3"
Info (12128): Elaborating entity "Lab2_KB" for hierarchy "Lab2_KB:inst"
Info (12128): Elaborating entity "pixel_reg" for hierarchy "pixel_reg:i_pixreg"
Info (12128): Elaborating entity "SndDriver" for hierarchy "SndDriver:inst4"
Info (12128): Elaborating entity "mux" for hierarchy "SndDriver:inst4|mux:b2v_inst1"
Info (12128): Elaborating entity "ctrl" for hierarchy "SndDriver:inst4|ctrl:b2v_inst_ctrl"
Info (12128): Elaborating entity "channel_mod" for hierarchy "SndDriver:inst4|channel_mod:b2v_inst_left"
Info (12128): Elaborating entity "my_fancy_application" for hierarchy "my_fancy_application:inst2"
Info (12128): Elaborating entity "PSAC" for hierarchy "my_fancy_application:inst2|PSAC:psac_c"
Info (12128): Elaborating entity "Balance_Control" for hierarchy "Balance_Control:inst1"
Info (12128): Elaborating entity "Volume_Control" for hierarchy "Volume_Control:inst5"
Info (12128): Elaborating entity "group_no" for hierarchy "group_no:i_GrNo"
Info (19000): Inferred 12 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_c|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_c_sharp|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_d|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_d_sharp|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_e|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_f|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_f_sharp|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_g|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr7.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_g_sharp|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr8.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_a|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr9.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_a_sharp|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr10.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "my_fancy_application:inst2|PSAC:psac_b|Mux1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to MAGHK.VGA_contr11.rtl.mif
Info (278001): Inferred 17 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Balance_Control:inst1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Balance_Control:inst1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Screen_gen:inst3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Volume_Control:inst5|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Volume_Control:inst5|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_g_sharp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_a_sharp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_a|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_b|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_e|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_f_sharp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_c|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_d|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_f|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_g|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_c_sharp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "my_fancy_application:inst2|PSAC:psac_d_sharp|Mult0"
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_c|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_siv.tdf
    Info (12023): Found entity 1: altsyncram_siv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_c_sharp|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tiv.tdf
    Info (12023): Found entity 1: altsyncram_tiv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_d|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uiv.tdf
    Info (12023): Found entity 1: altsyncram_uiv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_d_sharp|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_viv.tdf
    Info (12023): Found entity 1: altsyncram_viv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_e|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jv.tdf
    Info (12023): Found entity 1: altsyncram_0jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_f|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jv.tdf
    Info (12023): Found entity 1: altsyncram_1jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_f_sharp|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jv.tdf
    Info (12023): Found entity 1: altsyncram_2jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_g|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3jv.tdf
    Info (12023): Found entity 1: altsyncram_3jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_g_sharp|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr8.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4jv.tdf
    Info (12023): Found entity 1: altsyncram_4jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_a|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr9.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5jv.tdf
    Info (12023): Found entity 1: altsyncram_5jv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_a_sharp|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr10.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dkv.tdf
    Info (12023): Found entity 1: altsyncram_dkv
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_b|altsyncram:Mux1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "MAGHK.VGA_contr11.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekv.tdf
    Info (12023): Found entity 1: altsyncram_ekv
Info (12130): Elaborated megafunction instantiation "Balance_Control:inst1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Balance_Control:inst1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t
Info (12130): Elaborated megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Screen_gen:inst3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Screen_gen:inst3|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "my_fancy_application:inst2|PSAC:psac_g_sharp|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf
    Info (12023): Found entity 1: mult_mbt
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sram_ce" is stuck at GND
    Warning (13410): Pin "sram_oe" is stuck at GND
    Warning (13410): Pin "sram_lb" is stuck at GND
    Warning (13410): Pin "sram_ub" is stuck at GND
    Warning (13410): Pin "sram_we" is stuck at VCC
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "sram_addr[19]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2202 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 73 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1776 logic cells
    Info (21064): Implemented 300 RAM segments
    Info (21062): Implemented 32 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4710 megabytes
    Info: Processing ended: Wed Oct 18 22:38:07 2023
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:13


