// Seed: 3851908701
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    output wor   id_2,
    output tri   id_3,
    output tri   id_4,
    input  uwire id_5,
    output tri1  id_6,
    input  tri1  id_7
);
  always #1 $display(1);
  wire id_9;
  module_0(
      id_9
  );
  tri1 id_10, id_11, id_12, id_13;
  assign id_12 = id_11;
  assign id_4  = id_13;
  for (id_14 = id_5; 1; id_6 = id_0) always #id_15 id_9 = ~id_5;
endmodule
