- status: 0 - openlane design prep
  runtime_s: 1.34
  runtime_ts: 0h0m1s345ms
- status: 1 - synthesis - yosys
  runtime_s: 2.59
  runtime_ts: 0h0m2s594ms
- status: 2 - openlane design prep
  runtime_s: 2.18
  runtime_ts: 0h0m2s177ms
- status: 3 - synthesis - yosys
  runtime_s: 0.03
  runtime_ts: 0h0m0s25ms
- status: 4 - sta - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s688ms
- status: 5 - floorplan initialization - openroad
  runtime_s: 0.49
  runtime_ts: 0h0m0s489ms
- status: 6 - ioplace - openroad
  runtime_s: 0.2
  runtime_ts: 0h0m0s198ms
- status: 7 - tap/decap insertion - openroad
  runtime_s: 0.19
  runtime_ts: 0h0m0s186ms
- status: 8 - pdn generation - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s562ms
- status: 9 - global placement - openroad
  runtime_s: 3.42
  runtime_ts: 0h0m3s424ms
- status: 10 - resizer design optimizations - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s223ms
- status: 11 - write verilog - openroad
  runtime_s: 0.21
  runtime_ts: 0h0m0s207ms
- status: 12 - detailed placement - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s237ms
- status: 13 - cts
  runtime_s: 32.09
  runtime_ts: 0h0m32s85ms
- status: 14 - write verilog - openroad
  runtime_s: 0.2
  runtime_ts: 0h0m0s203ms
- status: 15 - resizer timing optimizations - openroad
  runtime_s: 1.09
  runtime_ts: 0h0m1s94ms
- status: 16 - write verilog - openroad
  runtime_s: 0.2
  runtime_ts: 0h0m0s205ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 1.15
  runtime_ts: 0h0m1s149ms
- status: 18 - write verilog - openroad
  runtime_s: 0.21
  runtime_ts: 0h0m0s207ms
- status: 19 - detailed placement - openroad
  runtime_s: 0.25
  runtime_ts: 0h0m0s254ms
- status: 20 - global routing - openroad
  runtime_s: 1.34
  runtime_ts: 0h0m1s336ms
- status: 21 - fill insertion - openroad
  runtime_s: 0.26
  runtime_ts: 0h0m0s262ms
- status: 22 - write verilog - openroad
  runtime_s: 0.22
  runtime_ts: 0h0m0s217ms
- status: 23 - detailed_routing - openroad
  runtime_s: 40.99
  runtime_ts: 0h0m40s990ms
- status: 24 - write verilog - openroad
  runtime_s: 0.25
  runtime_ts: 0h0m0s250ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s795ms
- status: 26 - sta - openroad
  runtime_s: 2.79
  runtime_ts: 0h0m2s794ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s797ms
- status: 28 - sta - openroad
  runtime_s: 2.85
  runtime_ts: 0h0m2s852ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.77
  runtime_ts: 0h0m0s765ms
- status: 30 - sta - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s882ms
- status: 31 - sta - openroad
  runtime_s: 2.73
  runtime_ts: 0h0m2s730ms
- status: 32 - gdsii - magic
  runtime_s: 2.63
  runtime_ts: 0h0m2s626ms
- status: 33 - gdsii - klayout
  runtime_s: 0.41
  runtime_ts: 0h0m0s407ms
- status: 34 - xor - klayout
  runtime_s: 4.71
  runtime_ts: 0h0m4s708ms
- status: 35 - spice extraction - magic
  runtime_s: 2.0
  runtime_ts: 0h0m1s998ms
- status: 37 - write verilog - openroad
  runtime_s: 0.23
  runtime_ts: 0h0m0s235ms
- status: 37 - write powered verilog - openlane
  runtime_s: 0.33
  runtime_ts: 0h0m0s327ms
- status: 38 - lvs - netgen
  runtime_s: 0.28
  runtime_ts: 0h0m0s280ms
- status: 39 - drc - magic
  runtime_s: 6.41
  runtime_ts: 0h0m6s411ms
- status: 40 - antenna check - openroad
  runtime_s: 0.51
  runtime_ts: 0h0m0s505ms
- status: 41 - erc - cvc
  runtime_s: 0.12
  runtime_ts: 0h0m0s124ms
- status: 41 - openlane design prep
  runtime_s: 3.01
  runtime_ts: 0h0m3s9ms
