// Seed: 4252336260
module module_0;
  genvar id_1;
  id_2 :
  assert property (@(posedge id_1) 1 + 1)
  else;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  always begin : LABEL_0$display
    ;
  end
  wor  id_3 = 1;
  wire id_4;
  assign id_3 = 1;
  tri1 id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  real id_6;
  module_0 modCall_1 ();
endmodule
