#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  3 15:29:21 2021
# Process ID: 5426
# Current directory: /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim
# Command line: vivado
# Log file: /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/vivado.log
# Journal file: /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/vivado.jou
#-----------------------------------------------------------
start_gui
create_project mux2to1_tb /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb -part xc7z010iclg225-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 7268.293 ; gain = 48.031 ; free physical = 2459 ; free virtual = 13357
set_property target_language VHDL [current_project]
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux2to1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [\mux2to1(n=8)\]
Compiling architecture test of entity xil_defaultlib.mux2to1_tb
Built simulation snapshot mux2to1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/mux2to1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/mux2to1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 15:32:07 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 421.719 ; gain = 0.066 ; free physical = 2325 ; free virtual = 13297
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 15:32:07 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 7322.316 ; gain = 0.000 ; free physical = 2384 ; free virtual = 13356
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2to1_tb_behav -key {Behavioral:sim_1:Functional:mux2to1_tb} -tclbatch {mux2to1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux2to1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2to1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 7415.133 ; gain = 92.816 ; free physical = 2318 ; free virtual = 13323
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7415.133 ; gain = 0.000 ; free physical = 2332 ; free virtual = 13325
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux2to1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [\mux2to1(n=8)\]
Compiling architecture test of entity xil_defaultlib.mux2to1_tb
Built simulation snapshot mux2to1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2to1_tb_behav -key {Behavioral:sim_1:Functional:mux2to1_tb} -tclbatch {mux2to1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux2to1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2to1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7433.141 ; gain = 18.008 ; free physical = 2321 ; free virtual = 13323
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd] -no_script -reset -force -quiet
remove_files  /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd] -no_script -reset -force -quiet
remove_files  /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/reg_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/reg.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj reg_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.reg [\reg(n=8)\]
Compiling architecture test of entity xil_defaultlib.reg_tb
Built simulation snapshot reg_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/reg_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 15:54:25 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 421.719 ; gain = 0.066 ; free physical = 2254 ; free virtual = 13252
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 15:54:25 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 7434.324 ; gain = 0.000 ; free physical = 2313 ; free virtual = 13310
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 7514.176 ; gain = 79.852 ; free physical = 2279 ; free virtual = 13298
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 7514.176 ; gain = 0.000 ; free physical = 2289 ; free virtual = 13305
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj reg_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.reg [\reg(n=8)\]
Compiling architecture test of entity xil_defaultlib.reg_tb
Built simulation snapshot reg_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7526.184 ; gain = 12.008 ; free physical = 2246 ; free virtual = 13270
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/reg_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/reg.vhd] -no_script -reset -force -quiet
remove_files  {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/reg_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/reg.vhd}
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux4to1_tb.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux4to1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux4to1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mux4to1_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux4to1_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mux4to1_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux4to1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux4to1_tb_behav xil_defaultlib.mux4to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.mux4to1 [\mux4to1(n=8)\]
Compiling architecture test of entity xil_defaultlib.mux4to1_tb
Built simulation snapshot mux4to1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/mux4to1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/mux4to1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 16:27:26 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 421.719 ; gain = 0.066 ; free physical = 2117 ; free virtual = 13154
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 16:27:26 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 7526.184 ; gain = 0.000 ; free physical = 2176 ; free virtual = 13214
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4to1_tb_behav -key {Behavioral:sim_1:Functional:mux4to1_tb} -tclbatch {mux4to1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux4to1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4to1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 7595.219 ; gain = 69.035 ; free physical = 2161 ; free virtual = 13208
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 7595.219 ; gain = 0.000 ; free physical = 2172 ; free virtual = 13225
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux4to1_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd] -no_script -reset -force -quiet
remove_files  {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux4to1_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux4to1.vhd}
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux2to1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mux2to1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2to1'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mux2to1_tb_behav xil_defaultlib.mux2to1_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.mux2to1 [\mux2to1(n=8)\]
Compiling architecture test of entity xil_defaultlib.mux2to1_tb
Built simulation snapshot mux2to1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux2to1_tb_behav -key {Behavioral:sim_1:Functional:mux2to1_tb} -tclbatch {mux2to1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux2to1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux2to1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7647.238 ; gain = 52.020 ; free physical = 2175 ; free virtual = 13223
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd] -no_script -reset -force -quiet
remove_files  {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/mux2to1.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/mux2to1_tb.vhd}
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/cmp_gt.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cmp_gt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj cmp_gt_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/cmp_gt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmp_gt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmp_gt_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cmp_gt_tb_behav xil_defaultlib.cmp_gt_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cmp_gt_tb_behav xil_defaultlib.cmp_gt_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 8 [/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cmp_gt_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cmp_gt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj cmp_gt_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmp_gt_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cmp_gt_tb_behav xil_defaultlib.cmp_gt_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cmp_gt_tb_behav xil_defaultlib.cmp_gt_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.cmp_gt [cmp_gt_default]
Compiling architecture test of entity xil_defaultlib.cmp_gt_tb
Built simulation snapshot cmp_gt_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/cmp_gt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/cmp_gt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 17:29:20 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 421.719 ; gain = 0.066 ; free physical = 2140 ; free virtual = 13199
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 17:29:20 2021...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7649.430 ; gain = 0.000 ; free physical = 2199 ; free virtual = 13258
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cmp_gt_tb_behav -key {Behavioral:sim_1:Functional:cmp_gt_tb} -tclbatch {cmp_gt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cmp_gt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cmp_gt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7730.285 ; gain = 83.047 ; free physical = 2191 ; free virtual = 13259
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 7730.285 ; gain = 0.000 ; free physical = 2187 ; free virtual = 13245
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/cmp_gt.vhd] -no_script -reset -force -quiet
remove_files  {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/cmp_gt_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/cmp_gt.vhd}
add_files -norecurse {/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/add_sub_tb.vhd /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/add_sub.vhd}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_sub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj add_sub_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/vhd/add_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/add_sub_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture test of entity xil_defaultlib.add_sub_tb
Built simulation snapshot add_sub_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/add_sub_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim/xsim.dir/add_sub_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  3 17:53:32 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 421.719 ; gain = 0.066 ; free physical = 2112 ; free virtual = 13171
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  3 17:53:32 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 7746.484 ; gain = 0.000 ; free physical = 2171 ; free virtual = 13230
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sub_tb_behav -key {Behavioral:sim_1:Functional:add_sub_tb} -tclbatch {add_sub_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source add_sub_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sub_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7826.332 ; gain = 79.848 ; free physical = 2141 ; free virtual = 13210
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 7826.332 ; gain = 0.000 ; free physical = 2149 ; free virtual = 13227
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_sub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj add_sub_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/add_sub_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture test of entity xil_defaultlib.add_sub_tb
Built simulation snapshot add_sub_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add_sub_tb_behav -key {Behavioral:sim_1:Functional:add_sub_tb} -tclbatch {add_sub_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source add_sub_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add_sub_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7841.336 ; gain = 15.004 ; free physical = 2135 ; free virtual = 13209
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'add_sub_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj add_sub_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/tb/add_sub_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_sub_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alessio/Documents/Poli/Dottorato/progetti/snn/spiker/vhdl/mark0/sim/mux2to1_tb/mux2to1_tb.sim/sim_1/behav/xsim'
xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c7b78bae3a3f472ab54ba66ed72a5b59 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot add_sub_tb_behav xil_defaultlib.add_sub_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behaviour of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture test of entity xil_defaultlib.add_sub_tb
Built simulation snapshot add_sub_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7852.340 ; gain = 11.004 ; free physical = 2157 ; free virtual = 13218
