
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse top_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_util_pkg.sv prim_subreg_pkg.sv prim_secded_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_alert_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv gpio_reg_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv gpio.sv gpio_reg_top.sv prim_alert_sender.sv prim_arbiter_ppc.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_prince.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2844.438 ; gain = 2.020 ; free physical = 305619 ; free virtual = 389031
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio" "*.svh"]] 
# }
# synth_design -top gpio \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top gpio -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24216
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 305707 ; free virtual = 389159
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/gpio.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_filter_ctr.sv:15]
	Parameter AsyncOn bound to: 1'b1 
	Parameter CntWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_flop_2sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1'b1 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_intr_hw.sv:10]
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/gpio_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_err.sv:7]
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/prim_subreg_ext.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/gpio_reg_top.sv:662]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/gpio_reg_top.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (23#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/gpio.sv:8]
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][2] in module tlul_err is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_i[a_param][1] in module tlul_err is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 304949 ; free virtual = 388398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2844.586 ; gain = 0.000 ; free physical = 304901 ; free virtual = 388349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 304843 ; free virtual = 388292
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 304201 ; free virtual = 387650
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 32    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 157   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 32    
	  11 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 40    
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 305438 ; free virtual = 388912
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 305232 ; free virtual = 388711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 304938 ; free virtual = 388419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306634 ; free virtual = 390051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306623 ; free virtual = 390041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306623 ; free virtual = 390040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306613 ; free virtual = 390031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306609 ; free virtual = 390027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306599 ; free virtual = 390017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     7|
|4     |LUT3 |    37|
|5     |LUT4 |    43|
|6     |LUT5 |    98|
|7     |LUT6 |   144|
|8     |FDCE |   255|
|9     |FDPE |     7|
|10    |IBUF |   139|
|11    |OBUF |   164|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------+--------------------------------------------+------+
|      |Instance                                |Module                                      |Cells |
+------+----------------------------------------+--------------------------------------------+------+
|1     |top                                     |                                            |   899|
|2     |  \gen_filter[0].filter                 |prim_filter_ctr                             |     2|
|3     |    \gen_async.prim_flop_2sync          |prim_flop_2sync_152                         |     2|
|4     |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_153                 |     2|
|5     |        u_sync_1                        |prim_generic_flop_154                       |     1|
|6     |        u_sync_2                        |prim_generic_flop_155                       |     1|
|7     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                           |    43|
|8     |    i_decode_ack                        |prim_diff_decode                            |    16|
|9     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_162         |     4|
|10    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_167 |     4|
|11    |          u_sync_1                      |prim_generic_flop__parameterized0_168       |     1|
|12    |          u_sync_2                      |prim_generic_flop__parameterized0_169       |     3|
|13    |      \gen_async.i_sync_p               |prim_flop_2sync_163                         |     7|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_164                 |     7|
|15    |          u_sync_1                      |prim_generic_flop_165                       |     1|
|16    |          u_sync_2                      |prim_generic_flop_166                       |     6|
|17    |    i_decode_ping                       |prim_diff_decode_156                        |    20|
|18    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0             |     3|
|19    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0     |     3|
|20    |          u_sync_1                      |prim_generic_flop__parameterized0           |     1|
|21    |          u_sync_2                      |prim_generic_flop__parameterized0_161       |     2|
|22    |      \gen_async.i_sync_p               |prim_flop_2sync_157                         |    13|
|23    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_158                 |    13|
|24    |          u_sync_1                      |prim_generic_flop_159                       |     1|
|25    |          u_sync_2                      |prim_generic_flop_160                       |    12|
|26    |  \gen_filter[10].filter                |prim_filter_ctr_0                           |     2|
|27    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_148                         |     2|
|28    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_149                 |     2|
|29    |        u_sync_1                        |prim_generic_flop_150                       |     1|
|30    |        u_sync_2                        |prim_generic_flop_151                       |     1|
|31    |  \gen_filter[11].filter                |prim_filter_ctr_1                           |     2|
|32    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_144                         |     2|
|33    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_145                 |     2|
|34    |        u_sync_1                        |prim_generic_flop_146                       |     1|
|35    |        u_sync_2                        |prim_generic_flop_147                       |     1|
|36    |  \gen_filter[12].filter                |prim_filter_ctr_2                           |     2|
|37    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_140                         |     2|
|38    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_141                 |     2|
|39    |        u_sync_1                        |prim_generic_flop_142                       |     1|
|40    |        u_sync_2                        |prim_generic_flop_143                       |     1|
|41    |  \gen_filter[13].filter                |prim_filter_ctr_3                           |     2|
|42    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_136                         |     2|
|43    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_137                 |     2|
|44    |        u_sync_1                        |prim_generic_flop_138                       |     1|
|45    |        u_sync_2                        |prim_generic_flop_139                       |     1|
|46    |  \gen_filter[14].filter                |prim_filter_ctr_4                           |     2|
|47    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_132                         |     2|
|48    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_133                 |     2|
|49    |        u_sync_1                        |prim_generic_flop_134                       |     1|
|50    |        u_sync_2                        |prim_generic_flop_135                       |     1|
|51    |  \gen_filter[15].filter                |prim_filter_ctr_5                           |     2|
|52    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_128                         |     2|
|53    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_129                 |     2|
|54    |        u_sync_1                        |prim_generic_flop_130                       |     1|
|55    |        u_sync_2                        |prim_generic_flop_131                       |     1|
|56    |  \gen_filter[16].filter                |prim_filter_ctr_6                           |     2|
|57    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_124                         |     2|
|58    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_125                 |     2|
|59    |        u_sync_1                        |prim_generic_flop_126                       |     1|
|60    |        u_sync_2                        |prim_generic_flop_127                       |     1|
|61    |  \gen_filter[17].filter                |prim_filter_ctr_7                           |     2|
|62    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_120                         |     2|
|63    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_121                 |     2|
|64    |        u_sync_1                        |prim_generic_flop_122                       |     1|
|65    |        u_sync_2                        |prim_generic_flop_123                       |     1|
|66    |  \gen_filter[18].filter                |prim_filter_ctr_8                           |     2|
|67    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_116                         |     2|
|68    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_117                 |     2|
|69    |        u_sync_1                        |prim_generic_flop_118                       |     1|
|70    |        u_sync_2                        |prim_generic_flop_119                       |     1|
|71    |  \gen_filter[19].filter                |prim_filter_ctr_9                           |     2|
|72    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_112                         |     2|
|73    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_113                 |     2|
|74    |        u_sync_1                        |prim_generic_flop_114                       |     1|
|75    |        u_sync_2                        |prim_generic_flop_115                       |     1|
|76    |  \gen_filter[1].filter                 |prim_filter_ctr_10                          |     2|
|77    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_108                         |     2|
|78    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_109                 |     2|
|79    |        u_sync_1                        |prim_generic_flop_110                       |     1|
|80    |        u_sync_2                        |prim_generic_flop_111                       |     1|
|81    |  \gen_filter[20].filter                |prim_filter_ctr_11                          |     2|
|82    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_104                         |     2|
|83    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_105                 |     2|
|84    |        u_sync_1                        |prim_generic_flop_106                       |     1|
|85    |        u_sync_2                        |prim_generic_flop_107                       |     1|
|86    |  \gen_filter[21].filter                |prim_filter_ctr_12                          |     2|
|87    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_100                         |     2|
|88    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_101                 |     2|
|89    |        u_sync_1                        |prim_generic_flop_102                       |     1|
|90    |        u_sync_2                        |prim_generic_flop_103                       |     1|
|91    |  \gen_filter[22].filter                |prim_filter_ctr_13                          |     2|
|92    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_96                          |     2|
|93    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_97                  |     2|
|94    |        u_sync_1                        |prim_generic_flop_98                        |     1|
|95    |        u_sync_2                        |prim_generic_flop_99                        |     1|
|96    |  \gen_filter[23].filter                |prim_filter_ctr_14                          |     2|
|97    |    \gen_async.prim_flop_2sync          |prim_flop_2sync_92                          |     2|
|98    |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_93                  |     2|
|99    |        u_sync_1                        |prim_generic_flop_94                        |     1|
|100   |        u_sync_2                        |prim_generic_flop_95                        |     1|
|101   |  \gen_filter[24].filter                |prim_filter_ctr_15                          |     2|
|102   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_88                          |     2|
|103   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_89                  |     2|
|104   |        u_sync_1                        |prim_generic_flop_90                        |     1|
|105   |        u_sync_2                        |prim_generic_flop_91                        |     1|
|106   |  \gen_filter[25].filter                |prim_filter_ctr_16                          |     2|
|107   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_84                          |     2|
|108   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_85                  |     2|
|109   |        u_sync_1                        |prim_generic_flop_86                        |     1|
|110   |        u_sync_2                        |prim_generic_flop_87                        |     1|
|111   |  \gen_filter[26].filter                |prim_filter_ctr_17                          |     2|
|112   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_80                          |     2|
|113   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_81                  |     2|
|114   |        u_sync_1                        |prim_generic_flop_82                        |     1|
|115   |        u_sync_2                        |prim_generic_flop_83                        |     1|
|116   |  \gen_filter[27].filter                |prim_filter_ctr_18                          |     2|
|117   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_76                          |     2|
|118   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_77                  |     2|
|119   |        u_sync_1                        |prim_generic_flop_78                        |     1|
|120   |        u_sync_2                        |prim_generic_flop_79                        |     1|
|121   |  \gen_filter[28].filter                |prim_filter_ctr_19                          |     2|
|122   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_72                          |     2|
|123   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_73                  |     2|
|124   |        u_sync_1                        |prim_generic_flop_74                        |     1|
|125   |        u_sync_2                        |prim_generic_flop_75                        |     1|
|126   |  \gen_filter[29].filter                |prim_filter_ctr_20                          |     2|
|127   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_68                          |     2|
|128   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_69                  |     2|
|129   |        u_sync_1                        |prim_generic_flop_70                        |     1|
|130   |        u_sync_2                        |prim_generic_flop_71                        |     1|
|131   |  \gen_filter[2].filter                 |prim_filter_ctr_21                          |     2|
|132   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_64                          |     2|
|133   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_65                  |     2|
|134   |        u_sync_1                        |prim_generic_flop_66                        |     1|
|135   |        u_sync_2                        |prim_generic_flop_67                        |     1|
|136   |  \gen_filter[30].filter                |prim_filter_ctr_22                          |     2|
|137   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_60                          |     2|
|138   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_61                  |     2|
|139   |        u_sync_1                        |prim_generic_flop_62                        |     1|
|140   |        u_sync_2                        |prim_generic_flop_63                        |     1|
|141   |  \gen_filter[31].filter                |prim_filter_ctr_23                          |     2|
|142   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_56                          |     2|
|143   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_57                  |     2|
|144   |        u_sync_1                        |prim_generic_flop_58                        |     1|
|145   |        u_sync_2                        |prim_generic_flop_59                        |     1|
|146   |  \gen_filter[3].filter                 |prim_filter_ctr_24                          |     2|
|147   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_52                          |     2|
|148   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_53                  |     2|
|149   |        u_sync_1                        |prim_generic_flop_54                        |     1|
|150   |        u_sync_2                        |prim_generic_flop_55                        |     1|
|151   |  \gen_filter[4].filter                 |prim_filter_ctr_25                          |     2|
|152   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_48                          |     2|
|153   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_49                  |     2|
|154   |        u_sync_1                        |prim_generic_flop_50                        |     1|
|155   |        u_sync_2                        |prim_generic_flop_51                        |     1|
|156   |  \gen_filter[5].filter                 |prim_filter_ctr_26                          |     2|
|157   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_44                          |     2|
|158   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_45                  |     2|
|159   |        u_sync_1                        |prim_generic_flop_46                        |     1|
|160   |        u_sync_2                        |prim_generic_flop_47                        |     1|
|161   |  \gen_filter[6].filter                 |prim_filter_ctr_27                          |     2|
|162   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_40                          |     2|
|163   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_41                  |     2|
|164   |        u_sync_1                        |prim_generic_flop_42                        |     1|
|165   |        u_sync_2                        |prim_generic_flop_43                        |     1|
|166   |  \gen_filter[7].filter                 |prim_filter_ctr_28                          |     2|
|167   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_36                          |     2|
|168   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_37                  |     2|
|169   |        u_sync_1                        |prim_generic_flop_38                        |     1|
|170   |        u_sync_2                        |prim_generic_flop_39                        |     1|
|171   |  \gen_filter[8].filter                 |prim_filter_ctr_29                          |     2|
|172   |    \gen_async.prim_flop_2sync          |prim_flop_2sync_32                          |     2|
|173   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync_33                  |     2|
|174   |        u_sync_1                        |prim_generic_flop_34                        |     1|
|175   |        u_sync_2                        |prim_generic_flop_35                        |     1|
|176   |  \gen_filter[9].filter                 |prim_filter_ctr_30                          |     2|
|177   |    \gen_async.prim_flop_2sync          |prim_flop_2sync                             |     2|
|178   |      \gen_generic.u_impl_generic       |prim_generic_flop_2sync                     |     2|
|179   |        u_sync_1                        |prim_generic_flop                           |     1|
|180   |        u_sync_2                        |prim_generic_flop_31                        |     1|
|181   |  u_reg                                 |gpio_reg_top                                |   424|
|182   |    u_data_in                           |prim_subreg__parameterized1                 |    48|
|183   |    u_intr_state                        |prim_subreg                                 |    48|
|184   |    u_reg_if                            |tlul_adapter_reg                            |   324|
+------+----------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306602 ; free virtual = 390020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 349 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306593 ; free virtual = 390011
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2852.445 ; gain = 7.859 ; free physical = 306595 ; free virtual = 390013
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.547 ; gain = 0.000 ; free physical = 306446 ; free virtual = 389864
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.547 ; gain = 0.000 ; free physical = 307986 ; free virtual = 391418
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 90155783
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 2873.547 ; gain = 29.109 ; free physical = 308232 ; free virtual = 391651
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/util_temp_gpio_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/timing_temp_gpio_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2969.215 ; gain = 95.668 ; free physical = 302917 ; free virtual = 386358
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/power_temp_gpio_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/gpio/power_temp_gpio_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:53:41 2022...
real 85.25
user 93.09
sys 6.62
