# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/v/ALU.v" \
"../../../../CPU.srcs/sources_1/imports/v/ALUDec.v" \
"../../../../CPU.srcs/sources_1/imports/v/Controller.v" \
"../../../../CPU.srcs/sources_1/imports/v/IMem.v" \
"../../../../CPU.srcs/sources_1/imports/v/MainDec.v" \
"../../../../CPU.srcs/sources_1/imports/v/RAM.v" \
"../../../../CPU.srcs/sources_1/imports/v/RegFile.v" \
"../../../../CPU.srcs/sources_1/imports/lab_3/adder.v" \
"../../../../CPU.srcs/sources_1/new/datapath.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/eqcmp.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/flopenrc.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/floprc.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/hazard.v" \
"../../../../CPU.srcs/sources_1/imports/lab_3/mux2.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/mux3.v" \
"../../../../CPU.srcs/sources_1/imports/lab_4/pc.v" \
"../../../../CPU.srcs/sources_1/imports/lab_3/signext.v" \
"../../../../CPU.srcs/sources_1/imports/lab_3/sl2.v" \
"../../../../CPU.srcs/sources_1/new/mips.v" \
"../../../../CPU.srcs/sources_1/new/sim_CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
