
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022301                       # Number of seconds simulated
sim_ticks                                 22301367000                       # Number of ticks simulated
final_tick                                22301367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114419                       # Simulator instruction rate (inst/s)
host_op_rate                                   133887                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              663664591                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649212                       # Number of bytes of host memory used
host_seconds                                    33.60                       # Real time elapsed on the host
sim_insts                                     3844861                       # Number of instructions simulated
sim_ops                                       4499054                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           30528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        26926912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26957440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15888896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15888896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           420733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              421210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        248264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             248264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1368885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1207410828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1208779713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1368885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1368885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       712462873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            712462873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       712462873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1368885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1207410828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1921242586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      421210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     248264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    421210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   248264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               26957440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15886976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26957440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15888896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15537                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22301343500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                421210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               248264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  251026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  153586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    611.845594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   462.352421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.990232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6503      9.29%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7762     11.08%     20.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2707      3.87%     24.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2045      2.92%     27.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22752     32.49%     59.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1156      1.65%     61.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          977      1.40%     62.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2725      3.89%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23396     33.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.153816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.905886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.467706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         15372     99.10%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           20      0.13%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          110      0.71%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15490     99.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15511                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5639819000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13537506500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2106050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13389.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32139.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1208.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1208.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    712.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   375662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  223757                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33311.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                264380760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                144255375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1645722000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              803293200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1456515840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          11684503530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3130483500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            19129154205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            857.806528                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5062892500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     744640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   16492561250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                264985560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                144585375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1639482000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              805243680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1456515840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11649260430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3161421000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            19121493885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            857.461575                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5115914250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     744640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   16439576750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  262546                       # Number of BP lookups
system.cpu.branchPred.condPredicted            262546                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11274                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               192806                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  190076                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.584069                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    7691                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                114                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                         44602735                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             322883                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4087122                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      262546                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             197767                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      44235274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22704                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           402                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    310717                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4266                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           44569981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.110689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.848950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 43671308     97.98%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71116      0.16%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    90000      0.20%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48409      0.11%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   167496      0.38%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    23919      0.05%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    92165      0.21%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    50039      0.11%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   355529      0.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             44569981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.005886                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.091634                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   185938                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              43762023                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     89959                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                520709                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11352                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4851449                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11352                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   321800                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                27010169                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2995                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    408366                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16815299                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4765255                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   357                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    470                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63683                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16561197                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3591913                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14510253                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9609324                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1222                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3284327                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   307543                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2995635                       # count of insts added to the skid buffer
system.cpu.rename.exceptionEntryStallCycles            0                       # count of cycles rename stalled for exception entry serializing insts
system.cpu.rename.modifyProgramStatusStallCycles            0                       # count of cycles rename stalled for modifying CPRS reg serializing insts
system.cpu.rename.explicitSyncStallCycles            0                       # count of cycles rename stalled for explicit syncronization serializing insts
system.cpu.rename.otherStallCycles                  0                       # count of cycles rename stalled for other serializing insts
system.cpu.rename.serializeBeforeStallCycles            0                       # count of cycles rename stalled for before serializing insts
system.cpu.rename.serializeAfterStallCycles         2995                       # count of cycles rename stalled for after serializing insts
system.cpu.rename.exceptionEntrySerialInstNum            0                       # the number of exception entry serializing insts
system.cpu.rename.modifyProgramStatusSerialInstNum            0                       # the number of modifying CPSR registers serializing insts
system.cpu.rename.explicitSyncSerialInstNum            0                       # the number of explicit syncronization serializing insts
system.cpu.rename.otherSerialInstNum                0                       # the number of other serializing insts
system.cpu.rename.serializeBeforeNum                0                       # the number of before serializing insts
system.cpu.rename.serializeAfterNum                36                       # the number of before serializing insts
system.cpu.memDep0.insertedLoads              1561476                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1474825                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               356                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7599                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4496675                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              130242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4602903                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               217                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          127789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       159443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            138                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      44569981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.103274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.553871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            42224465     94.74%     94.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1530698      3.43%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              150367      0.34%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              114656      0.26%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              376538      0.84%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              128868      0.29%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               34241      0.08%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9619      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 529      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44569981                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     596      0.24%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 238201     95.88%     96.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9619      3.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150941      3.28%      3.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1416401     30.77%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.00%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    63      0.00%     34.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 433      0.01%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1561256     33.92%     67.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1473765     32.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4602903                       # Type of FU issued
system.cpu.iq.rate                           0.103198                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      248425                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.053971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           54022974                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4753860                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4581623                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1455                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                880                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          704                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4699649                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     738                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              534                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6629                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2238                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         43126                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11352                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14564                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              25272355                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4626917                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             16284                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1561476                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1474825                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             130093                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              25226289                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        11360                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11604                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4585076                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1558249                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17827                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3031787                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   212169                       # Number of branches executed
system.cpu.iew.exec_stores                    1473538                       # Number of stores executed
system.cpu.iew.exec_rate                     0.102798                       # Inst execution rate
system.cpu.iew.wb_sent                        4582839                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4582327                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1060885                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1389434                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.102736                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.763538                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          127840                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          130101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11320                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     44546624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.100997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.751553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     43297085     97.19%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       429388      0.96%     98.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       162474      0.36%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       198821      0.45%     98.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78114      0.18%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45675      0.10%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3869      0.01%     99.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        65374      0.15%     99.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       265824      0.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     44546624                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3844861                       # Number of instructions committed
system.cpu.commit.committedOps                4499054                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3027371                       # Number of memory references committed
system.cpu.commit.loads                       1554815                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                     211064                       # Number of branches committed
system.cpu.commit.fp_insts                        682                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4358269                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  206                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       140377      3.12%      3.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1330778     29.58%     32.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     32.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     32.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            422      0.01%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     32.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1554815     34.56%     67.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1472556     32.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4499054                       # Class of committed instruction
system.cpu.commit.bw_lim_events                265824                       # number cycles where commit BW limit reached
system.cpu.commit.totCriticalPathLength        534624                       # Total critical path length when mis-branch enters ROB
system.cpu.commit.numSerializingInsts          226241                       # Total number of serializing instructions
system.cpu.commit.avgCriticalPathLength      2.363073                       # Average critical path length when mis-branch enters ROB
system.cpu.rob.rob_reads                     48907694                       # The number of ROB reads
system.cpu.rob.rob_writes                     9277290                       # The number of ROB writes
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3844861                       # Number of Instructions Simulated
system.cpu.committedOps                       4499054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              11.600611                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        11.600611                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.086202                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.086202                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9328263                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2745860                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1072                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      458                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1168906                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   626979                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3447356                       # number of misc regfile reads
system.cpu.dcache.tags.replacements            436622                       # number of replacements
system.cpu.dcache.tags.tagsinuse           405.681344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2516467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            437134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.756740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7569206000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   405.681344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.792346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.792346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12836182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12836182                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1196222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1196222                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1320245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1320245                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2516467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2516467                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2516467                       # number of overall hits
system.cpu.dcache.overall_hits::total         2516467                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       277714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        277714                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       223657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       223657                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        81924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        81924                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       501371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         501371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       583295                       # number of overall misses
system.cpu.dcache.overall_misses::total        583295                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  21142346750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21142346750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18999579492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18999579492                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  40141926242                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40141926242                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  40141926242                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40141926242                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1473936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1473936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1543902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1543902                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        81924                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        81924                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3017838                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3017838                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3099762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3099762                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.188417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.188417                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.144865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.144865                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.166136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.166136                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188174                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76129.927731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76129.927731                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84949.630425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84949.630425                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80064.316129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80064.316129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68819.253109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68819.253109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2961584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             41747                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.941241                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       270582                       # number of writebacks
system.cpu.dcache.writebacks::total            270582                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       146160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       146160                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       146161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       146161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       146161                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       146161                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       131554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       131554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       223656                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       223656                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        81924                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        81924                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       355210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       355210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       437134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       437134                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9996097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9996097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18574490242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18574490242                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   6768286500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   6768286500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  28570587742                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28570587742                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  35338874242                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35338874242                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.089254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.144864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.144864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.117703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.141022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.141022                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75984.747708                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75984.747708                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83049.371544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83049.371544                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82616.650798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82616.650798                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80432.948796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80432.948796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80842.199971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80842.199971                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               120                       # number of replacements
system.cpu.icache.tags.tagsinuse           370.727634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              310081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            604.446394                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   370.727634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.724077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.724077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1243381                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1243381                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       310081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          310081                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        310081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           310081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       310081                       # number of overall hits
system.cpu.icache.overall_hits::total          310081                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           636                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          636                       # number of overall misses
system.cpu.icache.overall_misses::total           636                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46458000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46458000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46458000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46458000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46458000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46458000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       310717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       310717                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       310717                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       310717                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       310717                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       310717                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002047                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002047                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002047                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002047                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73047.169811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73047.169811                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73047.169811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73047.169811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73047.169811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73047.169811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37693250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37693250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37693250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37693250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37693250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37693250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73476.120858                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73476.120858                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73476.120858                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73476.120858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73476.120858                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73476.120858                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    388442                       # number of replacements
system.l2.tags.tagsinuse                 21671.263820                       # Cycle average of tags in use
system.l2.tags.total_refs                       63619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    420954                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.151131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9607414000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8876.415340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        135.705690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12659.142789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.386326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.661354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        19228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6310442                       # Number of tag accesses
system.l2.tags.data_accesses                  6310442                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                16383                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16419                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           270582                       # number of Writeback hits
system.l2.Writeback_hits::total                270582                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 16401                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16437                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   36                       # number of overall hits
system.l2.overall_hits::cpu.data                16401                       # number of overall hits
system.l2.overall_hits::total                   16437                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                477                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             197095                       # number of ReadReq misses
system.l2.ReadReq_misses::total                197572                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           223638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              223638                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              420733                       # number of demand (read+write) misses
system.l2.demand_misses::total                 421210                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                477                       # number of overall misses
system.l2.overall_misses::cpu.data             420733                       # number of overall misses
system.l2.overall_misses::total                421210                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36799000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  16352716750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     16389515750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  18332351250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18332351250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   34685068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34721867000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36799000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  34685068000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34721867000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           213478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              213991                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       270582                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            270582                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         223656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            223656                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            437134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               437647                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           437134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              437647                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.929825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.923257                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.923272                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999920                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.929825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.962481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962442                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.929825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.962481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962442                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 77146.750524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 82968.704178                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82954.648179                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 81973.328549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81973.328549                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77146.750524                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82439.618475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82433.624558                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77146.750524                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82439.618475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82433.624558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               248264                       # number of writebacks
system.l2.writebacks::total                    248264                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           477                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        197095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           197572                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       223638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         223638                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         420733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            421210                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        420733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           421210                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     30830000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  13904045250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13934875250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15520697750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15520697750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     30830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  29424743000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29455573000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     30830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  29424743000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29455573000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.929825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.923257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.923272                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999920                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.929825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.962481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.929825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.962481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962442                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64633.123690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 70544.890789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70530.617952                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69400.986192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69400.986192                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64633.123690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69936.855440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69930.849220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64633.123690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69936.855440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69930.849220                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              197572                       # Transaction distribution
system.membus.trans_dist::ReadResp             197572                       # Transaction distribution
system.membus.trans_dist::Writeback            248264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            223638                       # Transaction distribution
system.membus.trans_dist::ReadExResp           223638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1090684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1090684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1090684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42846336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42846336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42846336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            669474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  669474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              669474                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1749221000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2238263500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             213991                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            213991                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           270582                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           223656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          223656                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1144850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1145876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45293824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45326656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           708229                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 708229    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             708229                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          624696500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            864250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         735166250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
