Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 58. parse error, unexpected SIGNAL
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 70. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 71. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 72. Undefined symbol 'unidade'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 73. Undefined symbol 'dezena'.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 74. parse error, unexpected ELSIF
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 79. dezena: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 80. parse error, unexpected ELSIF
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 83. parse error, unexpected ELSE
Parsing "projeto_stx.prj": 0.04
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 58. parse error, unexpected SIGNAL
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 71. Undefined symbol 'transistor'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 72. Undefined symbol 'contador'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 73. Undefined symbol 'unidade'.
ERROR:HDLParsers:3312 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 74. Undefined symbol 'dezena'.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 75. parse error, unexpected ELSIF
ERROR:HDLParsers:1209 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 80. dezena: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 81. parse error, unexpected ELSIF
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 84. parse error, unexpected ELSE
Parsing "projeto_stx.prj": 0.04
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 90. parse error, unexpected IDENTIFIER, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 94. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 99. parse error, unexpected PROCESS, expecting IF
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 104. parse error, unexpected TOKBEGIN
Parsing "projeto_stx.prj": 0.03
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:3402 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 89. Read symbol =, expecting <= or := 
ERROR:HDLParsers:3402 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 93. Read symbol =, expecting <= or := 
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 104. parse error, unexpected TOKBEGIN
Parsing "projeto_stx.prj": 0.04
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
ERROR:HDLParsers:164 - "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" Line 104. parse error, unexpected TOKBEGIN
Parsing "projeto_stx.prj": 0.03
ERROR: vhpcomp failed
Process "Check Syntax for Simulation" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
Entity <projeto> (Architecture <Behavioral>) compiled.
Parsing "projeto_stx.prj": 0.03


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <mux> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <segmentos> in unit <projeto> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <$n0024>.
    Found 4-bit adder for signal <$n0025> created at line 83.
    Found 26-bit up counter for signal <contador>.
    Found 4-bit up counter for signal <dezena>.
    Found 4-bit register for signal <unidade>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of bonded IOBs:                 14  out of    232     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
04\p2 - multiplexador/_ngo" -nt timestamp -i -p xc3s500e-fg320-4 projeto.ngc
projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 04/P2 - Multiplexador/projeto.ngc' ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <mux> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <segmentos> in unit <projeto> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <$n0024>.
    Found 4-bit adder for signal <$n0025> created at line 82.
    Found 26-bit up counter for signal <contador>.
    Found 4-bit up counter for signal <dezena>.
    Found 4-bit register for signal <unidade>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of bonded IOBs:                 14  out of    232     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
04\p2 - multiplexador/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 04/P2 - Multiplexador/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.
Parsing "projeto_stx.prj": 0.02


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <mux> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <transistor> in unit <projeto> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <segmentos> in unit <projeto> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <$n0024>.
    Found 4-bit adder for signal <$n0025> created at line 82.
    Found 26-bit up counter for signal <contador>.
    Found 4-bit up counter for signal <dezena>.
    Found 4-bit register for signal <unidade>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of bonded IOBs:                 14  out of    232     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
04\p2 - multiplexador/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 04/P2 - Multiplexador/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <$n0026>.
    Found 4-bit adder for signal <$n0027> created at line 82.
    Found 26-bit up counter for signal <contador>.
    Found 4-bit up counter for signal <dezena>.
    Found 14-bit up counter for signal <mux>.
    Found 8-bit register for signal <segmentos>.
    Found 4-bit register for signal <transistor>.
    Found 4-bit register for signal <unidade>.
    Summary:
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Counters                         : 3
 14-bit up counter                 : 1
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 3
 4-bit register                    : 2
 8-bit register                    : 1
# Multiplexers                     : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
WARNING:Xst:1293 - FF/Latch  <transistor_3> has a constant value of 1 in block <projeto>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <transistor_2> has a constant value of 1 in block <projeto>.
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Program Files (x86)/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      70  out of   4656     1%  
 Number of Slice Flip Flops:            58  out of   9312     0%  
 Number of 4 input LUTs:               130  out of   9312     1%  
 Number of bonded IOBs:                 14  out of    232     6%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.727ns (Maximum Frequency: 102.807MHz)
   Minimum input arrival time before clock: 5.757ns
   Maximum output required time after clock: 8.062ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
"c:\users\eg\onedrive\faculdade\s13\linguagens e descrição de hardware\aula
04\p2 - multiplexador/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de
Hardware/Aula 04/P2 - Multiplexador/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/PROJETO is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd, now is C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd
WARNING:HDLParsers:3215 - Unit work/PROJETO/BEHAVIORAL is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd, now is C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd
Compiling vhdl file "C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd" in Library work.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <projeto> (Architecture <behavioral>).
Entity <projeto> analyzed. Unit <projeto> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <projeto>.
    Related source file is "C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <$n0026>.
    Found 4-bit adder for signal <$n0027> created at line 82.
    Found 26-bit up counter for signal <contador>.
    Found 4-bit up counter for signal <dezena>.
    Found 14-bit up counter for signal <mux>.
    Found 8-bit register for signal <segmentos>.
    Found 4-bit register for signal <transistor>.
    Found 4-bit register for signal <unidade>.
    Summary:
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <projeto> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 4-bit adder                       : 1
# Counters                         : 3
 14-bit up counter                 : 1
 26-bit up counter                 : 1
 4-bit up counter                  : 1
# Registers                        : 3
 4-bit register                    : 2
 8-bit register                    : 1
# Multiplexers                     : 1
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <projeto> ...
WARNING:Xst:1293 - FF/Latch  <transistor_3> has a constant value of 1 in block <projeto>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <transistor_2> has a constant value of 1 in block <projeto>.
Loading device for application Rf_Device from file '3s500e.nph' in environment C:/Users/Felipe/Desktop/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block projeto, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      70  out of   4656     1%  
 Number of Slice Flip Flops:            58  out of   9312     0%  
 Number of 4 input LUTs:               130  out of   9312     1%  
 Number of bonded IOBs:                 14  out of    232     6%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 58    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.727ns (Maximum Frequency: 102.807MHz)
   Minimum input arrival time before clock: 5.757ns
   Maximum output required time after clock: 8.062ns
   Maximum combinational path delay: No path found

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p2 -
multiplexador/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Check Syntax for Simulation".

WARNING:HDLParsers:3215 - Unit isim_temp/PROJETO is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd, now is C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd
WARNING:HDLParsers:3215 - Unit isim_temp/PROJETO/BEHAVIORAL is now defined in a different file: was C:/Users/EG/OneDrive/Faculdade/S13/Linguagens e Descrição de Hardware/Aula 04/P2 - Multiplexador/projeto.vhd, now is C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd
Compiling vhdl file "C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.vhd" in Library isim_temp.
Entity <projeto> compiled.
Entity <projeto> (Architecture <behavioral>) compiled.
Parsing "projeto_stx.prj": 0.03


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd "c:\users\felipe\desktop\p2 -
multiplexador/_ngo" -nt timestamp -uc projeto.ucf -p xc3s500e-fg320-4
projeto.ngc projeto.ngd 

Reading NGO file 'C:/Users/Felipe/Desktop/P2 - Multiplexador/projeto.ngc' ...

Applying constraints in "projeto.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "projeto.ngd" ...

Writing NGDBUILD log file "projeto.bld"...

NGDBUILD done.




Started process "Map".

Using target part "3s500efg320-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          58 out of   9,312    1%
  Number of 4 input LUTs:             117 out of   9,312    1%
Logic Distribution:
  Number of occupied Slices:                           69 out of   4,656    1%
    Number of Slices containing only related logic:      69 out of      69  100%
    Number of Slices containing unrelated logic:          0 out of      69    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            131 out of   9,312    1%
  Number used as logic:                117
  Number used as a route-thru:          14
  Number of bonded IOBs:               14 out of     232    6%
  Number of GCLKs:                     1 out of      24    4%

Total equivalent gate count for design:  1,418
Additional JTAG gate count for IOBs:  672
Peak Memory Usage:  192 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "projeto_map.mrp" for details.




Started process "Place & Route".




Constraints file: projeto.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.13 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 24      4%
   Number of External IBUFs            2 out of 232     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs            12 out of 176     6%
      Number of LOCed IOBs            12 out of 12    100%

   Number of Slices                   69 out of 4656    1%
      Number of SLICEMs                0 out of 2328    0%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989805) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.8
.....
..
Phase 5.8 (Checksum:99c077) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Writing design to file projeto.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 546 unrouted;       REAL time: 5 secs 

Phase 2: 509 unrouted;       REAL time: 5 secs 

Phase 3: 82 unrouted;       REAL time: 5 secs 

Phase 4: 82 unrouted; (65)      REAL time: 5 secs 

Phase 5: 82 unrouted; (0)      REAL time: 5 secs 

Phase 6: 82 unrouted; (0)      REAL time: 5 secs 

Phase 7: 0 unrouted; (0)      REAL time: 5 secs 

Phase 8: 0 unrouted; (0)      REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP | BUFGMUX_X2Y11| No   |   36 |  0.020     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 10 ns H | 10.000ns   | 9.833ns    | 14   
  IGH 50%                                   |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 5 secs 

Peak Memory Usage:  169 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file projeto.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '3s500e.nph' in environment
C:/Users/Felipe/Desktop/Xilinx.
   "projeto" is an NCD, version 3.1, device xc3s500e, package fg320, speed -4

Analysis completed Wed Apr 03 19:57:09 2024
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 







Started process "Generate Programming File".


