#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 15 19:09:43 2020
# Process ID: 28765
# Current directory: /home/caohy/work/kcu_10gbaser_tpu
# Command line: vivado
# Log file: /home/caohy/work/kcu_10gbaser_tpu/vivado.log
# Journal file: /home/caohy/work/kcu_10gbaser_tpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rs_decoder' is locked:
* IP 'rs_decoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_decoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-2162] IP 'rs_encoder' is locked:
* IP 'rs_encoder' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
WARNING: [IP_Flow 19-5178] IP rs_encoder will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 6891.793 ; gain = 343.004 ; free physical = 55564 ; free virtual = 61328
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 7470.074 ; gain = 0.000 ; free physical = 55114 ; free virtual = 61191
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 7470.074 ; gain = 0.000 ; free physical = 55115 ; free virtual = 61191
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_ri'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_ri'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_ri'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_ri'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_ri'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_ri'...
catch { config_ip_cache -export [get_ips -all dds_ri] }
export_ip_user_files -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci]
launch_runs -jobs 16 dds_ri_synth_1
[Sun Oct 18 18:55:37 2020] Launched dds_ri_synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/dds_ri_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.xci] -directory /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files -ipstatic_source_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/modelsim} {questa=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/questa} {ies=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/ies} {xcelium=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/vcs} {riviera=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7627.340 ; gain = 0.000 ; free physical = 53414 ; free virtual = 59837
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 7627.340 ; gain = 0.000 ; free physical = 53414 ; free virtual = 59837
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_rq'...
catch { config_ip_cache -export [get_ips -all dds_rq] }
export_ip_user_files -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
launch_runs -jobs 16 dds_rq_synth_1
[Sun Oct 18 18:58:37 2020] Launched dds_rq_synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/dds_rq_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -directory /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files -ipstatic_source_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/modelsim} {questa=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/questa} {ies=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/ies} {xcelium=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/vcs} {riviera=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dds_rq] /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
INFO: [Project 1-386] Moving file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' from fileset 'dds_rq' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_rq'...
catch { config_ip_cache -export [get_ips -all dds_rq] }
export_ip_user_files -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
launch_runs -jobs 16 dds_rq_synth_1
[Sun Oct 18 18:59:59 2020] Launched dds_rq_synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/dds_rq_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -directory /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files -ipstatic_source_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/modelsim} {questa=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/questa} {ies=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/ies} {xcelium=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/vcs} {riviera=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7701.832 ; gain = 0.000 ; free physical = 54447 ; free virtual = 60920
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.Parameter_Entry {System_Parameters} CONFIG.Output_Frequency1 {25} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {30} CONFIG.Output_Width {8} CONFIG.Latency {5} CONFIG.PINC1 {110011001100110011001100110}] [get_ips dds_rq]
generate_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_rq'...
catch { config_ip_cache -export [get_ips -all dds_rq] }
export_ip_user_files -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -no_script -sync -force -quiet
reset_run dds_rq_synth_1
launch_runs -jobs 16 dds_rq_synth_1
[Sun Oct 18 20:02:23 2020] Launched dds_rq_synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/dds_rq_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -directory /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files -ipstatic_source_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/modelsim} {questa=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/questa} {ies=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/ies} {xcelium=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/vcs} {riviera=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7701.832 ; gain = 0.000 ; free physical = 54306 ; free virtual = 60798
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci] -no_script -reset -force -quiet
remove_files  -fileset dds_rq /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci
INFO: [Project 1-386] Moving file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq/dds_rq.xci' from fileset 'dds_rq' to fileset 'sources_1'.
file delete -force /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_rq
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_rq
set_property -dict [list CONFIG.Component_Name {dds_rq} CONFIG.DDS_Clock_Rate {250} CONFIG.Output_Selection {Sine} CONFIG.Output_Frequency1 {25} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {30} CONFIG.Output_Width {8} CONFIG.PINC1 {110011001100110011001100110}] [get_ips dds_rq]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dds_rq' to 'dds_rq' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_rq'...
generate_target all [get_files  /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_rq'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_rq'...
catch { config_ip_cache -export [get_ips -all dds_rq] }
export_ip_user_files -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.xci]
launch_runs -jobs 16 dds_rq_synth_1
[Sun Oct 18 20:11:21 2020] Launched dds_rq_synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/dds_rq_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.xci] -directory /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files -ipstatic_source_dir /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/modelsim} {questa=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/questa} {ies=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/ies} {xcelium=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/vcs} {riviera=/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7774.656 ; gain = 0.000 ; free physical = 53065 ; free virtual = 59565
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Sun Oct 18 20:19:37 2020] Launched synth_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/synth_1/runme.log
[Sun Oct 18 20:19:37 2020] Launched impl_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Sun Oct 18 23:00:23 2020] Launched impl_1...
Run output will be captured here: /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_6
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_reg_fd_v12_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_14
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_lut6_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_base_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_fabric_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_legacy'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14_viv'
INFO: [VRFC 10-3107] analyzing entity 'c_addsub_v12_0_14'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sim/sub_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sub_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/sim/mult_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/sim/add_ddc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add_ddc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd" into library xil_defaultlib
ERROR: [VRFC 10-3006] '/tools/Xilinx/Vivado/2019.2/data/xsim/ip/dds_compiler_v6_0_19/dds_compiler_v6_0_19.vdbl' needs to be re-saved since 'xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg' changed
ERROR: [VRFC 10-3032] 'dds_compiler_v6_0_19.dds_compiler_v6_0_19' failed to restore
ERROR: [VRFC 10-2987] 'dds_compiler_v6_0_19' is not compiled in library 'dds_compiler_v6_0_19' [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'dds_rq'
ERROR: [VRFC 10-3782] unit 'dds_rq' ignored due to previous errors [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/sim/dds_rq.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7774.656 ; gain = 0.000 ; free physical = 52982 ; free virtual = 60115
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 23:42:20 2020...
