<stg><name>dut</name>


<trans_list>

<trans id="14" from="1" to="2">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="15" from="2" to="3">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V = add i32 %tmp_V_2, %tmp_V_1

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [8 x i8]* @ap_fifo_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [8 x i8]* @ap_fifo_str)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0">
<![CDATA[
:9  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="16" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="17" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="18" toId="4">
</dataflow>
<dataflow id="20" from="strm_in_V_V" to="tmp_V_1" fromId="16" toId="4">
</dataflow>
<dataflow id="21" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_2" fromId="18" toId="5">
</dataflow>
<dataflow id="22" from="strm_in_V_V" to="tmp_V_2" fromId="16" toId="5">
</dataflow>
<dataflow id="23" from="tmp_V_2" to="tmp_V" fromId="5" toId="6">
</dataflow>
<dataflow id="24" from="tmp_V_1" to="tmp_V" fromId="4" toId="6">
</dataflow>
<dataflow id="26" from="_ssdm_op_SpecInterface" to="empty" fromId="25" toId="7">
</dataflow>
<dataflow id="27" from="strm_out_V_V" to="empty" fromId="17" toId="7">
</dataflow>
<dataflow id="29" from="ap_fifo_str" to="empty" fromId="28" toId="7">
</dataflow>
<dataflow id="31" from="stg_30" to="empty" fromId="30" toId="7">
</dataflow>
<dataflow id="32" from="stg_30" to="empty" fromId="30" toId="7">
</dataflow>
<dataflow id="33" from="stg_30" to="empty" fromId="30" toId="7">
</dataflow>
<dataflow id="34" from="stg_30" to="empty" fromId="30" toId="7">
</dataflow>
<dataflow id="36" from="p_str" to="empty" fromId="35" toId="7">
</dataflow>
<dataflow id="37" from="p_str" to="empty" fromId="35" toId="7">
</dataflow>
<dataflow id="38" from="ap_fifo_str" to="empty" fromId="28" toId="7">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="empty_3" fromId="25" toId="8">
</dataflow>
<dataflow id="40" from="strm_in_V_V" to="empty_3" fromId="16" toId="8">
</dataflow>
<dataflow id="41" from="ap_fifo_str" to="empty_3" fromId="28" toId="8">
</dataflow>
<dataflow id="42" from="stg_30" to="empty_3" fromId="30" toId="8">
</dataflow>
<dataflow id="43" from="stg_30" to="empty_3" fromId="30" toId="8">
</dataflow>
<dataflow id="44" from="stg_30" to="empty_3" fromId="30" toId="8">
</dataflow>
<dataflow id="45" from="stg_30" to="empty_3" fromId="30" toId="8">
</dataflow>
<dataflow id="46" from="p_str" to="empty_3" fromId="35" toId="8">
</dataflow>
<dataflow id="47" from="p_str" to="empty_3" fromId="35" toId="8">
</dataflow>
<dataflow id="48" from="ap_fifo_str" to="empty_3" fromId="28" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="stg_9" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="strm_in_V_V" to="stg_9" fromId="16" toId="9">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="49" toId="10">
</dataflow>
<dataflow id="53" from="strm_out_V_V" to="stg_10" fromId="17" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="stg_11" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="dut_str" to="stg_11" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_12" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="strm_out_V_V" to="stg_12" fromId="17" toId="12">
</dataflow>
<dataflow id="61" from="tmp_V" to="stg_12" fromId="6" toId="12">
</dataflow>
</dataflows>


</stg>
