# üöÄ –ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤

–≠—Ç–æ—Ç –∏–Ω—Å—Ç—Ä—É–º–µ–Ω—Ç –ø–æ–∑–≤–æ–ª—è–µ—Ç –±—ã—Å—Ç—Ä–æ —Å–æ–∑–¥–∞–≤–∞—Ç—å –Ω–æ–≤—ã–µ FPGA –ø—Ä–æ–µ–∫—Ç—ã —Å –æ—Ä–≥–∞–Ω–∏–∑–æ–≤–∞–Ω–Ω–æ–π —Å—Ç—Ä—É–∫—Ç—É—Ä–æ–π —Ñ–∞–π–ª–æ–≤.

## üìã –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ

```bash
# –ü–æ–∫–∞–∑–∞—Ç—å —Å–ø—Ä–∞–≤–∫—É
./create_fpga_project.sh --help

# –°–æ–∑–¥–∞—Ç—å –ø—Ä–æ–µ–∫—Ç —Å –∏–º–µ–Ω–µ–º "my_project" –¥–ª—è Spartan-6 (–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é)
./create_fpga_project.sh my_project

# –°–æ–∑–¥–∞—Ç—å –ø—Ä–æ–µ–∫—Ç –¥–ª—è Spartan-7
./create_fpga_project.sh uart_controller spartan7

# –°–æ–∑–¥–∞—Ç—å –ø—Ä–æ–µ–∫—Ç –¥–ª—è Artix-7
./create_fpga_project.sh dsp_filter artix7
```

## üèóÔ∏è –°—Ç—Ä—É–∫—Ç—É—Ä–∞ —Å–æ–∑–¥–∞–≤–∞–µ–º–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞

```
project_name/
‚îú‚îÄ‚îÄ src/                    # –ò—Å—Ö–æ–¥–Ω—ã–µ —Ñ–∞–π–ª—ã
‚îÇ   ‚îú‚îÄ‚îÄ project_name.v      # –û—Å–Ω–æ–≤–Ω–æ–π Verilog –º–æ–¥—É–ª—å
‚îÇ   ‚îî‚îÄ‚îÄ pinout.ucf          # –§–∞–π–ª –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π
‚îú‚îÄ‚îÄ build/                  # –ì–æ—Ç–æ–≤—ã–µ —Ñ–∞–π–ª—ã –¥–ª—è –ø—Ä–æ—à–∏–≤–∫–∏
‚îú‚îÄ‚îÄ scripts/                # –°–∫—Ä–∏–ø—Ç—ã —Å–±–æ—Ä–∫–∏
‚îÇ   ‚îî‚îÄ‚îÄ compile.sh          # –°–∫—Ä–∏–ø—Ç –∫–æ–º–ø–∏–ª—è—Ü–∏–∏
‚îú‚îÄ‚îÄ temp/                   # –í—Ä–µ–º–µ–Ω–Ω—ã–µ —Ñ–∞–π–ª—ã (–∏–≥–Ω–æ—Ä–∏—Ä—É—é—Ç—Å—è git)
‚îú‚îÄ‚îÄ docs/                   # –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è
‚îú‚îÄ‚îÄ .gitignore              # –ò—Å–∫–ª—é—á–µ–Ω–∏—è –¥–ª—è git
‚îú‚îÄ‚îÄ Makefile                # –ö–æ–º–∞–Ω–¥—ã —Å–±–æ—Ä–∫–∏
‚îî‚îÄ‚îÄ README.md               # –î–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è –ø—Ä–æ–µ–∫—Ç–∞
```

## üéØ –ü–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ–º—ã–µ FPGA

| –¢–∏–ø FPGA | –£—Å—Ç—Ä–æ–π—Å—Ç–≤–æ        | –¢–∞–∫—Ç–æ–≤–∞—è —á–∞—Å—Ç–æ—Ç–∞ |
| -------- | ----------------- | ---------------- |
| spartan6 | xc6slx25-ftg256-3 | 25 –ú–ì—Ü           |
| spartan7 | xc7s25-csga324-1  | 100 –ú–ì—Ü          |
| artix7   | xc7a35t-cpg236-1  | 100 –ú–ì—Ü          |

## üîß –ö–æ–º–∞–Ω–¥—ã –¥–ª—è —Ä–∞–±–æ—Ç—ã —Å –ø—Ä–æ–µ–∫—Ç–æ–º

–ü–æ—Å–ª–µ —Å–æ–∑–¥–∞–Ω–∏—è –ø—Ä–æ–µ–∫—Ç–∞ –ø–µ—Ä–µ–π–¥–∏—Ç–µ –≤ –µ–≥–æ –¥–∏—Ä–µ–∫—Ç–æ—Ä–∏—é –∏ –∏—Å–ø–æ–ª—å–∑—É–π—Ç–µ:

```bash
# –°–±–æ—Ä–∫–∞ –ø—Ä–æ–µ–∫—Ç–∞
make build

# –û—á–∏—Å—Ç–∫–∞ –≤—Ä–µ–º–µ–Ω–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤
make clean

# –ü–æ–ª–Ω–∞—è –æ—á–∏—Å—Ç–∫–∞ (–≤–∫–ª—é—á–∞—è build)
make distclean

# –ü–æ–∫–∞–∑–∞—Ç—å –≤—Å–µ –¥–æ—Å—Ç—É–ø–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã
make help

# –ü–æ–∫–∞–∑–∞—Ç—å —Å—Ç—Ä—É–∫—Ç—É—Ä—É –ø—Ä–æ–µ–∫—Ç–∞
make tree
```

## ‚ö†Ô∏è –í–∞–∂–Ω—ã–µ –∑–∞–º–µ—á–∞–Ω–∏—è

1. **–ù–∞—Å—Ç—Ä–æ–π—Ç–µ –ø–∏–Ω—ã**: –û–±—è–∑–∞—Ç–µ–ª—å–Ω–æ –æ—Ç—Ä–µ–¥–∞–∫—Ç–∏—Ä—É–π—Ç–µ `src/pinout.ucf` –≤ —Å–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤–∏–∏ —Å –≤–∞—à–µ–π –ø–ª–∞—Ç–æ–π
2. **ISE Environment**: –£–±–µ–¥–∏—Ç–µ—Å—å, —á—Ç–æ Xilinx ISE –Ω–∞—Å—Ç—Ä–æ–µ–Ω –≤ —Å–∏—Å—Ç–µ–º–µ
3. **–ò–º–µ–Ω–∞ –ø—Ä–æ–µ–∫—Ç–æ–≤**: –ò—Å–ø–æ–ª—å–∑—É–π—Ç–µ —Ç–æ–ª—å–∫–æ –±—É–∫–≤—ã, —Ü–∏—Ñ—Ä—ã, –¥–µ—Ñ–∏—Å—ã –∏ –ø–æ–¥—á–µ—Ä–∫–∏–≤–∞–Ω–∏—è

## üé® –í–æ–∑–º–æ–∂–Ω–æ—Å—Ç–∏ —à–∞–±–ª–æ–Ω–∞

–°–æ–∑–¥–∞–Ω–Ω—ã–π –ø—Ä–æ–µ–∫—Ç –≤–∫–ª—é—á–∞–µ—Ç:

- ‚úÖ –ë–∞–∑–æ–≤—ã–π –º–æ–¥—É–ª—å —Å –º–∏–≥–∞—é—â–∏–º —Å–≤–µ—Ç–æ–¥–∏–æ–¥–æ–º
- ‚úÖ –ü—Ä–∞–≤–∏–ª—å–Ω—ã–µ –ø–∞—Ä–∞–º–µ—Ç—Ä—ã —á–∞—Å—Ç–æ—Ç—ã –¥–ª—è –≤—ã–±—Ä–∞–Ω–Ω–æ–π FPGA
- ‚úÖ –û—Ç–ª–∞–¥–æ—á–Ω—ã–π –≤—ã–≤–æ–¥
- ‚úÖ –°–±—Ä–æ—Å –ø–æ –Ω–∏–∑–∫–æ–º—É —É—Ä–æ–≤–Ω—é
- ‚úÖ –°–æ–≤—Ä–µ–º–µ–Ω–Ω—ã–π Verilog –∫–æ–¥ —Å –ø–∞—Ä–∞–º–µ—Ç—Ä–∞–º–∏
- ‚úÖ –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫—É—é —Å–±–æ—Ä–∫—É —á–µ—Ä–µ–∑ Makefile
- ‚úÖ Git-–≥–æ—Ç–æ–≤–Ω–æ—Å—Ç—å (.gitignore)
- ‚úÖ –ü–æ–¥—Ä–æ–±–Ω—É—é –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—é

## üîç –ü—Ä–∏–º–µ—Ä—ã –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è

```bash
# –ü—Ä–æ—Å—Ç–æ–π –ø—Ä–æ–µ–∫—Ç –º–∏–≥–∞–Ω–∏—è —Å–≤–µ—Ç–æ–¥–∏–æ–¥–∞
./create_fpga_project.sh led_blink

# UART –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä –¥–ª—è Spartan-7
./create_fpga_project.sh uart_ctrl spartan7

# DSP —Ñ–∏–ª—å—Ç—Ä –¥–ª—è Artix-7
./create_fpga_project.sh fir_filter artix7

# I2C –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä
./create_fpga_project.sh i2c_master

# VGA –∫–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä
./create_fpga_project.sh vga_controller
```

## üöÄ –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç

1. –°–æ–∑–¥–∞–π—Ç–µ –ø—Ä–æ–µ–∫—Ç: `./create_fpga_project.sh my_awesome_project`
2. –ü–µ—Ä–µ–π–¥–∏—Ç–µ –≤ –ø–∞–ø–∫—É: `cd my_awesome_project`
3. –ù–∞—Å—Ç—Ä–æ–π—Ç–µ –ø–∏–Ω—ã –≤: `src/pinout.ucf`
4. –°–æ–±–µ—Ä–∏—Ç–µ –ø—Ä–æ–µ–∫—Ç: `make build`
5. –ü—Ä–æ—à–µ–π—Ç–µ FPGA —Ñ–∞–π–ª–æ–º: `build/my_awesome_project.bit`

---

**–ê–≤—Ç–æ—Ä**: –°–æ–∑–¥–∞–Ω–æ –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä–æ–º FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤  
**–î–∞—Ç–∞**: $(date +%Y-%m-%d)
