# Anurag Iyer's Assignment submission

# Part A
Contains warmup questions regarding Boolean Algebra.

# Part B
## Logic Gate Implementation
contains verilog code for different Logic gates

`AND_GATE.v` - AND GATE implementation
`OR_GATE.v` - OR GATE implementation
`XOR_GATE.v` - XOR GATE implementation


# Part C
A Majority Voter that gives HIGH output when any 2 of the 3 inputs are , otherwise LOW.
`MAJORITY_VOTER.v` - Solving the problem implementation


