--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_traffic_light_cntrl.twx top_traffic_light_cntrl.ncd -o
top_traffic_light_cntrl.twr top_traffic_light_cntrl.pcf -ucf
top_traffic_light_cntrl.ucf

Design file:              top_traffic_light_cntrl.ncd
Physical constraint file: top_traffic_light_cntrl.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_n     |    1.904(R)|      SLOW  |   -0.170(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
e_light<0>  |         9.399(R)|      SLOW  |         5.023(R)|      FAST  |clk_BUFGP         |   0.000|
e_light<1>  |         9.159(R)|      SLOW  |         4.859(R)|      FAST  |clk_BUFGP         |   0.000|
n_light<0>  |         8.393(R)|      SLOW  |         4.429(R)|      FAST  |clk_BUFGP         |   0.000|
n_light<1>  |         8.659(R)|      SLOW  |         4.061(R)|      FAST  |clk_BUFGP         |   0.000|
s_light<0>  |         8.205(R)|      SLOW  |         4.287(R)|      FAST  |clk_BUFGP         |   0.000|
w_light<0>  |         8.992(R)|      SLOW  |         4.751(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.723|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul 16 11:03:57 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



