m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/simulation/questa
T_opt
!s110 1723796175
V`zOUIcHKb]EcTCkhR7j`n0
04 9 4 work tb_mux2_1 fast 0
=1-002b674aeb7f-66bf0acf-174-1adc
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vmux2_1
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v
Z3 !s110 1723796174
!i10b 1
!s100 HklR?<0RBWiA6lC1LoU>O3
IPaXV=m9@jF4Djb:jA5;_U1
R1
w1723190730
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v
!i122 0
L0 1 13
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1723796174.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL/mux2_1.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_mux2_1
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v
R3
!i10b 1
!s100 @^@EgL>TQFW1XE5HQjT?n1
IIDXXKcDB5oR<c?5C06cmk2
R1
w1723191555
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v
!i122 1
L0 3 55
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim/tb_mux2_1.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/2_MUX/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
