module Memory256_16bits();
	reg [7:0]addr;
	reg [15:0]Din;
	reg clk,en;
	wire [15:0]Dout;
	
	Memory256_16bitse M0(addr,Din,clk,en,Dout);
	
	integer i;
	
	always #10 clk = ~clk;
	initial begin
		
		addr=0;
		Din=0;
		clk=0;
		en=0;
		
		for (i=0;<15;i=i+1)begin
			if (i==0)begin
				en=0;
				Din={$random}65536;
				addr={$random}256;
			end
			
			else begin
				en=1;
				addr={$random}256;
				Din={$random}65536;
			end
			
		end
	end

endmodule
