#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 18 23:20:01 2021
# Process ID: 5760
# Current directory: C:/Users/lenovo/Desktop/homework/Conv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13132 C:\Users\lenovo\Desktop\homework\Conv\Conv.xpr
# Log file: C:/Users/lenovo/Desktop/homework/Conv/vivado.log
# Journal file: C:/Users/lenovo/Desktop/homework/Conv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/homework/Conv/Conv.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/lenovo/Desktop/homework/Conv/Conv.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.965 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sources_1/new/Conv53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_53
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sources_1/new/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder20
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sources_1/new/adder32.v:25]
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module shifterl_1bit
INFO: [VRFC 10-311] analyzing module shifterl_2bit
INFO: [VRFC 10-311] analyzing module shifterl_3bit
INFO: [VRFC 10-311] analyzing module shifterl_4bit
INFO: [VRFC 10-311] analyzing module shifterl_5bit
INFO: [VRFC 10-311] analyzing module shifterl_6bit
INFO: [VRFC 10-311] analyzing module shifterl_7bit
INFO: [VRFC 10-311] analyzing module shifterr_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/homework/Conv/Conv.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim'
"xelab -wto 060feff7381549cfa21396ea49b37930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 060feff7381549cfa21396ea49b37930 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shifterr_1bit
Compiling module xil_defaultlib.shifterl_1bit
Compiling module xil_defaultlib.shifterl_2bit_default
Compiling module xil_defaultlib.shifterl_3bit_default
Compiling module xil_defaultlib.shifterl_4bit_default
Compiling module xil_defaultlib.shifterl_5bit_default
Compiling module xil_defaultlib.shifterl_6bit_default
Compiling module xil_defaultlib.shifterl_7bit_default
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.multiplier_default
Compiling module xil_defaultlib.adder20
Compiling module xil_defaultlib.Conv
Compiling module xil_defaultlib.Conv_53
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 18 23:21:49 2021. For additional details about this file, please refer to the WebTalk help file at E:/Vivado/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 18 23:21:49 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/homework/Conv/Conv.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1135.965 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lenovo/Desktop/homework/Conv/Conv.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 18 23:34:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/homework/Conv/Conv.runs/synth_1/runme.log
[Sat Dec 18 23:34:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/homework/Conv/Conv.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210251A08870]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210251A08870]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2855.039 ; gain = 1719.074
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/homework/Conv/Conv.runs/impl_1/display.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lenovo/Desktop/homework/Conv/Conv.runs/impl_1/display.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2877.352 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2891.293 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 00:04:30 2021...
