{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733429542061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733429542061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 03:12:21 2024 " "Processing started: Fri Dec 06 03:12:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733429542061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733429542061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733429542061 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733429542391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_comp " "Found entity 1: xor_comp" {  } { { "RISC_V/xor_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/xor_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "RISC_V/xor_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_mod2 " "Found entity 1: wrapper_mod2" {  } { { "RISC_V/wrapper_mod2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/wrapper_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wb_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_cycle " "Found entity 1: wb_cycle" {  } { { "RISC_V/wb_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/wb_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sub_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "RISC_V/sub_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/sub_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/store_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_inst " "Found entity 1: store_inst" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/store_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_32bit " "Found entity 1: srl_32bit" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/srl_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32bit " "Found entity 1: sra_32bit" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/sra_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/slt_sltu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt_sltu_comp " "Found entity 1: slt_sltu_comp" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/slt_sltu_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_overflow " "Found entity 1: shift_overflow" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/shift_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_left_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bit " "Found entity 1: shift_left_32bit" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/shift_left_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_comp " "Found entity 1: shift_comp" {  } { { "RISC_V/shift_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/shift_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipeline_riscv_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_riscv_mod2 " "Found entity 1: pipeline_riscv_mod2" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/pipeline_riscv_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_comp " "Found entity 1: or_comp" {  } { { "RISC_V/or_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/or_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "RISC_V/or_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux10to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1_32bit " "Found entity 1: mux10to1_32bit" {  } { { "RISC_V/mux10to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mux10to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux3to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "RISC_V/mux3to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mux3to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "RISC_V/mux2to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mux2to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_5bitlow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_5BITLOW " "Found entity 1: MUX2TO1_5BITLOW" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/MUX2TO1_5BITLOW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1BIT " "Found entity 1: MUX2TO1_1BIT" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/MUX2TO1_1BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cycle " "Found entity 1: mem_cycle" {  } { { "RISC_V/mem_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mem_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_slave " "Found entity 1: mag_comparator_4bit_slave" {  } { { "RISC_V/mag_comparator_4bit_slave.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mag_comparator_4bit_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_master " "Found entity 1: mag_comparator_4bit_master" {  } { { "RISC_V/mag_comparator_4bit_master.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/mag_comparator_4bit_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/load_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_inst " "Found entity 1: load_inst" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/load_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/inverter_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter_32bit " "Found entity 1: inverter_32bit" {  } { { "RISC_V/inverter_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/inverter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fulladder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "RISC_V/fulladder_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/fulladder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_ctr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctr_unit " "Found entity 1: forward_ctr_unit" {  } { { "RISC_V/forward_ctr_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/forward_ctr_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fetch_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "RISC_V/fetch_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/fetch_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/execute_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/execute_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.sv(106) " "Verilog HDL information at dmem.sv(106): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/dmem.sv" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733429542480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "RISC_V/decode_hex.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/decode_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/decode_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/d_ff_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit " "Found entity 1: D_FF_32bit" {  } { { "RISC_V/D_FF_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/D_FF_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_un.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Un " "Found entity 1: Comparator_Un" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/Comparator_Un.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_S " "Found entity 1: Comparator_S" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/Comparator_S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "RISC_V/comparator_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/comparator_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/check_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_mux " "Found entity 1: check_mux" {  } { { "RISC_V/check_mux.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/check_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_detect_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_detect_unit " "Found entity 1: branch_detect_unit" {  } { { "RISC_V/branch_detect_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/branch_detect_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comparator " "Found entity 1: branch_comparator" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/branch_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_comp " "Found entity 1: and_comp" {  } { { "RISC_V/and_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/and_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "RISC_V/and_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu_component.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "RISC_V/alu_component.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/alu_component.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "RISC_V/adder_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/adder_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "RISC_V/adder_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/add_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "RISC_V/add_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/RISC_V/add_comp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_start_bit_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_start_bit_detect " "Found entity 1: uart_start_bit_detect" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/uart_start_bit_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO " "Found entity 1: transmit_FIFO" {  } { { "transmit_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/transmit_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer_validate.sv 1 1 " "Found 1 design units, including 1 entities, in source file transfer_validate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transfer_validate " "Found entity 1: transfer_validate" {  } { { "transfer_validate.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/transfer_validate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver4.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver4 " "Found entity 1: test_ver4" {  } { { "test_ver4.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver3.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver3 " "Found entity 1: test_ver3" {  } { { "test_ver3.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver2 " "Found entity 1: test_ver2" {  } { { "test_ver2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_apb_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AHB_SLAVE " "Found entity 1: tb_AHB_SLAVE" {  } { { "tb_ahb_apb_bridge.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tb_ahb_apb_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_wr " "Found entity 1: shift_register_wr" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/shift_register_wr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_rd " "Found entity 1: shift_register_rd" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/shift_register_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sel_Clk " "Found entity 1: Sel_Clk" {  } { { "Sel_Clk.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/Sel_Clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_enable_only.sv(13) " "Verilog HDL information at register_enable_only.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "register_enable_only.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/register_enable_only.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733429542530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_enable_only.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_enable_only.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_enable_only " "Found entity 1: register_enable_only" {  } { { "register_enable_only.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/register_enable_only.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive_FIFO " "Found entity 1: receive_FIFO" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_4bit " "Found entity 1: mux4to1_4bit" {  } { { "mux4to1_4bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/mux4to1_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1bit " "Found entity 1: MUX2TO1_1bit" {  } { { "MUX2TO1_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/MUX2TO1_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_apb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_apb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_APB " "Found entity 1: FSM_APB" {  } { { "FSM_APB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/FSM_APB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_AHB " "Found entity 1: FSM_AHB" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/FSM_AHB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdatalength.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderdatalength.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDataLength " "Found entity 1: EncoderDataLength" {  } { { "EncoderDataLength.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/EncoderDataLength.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderaddressbehave.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderAddressBehave " "Found entity 1: EncoderAddressBehave" {  } { { "EncoderAddressBehave.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/EncoderAddressBehave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datalengthdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file datalengthdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataLengthDecoder " "Found entity 1: DataLengthDecoder" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/DataLengthDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64bit " "Found entity 1: D_FF_64bit" {  } { { "D_FF_64bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_32bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit_with_Sel " "Found entity 1: D_FF_32bit_with_Sel" {  } { { "D_FF_32bit_with_Sel.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_32bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_12bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_12bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_12bit " "Found entity 1: D_FF_12bit" {  } { { "D_FF_12bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_12bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_8bit " "Found entity 1: D_FF_8bit" {  } { { "D_FF_8bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_4BIT " "Found entity 1: D_FF_4BIT" {  } { { "D_FF_4BIT.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_4BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit_with_Sel " "Found entity 1: D_FF_1bit_with_Sel" {  } { { "D_FF_1bit_with_Sel.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_1bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit " "Found entity 1: D_FF_1bit" {  } { { "D_FF_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/D_FF_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_fsm_wr_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fsm_wr_rd " "Found entity 1: custom_fsm_wr_rd" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/custom_fsm_wr_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_unsigned_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_unsigned_32bit " "Found entity 1: comparator_unsigned_32bit" {  } { { "comparator_unsigned_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/comparator_unsigned_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_bit " "Found entity 1: comparator_bit" {  } { { "comparator_bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/comparator_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_counter_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_unit " "Found entity 1: bit_counter_unit" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/bit_counter_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/bcdtohex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR " "Found entity 1: BAUD_RATE_GENERATOR" {  } { { "BAUD_RATE_GENERATOR.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/BAUD_RATE_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_divisor " "Found entity 1: baud_rate_divisor" {  } { { "baud_rate_divisor.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/baud_rate_divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_APB_UART " "Found entity 1: testbench_APB_UART" {  } { { "apb_uart_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/apb_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART " "Found entity 1: APB_UART" {  } { { "APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_MASTER " "Found entity 1: APB_MASTER" {  } { { "APB_MASTER.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/APB_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_interface " "Found entity 1: apb_interface" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/apb_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE " "Found entity 1: AHB_SLAVE" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/AHB_SLAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_busmatrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_BusMatrix " "Found entity 1: AHB_BusMatrix" {  } { { "AHB_BusMatrix.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/AHB_BusMatrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_APB_UART " "Found entity 1: AHB_APB_UART" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/AHB_APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decode " "Found entity 1: address_decode" {  } { { "address_decode.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/address_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542579 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Thesis_Project.sv(107) " "Verilog HDL Expression warning at Thesis_Project.sv(107): truncated literal to match 20 bits" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/Thesis_Project.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1733429542580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thesis_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file thesis_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Thesis_Project " "Found entity 1: Thesis_Project" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/Thesis_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.sv(81) " "Verilog HDL warning at ram.sv(81): extended using \"x\" or \"z\"" {  } { { "ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/ram.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733429542582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "ram_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR_tb " "Found entity 1: BAUD_RATE_GENERATOR_tb" {  } { { "tb_baud_rate_generator.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tb_baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "arbiter_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO_tb " "Found entity 1: transmit_FIFO_tb" {  } { { "transmit_FIFO_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/transmit_FIFO_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_receive_FIFO " "Found entity 1: tb_receive_FIFO" {  } { { "tb_receive_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tb_receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_read_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_read_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read_memory " "Found entity 1: fifo_read_memory" {  } { { "fifo_read_memory.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/fifo_read_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick " "Found entity 1: d_ff_trick" {  } { { "d_ff_trick.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/d_ff_trick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick_tb " "Found entity 1: d_ff_trick_tb" {  } { { "d_ff_trick_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/d_ff_trick_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver5 " "Found entity 1: test_ver5" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_5bit " "Found entity 1: compare_5bit" {  } { { "compare_5bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/compare_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "encoder_method.sv(25) " "Verilog HDL information at encoder_method.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/encoder_method.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733429542602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_method.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_method.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_method " "Found entity 1: encoder_method" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/encoder_method.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_if " "Found entity 1: ahb_slave_if" {  } { { "ahb_slave_if.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/ahb_slave_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_master_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ahb_master " "Found entity 1: tb_ahb_master" {  } { { "tb_ahb_master_ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tb_ahb_master_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sram " "Found entity 1: tb_sram" {  } { { "tb_sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/tb_sram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733429542610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_used bit_counter_unit.sv(30) " "Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for \"bit_used\"" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/bit_counter_unit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notempty APB_UART.sv(351) " "Verilog HDL Implicit Net warning at APB_UART.sv(351): created implicit net for \"notempty\"" {  } { { "APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/APB_UART.sv" 351 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWDATA test_ver5.sv(80) " "Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for \"PWDATA\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_i test_ver5.sv(81) " "Verilog HDL Implicit Net warning at test_ver5.sv(81): created implicit net for \"state_i\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_tx_detect test_ver5.sv(87) " "Verilog HDL Implicit Net warning at test_ver5.sv(87): created implicit net for \"error_tx_detect\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div16 test_ver5.sv(94) " "Verilog HDL Implicit Net warning at test_ver5.sv(94): created implicit net for \"clk_div16\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state test_ver5.sv(95) " "Verilog HDL Implicit Net warning at test_ver5.sv(95): created implicit net for \"state\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/test_ver5.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429542610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733429542690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sram.sv(62) " "Verilog HDL assignment warning at sram.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733429542706 "|sram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sram.sv(84) " "Verilog HDL assignment warning at sram.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733429543944 "|sram"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mem_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mem_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1733429561338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HREADYOUT VCC " "Pin \"HREADYOUT\" is stuck at VCC" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733429783506 "|sram|HREADYOUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733429783506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733429878160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/output_files/Thesis_Project.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/output_files/Thesis_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733429992357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733429994875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429994875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HTRANS\[0\] " "No output dependent on input pin \"HTRANS\[0\]\"" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429998168 "|sram|HTRANS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[0\] " "No output dependent on input pin \"HSIZE\[0\]\"" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429998168 "|sram|HSIZE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[1\] " "No output dependent on input pin \"HSIZE\[1\]\"" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429998168 "|sram|HSIZE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZE\[2\] " "No output dependent on input pin \"HSIZE\[2\]\"" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3_1/sram.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733429998168 "|sram|HSIZE[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733429998168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83103 " "Implemented 83103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733429998168 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733429998168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83014 " "Implemented 83014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733429998168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733429998168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7311 " "Peak virtual memory: 7311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733429998226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 03:19:58 2024 " "Processing ended: Fri Dec 06 03:19:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733429998226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:37 " "Elapsed time: 00:07:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733429998226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:32 " "Total CPU time (on all processors): 00:07:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733429998226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733429998226 ""}
