// Seed: 3264705774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_6 = 0;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 ? id_4 & id_7 : id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output uwire id_3,
    output logic id_4,
    output tri0  id_5,
    output uwire id_6
);
  initial begin : LABEL_0
    if (1) id_4 <= -1;
  end
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_13,
      id_11,
      id_13,
      id_22,
      id_25,
      id_28,
      id_31,
      id_22,
      id_8,
      id_11
  );
endmodule
