{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522192763010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522192763020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 27 19:19:22 2018 " "Processing started: Tue Mar 27 19:19:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522192763020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192763020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off u_shift -c u_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off u_shift -c u_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192763020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522192763798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522192763799 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä u_shift.vhd(33) " "VHDL syntax error at u_shift.vhd(33) near text Ä" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781526 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \")\", or \",\" u_shift.vhd(33) " "VHDL syntax error at u_shift.vhd(33) near text \"Ä\";  expecting \")\", or \",\"" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ò u_shift.vhd(33) " "VHDL syntax error at u_shift.vhd(33) near text ò" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ô u_shift.vhd(33) " "VHDL syntax error at u_shift.vhd(33) near text ô" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä u_shift.vhd(34) " "VHDL syntax error at u_shift.vhd(34) near text Ä" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \";\" u_shift.vhd(34) " "VHDL syntax error at u_shift.vhd(34) near text \"Ä\";  expecting \";\"" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú u_shift.vhd(34) " "VHDL syntax error at u_shift.vhd(34) near text ú" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ù u_shift.vhd(34) " "VHDL syntax error at u_shift.vhd(34) near text ù" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä u_shift.vhd(37) " "VHDL syntax error at u_shift.vhd(37) near text Ä" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \"then\" u_shift.vhd(37) " "VHDL syntax error at u_shift.vhd(37) near text \"Ä\";  expecting \"then\"" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú u_shift.vhd(37) " "VHDL syntax error at u_shift.vhd(37) near text ú" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ù u_shift.vhd(37) " "VHDL syntax error at u_shift.vhd(37) near text ù" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä u_shift.vhd(42) " "VHDL syntax error at u_shift.vhd(42) near text Ä" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \"then\" u_shift.vhd(42) " "VHDL syntax error at u_shift.vhd(42) near text \"Ä\";  expecting \"then\"" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú u_shift.vhd(42) " "VHDL syntax error at u_shift.vhd(42) near text ú" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ù u_shift.vhd(42) " "VHDL syntax error at u_shift.vhd(42) near text ù" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "Ä u_shift.vhd(47) " "VHDL syntax error at u_shift.vhd(47) near text Ä" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Ä\";  expecting \"then\" u_shift.vhd(47) " "VHDL syntax error at u_shift.vhd(47) near text \"Ä\";  expecting \"then\"" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "ú u_shift.vhd(47) " "VHDL syntax error at u_shift.vhd(47) near text ú" {  } { { "u_shift.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_10/u_shift.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_shift.vhd 0 0 " "Found 0 design units, including 0 entities, in source file u_shift.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522192781900 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 27 19:19:41 2018 " "Processing ended: Tue Mar 27 19:19:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522192781900 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522192781900 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522192781900 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192781900 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522192782734 ""}
