# 1 "arch/arm/boot/dts/qcom-msm8660-surf.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-msm8660-surf.dts"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/boot/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/boot/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/input/input.h" 2
# 2 "arch/arm/boot/dts/qcom-msm8660-surf.dts" 2

# 1 "arch/arm/boot/dts/qcom-msm8660.dtsi" 1
/dts-v1/;

/include/ "skeleton.dtsi"

# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 6 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qcom,gcc-msm8660.h" 1
# 7 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/soc/qcom,gsbi.h" 1
# 8 "arch/arm/boot/dts/qcom-msm8660.dtsi" 2

/ {
 model = "Qualcomm MSM8660";
 compatible = "qcom,msm8660";
 interrupt-parent = <&intc>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "qcom,scorpion";
   enable-method = "qcom,gcc-msm8660";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
  };

  cpu@1 {
   compatible = "qcom,scorpion";
   enable-method = "qcom,gcc-msm8660";
   device_type = "cpu";
   reg = <1>;
   next-level-cache = <&L2>;
  };

  L2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 cpu-pmu {
  compatible = "qcom,scorpion-mp-pmu";
  interrupts = <1 9 0x304>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@2080000 {
   compatible = "qcom,msm-8660-qgic";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = < 0x02080000 0x1000 >,
         < 0x02081000 0x1000 >;
  };

  timer@2000000 {
   compatible = "qcom,scss-timer", "qcom,msm-timer";
   interrupts = <1 0 0x301>,
         <1 1 0x301>,
         <1 2 0x301>;
   reg = <0x02000000 0x100>;
   clock-frequency = <27000000>,
       <32768>;
   cpu-offset = <0x40000>;
  };

  tlmm: pinctrl@800000 {
   compatible = "qcom,msm8660-pinctrl";
   reg = <0x800000 0x4000>;

   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 16 0x4>;
   interrupt-controller;
   #interrupt-cells = <2>;

  };

  gcc: clock-controller@900000 {
   compatible = "qcom,gcc-msm8660";
   #clock-cells = <1>;
   #reset-cells = <1>;
   reg = <0x900000 0x4000>;
  };

  gsbi12: gsbi@19c00000 {
   compatible = "qcom,gsbi-v1.0.0";
   cell-index = <12>;
   reg = <0x19c00000 0x100>;
   clocks = <&gcc 136>;
   clock-names = "iface";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   syscon-tcsr = <&tcsr>;

   gsbi12_serial: serial@19c40000 {
    compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
    reg = <0x19c40000 0x1000>,
          <0x19c00000 0x1000>;
    interrupts = <0 195 0x0>;
    clocks = <&gcc 160>, <&gcc 136>;
    clock-names = "core", "iface";
    status = "disabled";
   };
  };

  qcom,ssbi@500000 {
   compatible = "qcom,ssbi";
   reg = <0x500000 0x1000>;
   qcom,controller-type = "pmic-arbiter";

   pmicintc: pmic@0 {
    compatible = "qcom,pm8058";
    interrupt-parent = <&tlmm>;
    interrupts = <88 8>;
    #interrupt-cells = <2>;
    interrupt-controller;
    #address-cells = <1>;
    #size-cells = <0>;

    pwrkey@1c {
     compatible = "qcom,pm8058-pwrkey";
     reg = <0x1c>;
     interrupt-parent = <&pmicintc>;
     interrupts = <50 1>, <51 1>;
     debounce = <15625>;
     pull-up;
    };

    keypad@148 {
     compatible = "qcom,pm8058-keypad";
     reg = <0x148>;
     interrupt-parent = <&pmicintc>;
     interrupts = <74 1>, <75 1>;
     debounce = <15>;
     scan-delay = <32>;
     row-hold = <91500>;
    };

    rtc@11d {
     compatible = "qcom,pm8058-rtc";
     interrupt-parent = <&pmicintc>;
     interrupts = <39 1>;
     reg = <0x11d>;
     allow-set-time;
    };

    vibrator@4a {
     compatible = "qcom,pm8058-vib";
     reg = <0x4a>;
    };
   };
  };


  vsdcc_fixed: vsdcc-regulator {
   compatible = "regulator-fixed";
   regulator-name = "SDCC Power";
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   regulator-always-on;
  };

  amba {
   compatible = "arm,amba-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   sdcc1: sdcc@12400000 {
    status = "disabled";
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    reg = <0x12400000 0x8000>;
    interrupts = <0 104 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 105>, <&gcc 95>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <8>;
    max-frequency = <48000000>;
    non-removable;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    vmmc-supply = <&vsdcc_fixed>;
   };

   sdcc3: sdcc@12180000 {
    compatible = "arm,pl18x", "arm,primecell";
    arm,primecell-periphid = <0x00051180>;
    status = "disabled";
    reg = <0x12180000 0x8000>;
    interrupts = <0 102 4>;
    interrupt-names = "cmd_irq";
    clocks = <&gcc 107>, <&gcc 97>;
    clock-names = "mclk", "apb_pclk";
    bus-width = <4>;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    max-frequency = <48000000>;
    no-1-8-v;
    vmmc-supply = <&vsdcc_fixed>;
   };
  };

  tcsr: syscon@1a400000 {
   compatible = "qcom,tcsr-msm8660", "syscon";
   reg = <0x1a400000 0x100>;
  };
 };

};
# 4 "arch/arm/boot/dts/qcom-msm8660-surf.dts" 2

/ {
 model = "Qualcomm MSM8660 SURF";
 compatible = "qcom,msm8660-surf", "qcom,msm8660";

 aliases {
  serial0 = &gsbi12_serial;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 soc {
  gsbi@19c00000 {
   status = "ok";
   qcom,mode = <6>;
   serial@19c40000 {
    status = "ok";
   };
  };

  amba {

   sdcc1: sdcc@12400000 {
    status = "okay";
   };


   sdcc3: sdcc@12180000 {
    status = "okay";
   };
  };
 };
};

&pmicintc {
 keypad@148 {
  linux,keymap = <
   ((((0) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x1d2) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((103) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((105) & 0xFFFF))
   ((((0) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((115) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x1d3) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((106) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((108) & 0xFFFF))
   ((((1) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((114) & 0xFFFF))
   ((((2) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((28) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((0x210) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((103) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((105) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((102) & 0xFFFF))
   ((((4) & 0xFF) << 24) | (((4) & 0xFF) << 16) | ((0x1d4) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((0) & 0xFF) << 16) | ((212) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((1) & 0xFF) << 16) | ((106) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((2) & 0xFF) << 16) | ((108) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((3) & 0xFF) << 16) | ((158) & 0xFFFF))
   ((((5) & 0xFF) << 24) | (((4) & 0xFF) << 16) | ((139) & 0xFFFF))
   >;
  keypad,num-rows = <6>;
  keypad,num-columns = <5>;
 };
};
