Assertion report generated on: 27-Mar-2024 09:58:25 PM

Assertion summary report for design: ppReg2
###########################################

   Target     | Total | Passed | Failed | Vacuous | Hit | Miss
------------- | ----- | ------ | ------ | ------- | --- | ----
  accEnOut    |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
  aluEnOut    |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 bitRamEnOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 bitRamRwOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
byteRamEnOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
byteRamRwOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 entypeEnOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 outputRwOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
tcAccReadOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
tcPresetEnOut |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
tcResetEnOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 uartReadOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
uartWriteOut  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: ppReg2
####################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.065460        |     904.77    
   Simulation     |       0:00:02.035176        |     968.77    
     D Parse      |       0:00:24.687698        |     972.52    
     Mining       |       0:00:17.904691        |     972.52    
     Overall      |       0:01:09.248493        |     972.52    
