

================================================================
== Vitis HLS Report for 'syfala'
================================================================
* Date:           Thu Jul 25 13:15:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        syfala_ip
* Solution:       syfala (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.14 ns|  7.139 ns|     2.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        1|    60448|  8.138 ns|  0.492 ms|    2|  60449|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_syfala_Pipeline_1_fu_484                                |syfala_Pipeline_1                                |       26|       26|  0.212 us|  0.212 us|     25|     25|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_490                  |syfala_Pipeline_VITIS_LOOP_49_1                  |    60309|    60309|  0.491 ms|  0.491 ms|  60005|  60005|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_553  |syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4  |       59|       59|  0.480 us|  0.480 us|     49|     49|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     43|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       93|  55|  14814|  16417|    0|
|Memory           |        0|   -|     64|     12|    0|
|Multiplexer      |        -|   -|      0|    772|    -|
|Register         |        -|   -|    893|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       93|  55|  15771|  17244|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       77|  68|     44|     97|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|    278|    488|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U88                           |fmul_32ns_32ns_32_4_max_dsp_1                    |        0|   3|    143|    321|    0|
    |ram_m_axi_U                                                 |ram_m_axi                                        |       29|   0|   1574|   1662|    0|
    |grp_syfala_Pipeline_1_fu_484                                |syfala_Pipeline_1                                |        0|   0|      7|     53|    0|
    |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_490                  |syfala_Pipeline_VITIS_LOOP_49_1                  |       64|  52|  12550|  13344|    0|
    |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_553  |syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4  |        0|   0|    262|    549|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                       |                                                 |       93|  55|  14814|  16417|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |output_U  |output_RAM_AUTO_1R1W  |        0|  64|  12|    0|    24|   32|     1|          768|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  64|  12|    0|    24|   32|     1|          768|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state55_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_600                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_562_p2               |      icmp|   0|  0|  39|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          34|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  241|         56|    1|         56|
    |audio_out_0_write      |    9|          2|    1|          2|
    |audio_out_1_write      |    9|          2|    1|          2|
    |grp_fu_1096_ce         |   14|          3|    1|          3|
    |grp_fu_1096_p0         |   14|          3|   32|         96|
    |grp_fu_1096_p1         |   14|          3|   32|         96|
    |input_0_loc_0_reg_470  |    9|          2|    7|         14|
    |output_address0        |   14|          3|    5|         15|
    |output_address0_local  |  113|         25|    5|        125|
    |output_address1_local  |  113|         25|    5|        125|
    |output_ce0             |   14|          3|    1|          3|
    |output_d0              |    9|          2|   32|         64|
    |output_d0_local        |   65|         13|   32|        416|
    |output_d1_local        |   65|         13|   32|        416|
    |output_we0             |    9|          2|    1|          2|
    |ram_ARADDR             |   14|          3|   64|        192|
    |ram_ARLEN              |   14|          3|   32|         96|
    |ram_ARVALID            |   14|          3|    1|          3|
    |ram_RREADY             |    9|          2|    1|          2|
    |ram_blk_n_AR           |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  772|        170|  287|       1730|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  55|   0|   55|          0|
    |grp_syfala_Pipeline_1_fu_484_ap_start_reg                                |   1|   0|    1|          0|
    |grp_syfala_Pipeline_VITIS_LOOP_49_1_fu_490_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syfala_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4_fu_553_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln35_reg_838                                                        |   1|   0|    1|          0|
    |initialization                                                           |   1|   0|    1|          0|
    |input_0_loc_0_reg_470                                                    |   7|   0|   32|         25|
    |output_load_10_reg_976                                                   |  32|   0|   32|          0|
    |output_load_11_reg_981                                                   |  32|   0|   32|          0|
    |output_load_12_reg_996                                                   |  32|   0|   32|          0|
    |output_load_13_reg_1001                                                  |  32|   0|   32|          0|
    |output_load_14_reg_1016                                                  |  32|   0|   32|          0|
    |output_load_15_reg_1021                                                  |  32|   0|   32|          0|
    |output_load_16_reg_1036                                                  |  32|   0|   32|          0|
    |output_load_17_reg_1041                                                  |  32|   0|   32|          0|
    |output_load_18_reg_1056                                                  |  32|   0|   32|          0|
    |output_load_19_reg_1061                                                  |  32|   0|   32|          0|
    |output_load_1_reg_881                                                    |  32|   0|   32|          0|
    |output_load_20_reg_1076                                                  |  32|   0|   32|          0|
    |output_load_21_reg_1081                                                  |  32|   0|   32|          0|
    |output_load_22_reg_1086                                                  |  32|   0|   32|          0|
    |output_load_23_reg_1091                                                  |  32|   0|   32|          0|
    |output_load_2_reg_896                                                    |  32|   0|   32|          0|
    |output_load_3_reg_901                                                    |  32|   0|   32|          0|
    |output_load_4_reg_916                                                    |  32|   0|   32|          0|
    |output_load_5_reg_921                                                    |  32|   0|   32|          0|
    |output_load_6_reg_936                                                    |  32|   0|   32|          0|
    |output_load_7_reg_941                                                    |  32|   0|   32|          0|
    |output_load_8_reg_956                                                    |  32|   0|   32|          0|
    |output_load_9_reg_961                                                    |  32|   0|   32|          0|
    |output_load_reg_876                                                      |  32|   0|   32|          0|
    |trunc_ln_reg_845                                                         |  58|   0|   58|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 893|   0|  918|         25|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        syfala|  return value|
|m_axi_ram_AWVALID      |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWREADY      |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWADDR       |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_AWID         |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_AWLEN        |  out|    8|       m_axi|           ram|       pointer|
|m_axi_ram_AWSIZE       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_AWBURST      |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_AWLOCK       |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_AWCACHE      |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWPROT       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_AWQOS        |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWREGION     |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_AWUSER       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WVALID       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WREADY       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WDATA        |  out|  512|       m_axi|           ram|       pointer|
|m_axi_ram_WSTRB        |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_WLAST        |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WID          |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_WUSER        |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARVALID      |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARREADY      |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARADDR       |  out|   64|       m_axi|           ram|       pointer|
|m_axi_ram_ARID         |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_ARLEN        |  out|    8|       m_axi|           ram|       pointer|
|m_axi_ram_ARSIZE       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_ARBURST      |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_ARLOCK       |  out|    2|       m_axi|           ram|       pointer|
|m_axi_ram_ARCACHE      |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARPROT       |  out|    3|       m_axi|           ram|       pointer|
|m_axi_ram_ARQOS        |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARREGION     |  out|    4|       m_axi|           ram|       pointer|
|m_axi_ram_ARUSER       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RVALID       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RREADY       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RDATA        |   in|  512|       m_axi|           ram|       pointer|
|m_axi_ram_RLAST        |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RID          |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RUSER        |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_RRESP        |   in|    2|       m_axi|           ram|       pointer|
|m_axi_ram_BVALID       |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BREADY       |  out|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BRESP        |   in|    2|       m_axi|           ram|       pointer|
|m_axi_ram_BID          |   in|    1|       m_axi|           ram|       pointer|
|m_axi_ram_BUSER        |   in|    1|       m_axi|           ram|       pointer|
|audio_out_0_din        |  out|   24|     ap_fifo|   audio_out_0|       pointer|
|audio_out_0_full_n     |   in|    1|     ap_fifo|   audio_out_0|       pointer|
|audio_out_0_write      |  out|    1|     ap_fifo|   audio_out_0|       pointer|
|audio_out_1_din        |  out|   24|     ap_fifo|   audio_out_1|       pointer|
|audio_out_1_full_n     |   in|    1|     ap_fifo|   audio_out_1|       pointer|
|audio_out_1_write      |  out|    1|     ap_fifo|   audio_out_1|       pointer|
|i2s_rst                |   in|    1|     ap_none|       i2s_rst|       pointer|
|bypass                 |   in|    1|     ap_none|        bypass|        scalar|
|mute                   |   in|    1|     ap_none|          mute|        scalar|
|debug                  |   in|    1|     ap_none|         debug|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

