{
    "MT.LOOPBACK": {
        "adr": 0,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Loopback register"
    },
    "MT.CLOCK_RATE": {
        "adr": 1,
        "permission": "r",
        "mask": 4294967295,
        "description": "System clock frequency"
    },
    "MT.FB_CLOCK_RATE_0": {
        "adr": 2,
        "permission": "r",
        "mask": 4294967295,
        "description": "Feedback clock frequency"
    },
    "MT.FB_CLOCK_RATE_1": {
        "adr": 3,
        "permission": "r",
        "mask": 4294967295,
        "description": "Feedback clock frequency"
    },
    "MT.FB_CLOCK_RATE_2": {
        "adr": 4,
        "permission": "r",
        "mask": 4294967295,
        "description": "Feedback clock frequency"
    },
    "MT.FB_CLOCK_RATE_3": {
        "adr": 5,
        "permission": "r",
        "mask": 4294967295,
        "description": "Feedback clock frequency"
    },
    "MT.FB_CLOCK_RATE_4": {
        "adr": 6,
        "permission": "r",
        "mask": 4294967295,
        "description": "Feedback clock frequency"
    },
    "MT.DSI_ON": {
        "adr": 7,
        "permission": "rw",
        "mask": 31,
        "description": "Bitmask 1 = enable DSI"
    },
    "MT.FORCE_TRIGGER": {
        "adr": 8,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to generate a trigger"
    },
    "MT.TRIG_GEN_RATE": {
        "adr": 9,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Rate of generated triggers f_trig = (1/clk_period) * rate/0xffffffff"
    },
    "MT.RESYNC": {
        "adr": 10,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to resync"
    },
    "MT.ANY_TRIG_IS_GLOBAL": {
        "adr": 11,
        "permission": "rw",
        "mask": 1,
        "description": "1 makes the ANY trigger read all paddles."
    },
    "MT.TRACK_TRIG_IS_GLOBAL": {
        "adr": 11,
        "permission": "rw",
        "mask": 2,
        "description": "1 makes the TRACK trigger read all paddles."
    },
    "MT.EVENT_CNT_RESET": {
        "adr": 12,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to reset the event counter"
    },
    "MT.EVENT_CNT": {
        "adr": 13,
        "permission": "r",
        "mask": 4294967295,
        "description": "Event Counter"
    },
    "MT.TIU_EMULATION_MODE": {
        "adr": 14,
        "permission": "rw",
        "mask": 1,
        "description": "1 to emulate the TIU"
    },
    "MT.TIU_USE_AUX_LINK": {
        "adr": 14,
        "permission": "rw",
        "mask": 2,
        "description": "1 to use J11; 0 to use J3"
    },
    "MT.TIU_EMU_BUSY_CNT": {
        "adr": 14,
        "permission": "rw",
        "mask": 4294950912,
        "description": "Number of 10 ns clock cyles that the emulator will remain busy"
    },
    "MT.TIU_BAD": {
        "adr": 15,
        "permission": "r",
        "mask": 1,
        "description": "1 means that the tiu link is not working"
    },
    "MT.LT_INPUT_STRETCH": {
        "adr": 15,
        "permission": "rw",
        "mask": 240,
        "description": "Number of clock cycles to stretch the LT inputs by"
    },
    "MT.RB_INTEGRATION_WINDOW": {
        "adr": 15,
        "permission": "rw",
        "mask": 7936,
        "description": "Number of 100MHz clock cycles to integrate the LTB hits to determine which MTB to read out."
    },
    "MT.RB_READ_ALL_CHANNELS": {
        "adr": 15,
        "permission": "rw",
        "mask": 8192,
        "description": "Set to 1 to read all channels from RB for any trigger"
    },
    "MT.EVENT_QUEUE.RESET": {
        "adr": 16,
        "permission": "w",
        "mask": 1,
        "description": "DAQ Buffer Reset"
    },
    "MT.EVENT_QUEUE.DATA": {
        "adr": 17,
        "permission": "r",
        "mask": 4294967295,
        "description": "DAQ Read Data"
    },
    "MT.EVENT_QUEUE.FULL": {
        "adr": 18,
        "permission": "r",
        "mask": 1,
        "description": "DAQ Buffer Full"
    },
    "MT.EVENT_QUEUE.EMPTY": {
        "adr": 18,
        "permission": "r",
        "mask": 2,
        "description": "DAQ Buffer Empty"
    },
    "MT.EVENT_QUEUE.SIZE": {
        "adr": 19,
        "permission": "r",
        "mask": 4294901760,
        "description": "DAQ Buffer Head Event Size"
    },
    "MT.INNER_TOF_THRESH": {
        "adr": 20,
        "permission": "rw",
        "mask": 255,
        "description": "Inner TOF hit threshold"
    },
    "MT.OUTER_TOF_THRESH": {
        "adr": 20,
        "permission": "rw",
        "mask": 65280,
        "description": "Outer TOF hit threshold"
    },
    "MT.TOTAL_TOF_THRESH": {
        "adr": 20,
        "permission": "rw",
        "mask": 16711680,
        "description": "Outer TOF hit threshold"
    },
    "MT.GAPS_TRIGGER_EN": {
        "adr": 20,
        "permission": "rw",
        "mask": 16777216,
        "description": "Enable the gaps trigger."
    },
    "MT.REQUIRE_BETA": {
        "adr": 20,
        "permission": "rw",
        "mask": 33554432,
        "description": "Require beta in the gaps trigger"
    },
    "MT.HIT_THRESH": {
        "adr": 20,
        "permission": "rw",
        "mask": 805306368,
        "description": "Threshold for the hit bitmap. Threshold must be > this number."
    },
    "MT.TRIGGER_RATE": {
        "adr": 23,
        "permission": "r",
        "mask": 16777215,
        "description": "Rate of triggers in Hz"
    },
    "MT.LOST_TRIGGER_RATE": {
        "adr": 24,
        "permission": "r",
        "mask": 16777215,
        "description": "Rate of lost triggers in Hz"
    },
    "MT.LT_LINK_READY0": {
        "adr": 26,
        "permission": "r",
        "mask": 1023,
        "description": "DSI 0 RX Link OK"
    },
    "MT.LT_LINK_READY1": {
        "adr": 27,
        "permission": "r",
        "mask": 1023,
        "description": "DSI 1 RX Link OK"
    },
    "MT.LT_LINK_READY2": {
        "adr": 28,
        "permission": "r",
        "mask": 1023,
        "description": "DSI 2 RX Link OK"
    },
    "MT.LT_LINK_READY3": {
        "adr": 29,
        "permission": "r",
        "mask": 1023,
        "description": "DSI 3 RX Link OK"
    },
    "MT.LT_LINK_READY4": {
        "adr": 30,
        "permission": "r",
        "mask": 1023,
        "description": "DSI 4 RX Link OK"
    },
    "MT.HIT_COUNTERS.LT0": {
        "adr": 32,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=0"
    },
    "MT.HIT_COUNTERS.LT1": {
        "adr": 33,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=1"
    },
    "MT.HIT_COUNTERS.LT2": {
        "adr": 34,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=2"
    },
    "MT.HIT_COUNTERS.LT3": {
        "adr": 35,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=3"
    },
    "MT.HIT_COUNTERS.LT4": {
        "adr": 36,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=4"
    },
    "MT.HIT_COUNTERS.LT5": {
        "adr": 37,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=5"
    },
    "MT.HIT_COUNTERS.LT6": {
        "adr": 38,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=6"
    },
    "MT.HIT_COUNTERS.LT7": {
        "adr": 39,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=7"
    },
    "MT.HIT_COUNTERS.LT8": {
        "adr": 40,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=8"
    },
    "MT.HIT_COUNTERS.LT9": {
        "adr": 41,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=9"
    },
    "MT.HIT_COUNTERS.LT10": {
        "adr": 42,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=10"
    },
    "MT.HIT_COUNTERS.LT11": {
        "adr": 43,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=11"
    },
    "MT.HIT_COUNTERS.LT12": {
        "adr": 44,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=12"
    },
    "MT.HIT_COUNTERS.LT13": {
        "adr": 45,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=13"
    },
    "MT.HIT_COUNTERS.LT14": {
        "adr": 46,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=14"
    },
    "MT.HIT_COUNTERS.LT15": {
        "adr": 47,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=15"
    },
    "MT.HIT_COUNTERS.LT16": {
        "adr": 48,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=16"
    },
    "MT.HIT_COUNTERS.LT17": {
        "adr": 49,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=17"
    },
    "MT.HIT_COUNTERS.LT18": {
        "adr": 50,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=18"
    },
    "MT.HIT_COUNTERS.LT19": {
        "adr": 51,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=19"
    },
    "MT.HIT_COUNTERS.LT20": {
        "adr": 52,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=20"
    },
    "MT.HIT_COUNTERS.LT21": {
        "adr": 53,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=21"
    },
    "MT.HIT_COUNTERS.LT22": {
        "adr": 54,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=22"
    },
    "MT.HIT_COUNTERS.LT23": {
        "adr": 55,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=23"
    },
    "MT.HIT_COUNTERS.LT24": {
        "adr": 56,
        "permission": "r",
        "mask": 16777215,
        "description": "hit count on LT=24"
    },
    "MT.HIT_COUNTERS.RESET": {
        "adr": 57,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to reset hit counters."
    },
    "MT.HIT_COUNTERS.SNAP": {
        "adr": 58,
        "permission": "rw",
        "mask": 1,
        "description": "1 to snap the hit counters."
    },
    "MT.ETH_RX_BAD_FRAME_CNT": {
        "adr": 61,
        "permission": "r",
        "mask": 65535,
        "description": "Ethernet MAC bad frame error"
    },
    "MT.ETH_RX_BAD_FCS_CNT": {
        "adr": 61,
        "permission": "r",
        "mask": 4294901760,
        "description": "Ethernet MAC bad fcs"
    },
    "MT.ANY_TRIG_PRESCALE": {
        "adr": 64,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Prescale value for the ANY trigger. 0 == 0% (off), 2**32-1 == 100%"
    },
    "MT.TRACK_TRIGGER_PRESCALE": {
        "adr": 65,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Prescale value for the Inner + Outer Track Trigger. 0 == 0% (off), 2**32-1 == 100%"
    },
    "MT.CHANNEL_MASK.LT0": {
        "adr": 80,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=0"
    },
    "MT.CHANNEL_MASK.LT1": {
        "adr": 81,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=1"
    },
    "MT.CHANNEL_MASK.LT2": {
        "adr": 82,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=2"
    },
    "MT.CHANNEL_MASK.LT3": {
        "adr": 83,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=3"
    },
    "MT.CHANNEL_MASK.LT4": {
        "adr": 84,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=4"
    },
    "MT.CHANNEL_MASK.LT5": {
        "adr": 85,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=5"
    },
    "MT.CHANNEL_MASK.LT6": {
        "adr": 86,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=6"
    },
    "MT.CHANNEL_MASK.LT7": {
        "adr": 87,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=7"
    },
    "MT.CHANNEL_MASK.LT8": {
        "adr": 88,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=8"
    },
    "MT.CHANNEL_MASK.LT9": {
        "adr": 89,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=9"
    },
    "MT.CHANNEL_MASK.LT10": {
        "adr": 90,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=10"
    },
    "MT.CHANNEL_MASK.LT11": {
        "adr": 91,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=11"
    },
    "MT.CHANNEL_MASK.LT12": {
        "adr": 92,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=12"
    },
    "MT.CHANNEL_MASK.LT13": {
        "adr": 93,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=13"
    },
    "MT.CHANNEL_MASK.LT14": {
        "adr": 94,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=14"
    },
    "MT.CHANNEL_MASK.LT15": {
        "adr": 95,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=15"
    },
    "MT.CHANNEL_MASK.LT16": {
        "adr": 96,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=16"
    },
    "MT.CHANNEL_MASK.LT17": {
        "adr": 97,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=17"
    },
    "MT.CHANNEL_MASK.LT18": {
        "adr": 98,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=18"
    },
    "MT.CHANNEL_MASK.LT19": {
        "adr": 99,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=19"
    },
    "MT.CHANNEL_MASK.LT20": {
        "adr": 100,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=20"
    },
    "MT.CHANNEL_MASK.LT21": {
        "adr": 101,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=21"
    },
    "MT.CHANNEL_MASK.LT22": {
        "adr": 102,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=22"
    },
    "MT.CHANNEL_MASK.LT23": {
        "adr": 103,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=23"
    },
    "MT.CHANNEL_MASK.LT24": {
        "adr": 104,
        "permission": "rw",
        "mask": 255,
        "description": "1 to mask a channel of LT=24"
    },
    "MT.COARSE_DELAYS.LT0": {
        "adr": 192,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 0"
    },
    "MT.COARSE_DELAYS.LT1": {
        "adr": 193,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 1"
    },
    "MT.COARSE_DELAYS.LT2": {
        "adr": 194,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 2"
    },
    "MT.COARSE_DELAYS.LT3": {
        "adr": 195,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 3"
    },
    "MT.COARSE_DELAYS.LT4": {
        "adr": 196,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 4"
    },
    "MT.COARSE_DELAYS.LT5": {
        "adr": 197,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 5"
    },
    "MT.COARSE_DELAYS.LT6": {
        "adr": 198,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 6"
    },
    "MT.COARSE_DELAYS.LT7": {
        "adr": 199,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 7"
    },
    "MT.COARSE_DELAYS.LT8": {
        "adr": 200,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 8"
    },
    "MT.COARSE_DELAYS.LT9": {
        "adr": 201,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 9"
    },
    "MT.COARSE_DELAYS.LT10": {
        "adr": 202,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 10"
    },
    "MT.COARSE_DELAYS.LT11": {
        "adr": 203,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 11"
    },
    "MT.COARSE_DELAYS.LT12": {
        "adr": 204,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 12"
    },
    "MT.COARSE_DELAYS.LT13": {
        "adr": 205,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 13"
    },
    "MT.COARSE_DELAYS.LT14": {
        "adr": 206,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 14"
    },
    "MT.COARSE_DELAYS.LT15": {
        "adr": 207,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 15"
    },
    "MT.COARSE_DELAYS.LT16": {
        "adr": 208,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 16"
    },
    "MT.COARSE_DELAYS.LT17": {
        "adr": 209,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 17"
    },
    "MT.COARSE_DELAYS.LT18": {
        "adr": 210,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 18"
    },
    "MT.COARSE_DELAYS.LT19": {
        "adr": 211,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 19"
    },
    "MT.COARSE_DELAYS.LT20": {
        "adr": 212,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 20"
    },
    "MT.COARSE_DELAYS.LT21": {
        "adr": 213,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 21"
    },
    "MT.COARSE_DELAYS.LT22": {
        "adr": 214,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 22"
    },
    "MT.COARSE_DELAYS.LT23": {
        "adr": 215,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 23"
    },
    "MT.COARSE_DELAYS.LT24": {
        "adr": 216,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 24"
    },
    "MT.COARSE_DELAYS.LT25": {
        "adr": 217,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 25"
    },
    "MT.COARSE_DELAYS.LT26": {
        "adr": 218,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 26"
    },
    "MT.COARSE_DELAYS.LT27": {
        "adr": 219,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 27"
    },
    "MT.COARSE_DELAYS.LT28": {
        "adr": 220,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 28"
    },
    "MT.COARSE_DELAYS.LT29": {
        "adr": 221,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 29"
    },
    "MT.COARSE_DELAYS.LT30": {
        "adr": 222,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 30"
    },
    "MT.COARSE_DELAYS.LT31": {
        "adr": 223,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 31"
    },
    "MT.COARSE_DELAYS.LT32": {
        "adr": 224,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 32"
    },
    "MT.COARSE_DELAYS.LT33": {
        "adr": 225,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 33"
    },
    "MT.COARSE_DELAYS.LT34": {
        "adr": 226,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 34"
    },
    "MT.COARSE_DELAYS.LT35": {
        "adr": 227,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 35"
    },
    "MT.COARSE_DELAYS.LT36": {
        "adr": 228,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 36"
    },
    "MT.COARSE_DELAYS.LT37": {
        "adr": 229,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 37"
    },
    "MT.COARSE_DELAYS.LT38": {
        "adr": 230,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 38"
    },
    "MT.COARSE_DELAYS.LT39": {
        "adr": 231,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 39"
    },
    "MT.COARSE_DELAYS.LT40": {
        "adr": 232,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 40"
    },
    "MT.COARSE_DELAYS.LT41": {
        "adr": 233,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 41"
    },
    "MT.COARSE_DELAYS.LT42": {
        "adr": 234,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 42"
    },
    "MT.COARSE_DELAYS.LT43": {
        "adr": 235,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 43"
    },
    "MT.COARSE_DELAYS.LT44": {
        "adr": 236,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 44"
    },
    "MT.COARSE_DELAYS.LT45": {
        "adr": 237,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 45"
    },
    "MT.COARSE_DELAYS.LT46": {
        "adr": 238,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 46"
    },
    "MT.COARSE_DELAYS.LT47": {
        "adr": 239,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 47"
    },
    "MT.COARSE_DELAYS.LT48": {
        "adr": 240,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 48"
    },
    "MT.COARSE_DELAYS.LT49": {
        "adr": 241,
        "permission": "rw",
        "mask": 15,
        "description": "Integer clock delay of LT LINK 49"
    },
    "MT.RB_READOUT_CNTS.CNTS_0": {
        "adr": 242,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=0"
    },
    "MT.RB_READOUT_CNTS.CNTS_1": {
        "adr": 242,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=1"
    },
    "MT.RB_READOUT_CNTS.CNTS_2": {
        "adr": 242,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=2"
    },
    "MT.RB_READOUT_CNTS.CNTS_3": {
        "adr": 242,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=3"
    },
    "MT.RB_READOUT_CNTS.CNTS_4": {
        "adr": 243,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=4"
    },
    "MT.RB_READOUT_CNTS.CNTS_5": {
        "adr": 243,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=5"
    },
    "MT.RB_READOUT_CNTS.CNTS_6": {
        "adr": 243,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=6"
    },
    "MT.RB_READOUT_CNTS.CNTS_7": {
        "adr": 243,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=7"
    },
    "MT.RB_READOUT_CNTS.CNTS_8": {
        "adr": 244,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=8"
    },
    "MT.RB_READOUT_CNTS.CNTS_9": {
        "adr": 244,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=9"
    },
    "MT.RB_READOUT_CNTS.CNTS_10": {
        "adr": 244,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=10"
    },
    "MT.RB_READOUT_CNTS.CNTS_11": {
        "adr": 244,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=11"
    },
    "MT.RB_READOUT_CNTS.CNTS_12": {
        "adr": 245,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=12"
    },
    "MT.RB_READOUT_CNTS.CNTS_13": {
        "adr": 245,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=13"
    },
    "MT.RB_READOUT_CNTS.CNTS_14": {
        "adr": 245,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=14"
    },
    "MT.RB_READOUT_CNTS.CNTS_15": {
        "adr": 245,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=15"
    },
    "MT.RB_READOUT_CNTS.CNTS_16": {
        "adr": 246,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=16"
    },
    "MT.RB_READOUT_CNTS.CNTS_17": {
        "adr": 246,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=17"
    },
    "MT.RB_READOUT_CNTS.CNTS_18": {
        "adr": 246,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=18"
    },
    "MT.RB_READOUT_CNTS.CNTS_19": {
        "adr": 246,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=19"
    },
    "MT.RB_READOUT_CNTS.CNTS_20": {
        "adr": 247,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=20"
    },
    "MT.RB_READOUT_CNTS.CNTS_21": {
        "adr": 247,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=21"
    },
    "MT.RB_READOUT_CNTS.CNTS_22": {
        "adr": 247,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=22"
    },
    "MT.RB_READOUT_CNTS.CNTS_23": {
        "adr": 247,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=23"
    },
    "MT.RB_READOUT_CNTS.CNTS_24": {
        "adr": 248,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=24"
    },
    "MT.RB_READOUT_CNTS.CNTS_25": {
        "adr": 248,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=25"
    },
    "MT.RB_READOUT_CNTS.CNTS_26": {
        "adr": 248,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=26"
    },
    "MT.RB_READOUT_CNTS.CNTS_27": {
        "adr": 248,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=27"
    },
    "MT.RB_READOUT_CNTS.CNTS_28": {
        "adr": 249,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=28"
    },
    "MT.RB_READOUT_CNTS.CNTS_29": {
        "adr": 249,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=29"
    },
    "MT.RB_READOUT_CNTS.CNTS_30": {
        "adr": 249,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=30"
    },
    "MT.RB_READOUT_CNTS.CNTS_31": {
        "adr": 249,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=31"
    },
    "MT.RB_READOUT_CNTS.CNTS_32": {
        "adr": 250,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=32"
    },
    "MT.RB_READOUT_CNTS.CNTS_33": {
        "adr": 250,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=33"
    },
    "MT.RB_READOUT_CNTS.CNTS_34": {
        "adr": 250,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=34"
    },
    "MT.RB_READOUT_CNTS.CNTS_35": {
        "adr": 250,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=35"
    },
    "MT.RB_READOUT_CNTS.CNTS_36": {
        "adr": 251,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=36"
    },
    "MT.RB_READOUT_CNTS.CNTS_37": {
        "adr": 251,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=37"
    },
    "MT.RB_READOUT_CNTS.CNTS_38": {
        "adr": 251,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=38"
    },
    "MT.RB_READOUT_CNTS.CNTS_39": {
        "adr": 251,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=39"
    },
    "MT.RB_READOUT_CNTS.CNTS_40": {
        "adr": 252,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=40"
    },
    "MT.RB_READOUT_CNTS.CNTS_41": {
        "adr": 252,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=41"
    },
    "MT.RB_READOUT_CNTS.CNTS_42": {
        "adr": 252,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=42"
    },
    "MT.RB_READOUT_CNTS.CNTS_43": {
        "adr": 252,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=43"
    },
    "MT.RB_READOUT_CNTS.CNTS_44": {
        "adr": 253,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=44"
    },
    "MT.RB_READOUT_CNTS.CNTS_45": {
        "adr": 253,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=45"
    },
    "MT.RB_READOUT_CNTS.CNTS_46": {
        "adr": 253,
        "permission": "r",
        "mask": 16711680,
        "description": "Readout count on RB=46"
    },
    "MT.RB_READOUT_CNTS.CNTS_47": {
        "adr": 253,
        "permission": "r",
        "mask": 4278190080,
        "description": "Readout count on RB=47"
    },
    "MT.RB_READOUT_CNTS.CNTS_48": {
        "adr": 254,
        "permission": "r",
        "mask": 255,
        "description": "Readout count on RB=48"
    },
    "MT.RB_READOUT_CNTS.CNTS_49": {
        "adr": 254,
        "permission": "r",
        "mask": 65280,
        "description": "Readout count on RB=49"
    },
    "MT.RB_READOUT_CNTS.RESET": {
        "adr": 255,
        "permission": "w",
        "mask": 1,
        "description": "Write 1 to reset hit counters."
    },
    "MT.RB_READOUT_CNTS.SNAP": {
        "adr": 256,
        "permission": "rw",
        "mask": 1,
        "description": "1 to snap the hit counters."
    },
    "MT.XADC.CALIBRATION": {
        "adr": 288,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Calibration"
    },
    "MT.XADC.VCCPINT": {
        "adr": 288,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccpint"
    },
    "MT.XADC.VCCPAUX": {
        "adr": 289,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Calibration"
    },
    "MT.XADC.VCCODDR": {
        "adr": 289,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccoddr"
    },
    "MT.XADC.TEMP": {
        "adr": 290,
        "permission": "r",
        "mask": 4095,
        "description": "XADC Temperature"
    },
    "MT.XADC.VCCINT": {
        "adr": 290,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccint"
    },
    "MT.XADC.VCCAUX": {
        "adr": 291,
        "permission": "r",
        "mask": 4095,
        "description": "XADC VCCAUX"
    },
    "MT.XADC.VCCBRAM": {
        "adr": 291,
        "permission": "r",
        "mask": 268369920,
        "description": "XADC vccbram"
    },
    "MT.HOG.GLOBAL_DATE": {
        "adr": 512,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Date"
    },
    "MT.HOG.GLOBAL_TIME": {
        "adr": 513,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Time"
    },
    "MT.HOG.GLOBAL_VER": {
        "adr": 514,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global Version"
    },
    "MT.HOG.GLOBAL_SHA": {
        "adr": 515,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Global SHA"
    },
    "MT.HOG.TOP_SHA": {
        "adr": 516,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Top SHA"
    },
    "MT.HOG.TOP_VER": {
        "adr": 517,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Top Version"
    },
    "MT.HOG.HOG_SHA": {
        "adr": 518,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG SHA"
    },
    "MT.HOG.HOG_VER": {
        "adr": 519,
        "permission": "r",
        "mask": 4294967295,
        "description": "HOG Version"
    },
    "SPI.d0": {
        "adr": 0,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Data reg 0"
    },
    "SPI.d1": {
        "adr": 1,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Data reg 1"
    },
    "SPI.d2": {
        "adr": 2,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Data reg 2"
    },
    "SPI.d3": {
        "adr": 3,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Data reg 3"
    },
    "SPI.ctrl": {
        "adr": 4,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Control reg"
    },
    "SPI.divider": {
        "adr": 5,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Clock divider reg"
    },
    "SPI.ss": {
        "adr": 6,
        "permission": "rw",
        "mask": 4294967295,
        "description": "Slave select reg"
    },
    "I2C.ps_lo": {
        "adr": 0,
        "permission": "rw",
        "mask": 255,
        "description": "Prescale low byte"
    },
    "I2C.ps_hi": {
        "adr": 1,
        "permission": "rw",
        "mask": 255,
        "description": "Prescale low byte"
    },
    "I2C.ctrl": {
        "adr": 2,
        "permission": "rw",
        "mask": 255,
        "description": "Control"
    },
    "I2C.data": {
        "adr": 3,
        "permission": "rw",
        "mask": 255,
        "description": "Data"
    },
    "I2C.cmd_stat": {
        "adr": 4,
        "permission": "rw",
        "mask": 255,
        "description": "Command / status"
    }
}