///////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _                  //
//                                           / _(_)    | |   | |                 //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |                 //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |                 //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |                 //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|                 //
//                  | |                                                          //
//                  |_|                                                          //
//                                                                               //
//                                                                               //
//              Architecture                                                     //
//              QueenField                                                       //
//                                                                               //
///////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////////////////////////////
//                                                                               //
// Copyright (c) 2019-2020 by the author(s)                                      //
//                                                                               //
// Permission is hereby granted, free of charge, to any person obtaining a copy  //
// of this software and associated documentation files (the "Software"), to deal //
// in the Software without restriction, including without limitation the rights  //
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell     //
// copies of the Software, and to permit persons to whom the Software is         //
// furnished to do so, subject to the following conditions:                      //
//                                                                               //
// The above copyright notice and this permission notice shall be included in    //
// all copies or substantial portions of the Software.                           //
//                                                                               //
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR    //
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,      //
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE   //
// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER        //
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, //
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN     //
// THE SOFTWARE.                                                                 //
//                                                                               //
// ============================================================================= //
// Author(s):                                                                    //
//   Paco Reina Campo <pacoreinacampo@queenfield.tech>                           //
//                                                                               //
///////////////////////////////////////////////////////////////////////////////////

--Mdir .
--cc

+incdir+../../../../../../rtl/verilog/soc/bootrom
-CFLAGS -I../../../../../../rtl/verilog/soc/bootrom
+incdir+../../../../../../bench/cpp/verilator/inc
-CFLAGS -I../../../../../../bench/cpp/verilator/inc
+incdir+../../../../../../bench/cpp/glip
-CFLAGS -I../../../../../../bench/cpp/glip

../../../../../../dma/rtl/verilog/code/pkg/core/peripheral_dma_pkg.sv

../../../../../../pu/rtl/verilog/pkg/peripheral_ahb3_pkg.sv
../../../../../../pu/rtl/verilog/pkg/peripheral_biu_pkg.sv
../../../../../../pu/rtl/verilog/pkg/pu_riscv_pkg.sv

../../../../../../rtl/verilog/pkg/arbiter/soc_arbiter_rr.sv
../../../../../../rtl/verilog/pkg/functions/soc_optimsoc_functions.sv
../../../../../../rtl/verilog/pkg/configuration/soc_optimsoc_configuration.sv
../../../../../../rtl/verilog/pkg/constants/soc_optimsoc_constants.sv

../../../../../../dbg/rtl/soc/verilog/code/peripheral/interfaces/common/peripheral_dbg_soc_dii_channel_flat.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interfaces/common/peripheral_dbg_soc_dii_channel.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interfaces/riscv/peripheral_dbg_soc_mriscv_trace_exec.sv

../../../../../../bench/verilog/glip/soc_glip_channel.sv

../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/buffer/peripheral_dbg_soc_dii_buffer.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/buffer/peripheral_dbg_soc_osd_fifo.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/eventpacket/peripheral_dbg_soc_osd_event_packetization_fixedwidth.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/eventpacket/peripheral_dbg_soc_osd_event_packetization.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess_demux.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess_layer.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/regaccess/peripheral_dbg_soc_osd_regaccess.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/timestamp/peripheral_dbg_soc_osd_timestamp.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/blocks/tracesample/peripheral_dbg_soc_osd_tracesample.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_debug_ring_expand.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_debug_ring.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_demux.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway_demux.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway_mux.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_gateway.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_mux_rr.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router_mux.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/interconnect/peripheral_dbg_soc_ring_router.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/ctm/common/peripheral_dbg_soc_osd_ctm.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/ctm/riscv/peripheral_dbg_soc_osd_ctm_mriscv.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/dem_uart/peripheral_dbg_soc_osd_dem_uart_16550.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/dem_uart/peripheral_dbg_soc_osd_dem_uart.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/dem_uart/peripheral_dbg_soc_osd_dem_uart_ahb3.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/him/peripheral_dbg_soc_osd_him.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/mam/common/peripheral_dbg_soc_osd_mam.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/mam/ahb3/peripheral_dbg_soc_mam_adapter_ahb3.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/mam/ahb3/peripheral_dbg_soc_osd_mam_if_ahb3.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/mam/ahb3/peripheral_dbg_soc_osd_mam_ahb3.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/scm/peripheral_dbg_soc_osd_scm.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/stm/common/peripheral_dbg_soc_osd_stm.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/modules/stm/riscv/mriscv/peripheral_dbg_soc_osd_stm_mriscv.sv
../../../../../../dbg/rtl/soc/verilog/code/peripheral/top/peripheral_dbg_soc_interface.sv

../../../../../../dma/rtl/verilog/code/core/peripheral_dma_initiator_nocreq.sv
../../../../../../dma/rtl/verilog/code/core/peripheral_dma_packet_buffer.sv
../../../../../../dma/rtl/verilog/code/core/peripheral_dma_request_table.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_initiator_nocres_ahb3.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_initiator_req_ahb3.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_initiator_ahb3.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_interface_ahb3.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_target_ahb3.sv
../../../../../../dma/rtl/verilog/code/peripheral/ahb3/peripheral_dma_top_ahb3.sv

../../../../../../mpi/rtl/verilog/code/core/peripheral_mpi_buffer.sv
../../../../../../mpi/rtl/verilog/code/core/peripheral_mpi_buffer_endpoint.sv
../../../../../../mpi/rtl/verilog/code/peripheral/ahb3/peripheral_mpi_ahb3.sv

../../../../../../noc/rtl/verilog/code/peripheral/main/peripheral_arbiter_rr.sv
../../../../../../noc/rtl/verilog/code/peripheral/main/peripheral_noc_buffer.sv
../../../../../../noc/rtl/verilog/code/peripheral/main/peripheral_noc_demux.sv
../../../../../../noc/rtl/verilog/code/peripheral/main/peripheral_noc_mux.sv
../../../../../../noc/rtl/verilog/code/peripheral/main/peripheral_noc_vchannel_mux.sv
../../../../../../noc/rtl/verilog/code/peripheral/router/peripheral_noc_router_input.sv
../../../../../../noc/rtl/verilog/code/peripheral/router/peripheral_noc_router_lookup_slice.sv
../../../../../../noc/rtl/verilog/code/peripheral/router/peripheral_noc_router_lookup.sv
../../../../../../noc/rtl/verilog/code/peripheral/router/peripheral_noc_router_output.sv
../../../../../../noc/rtl/verilog/code/peripheral/router/peripheral_noc_router.sv

../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dcache_core.sv
../../../../../../pu/rtl/verilog/core/cache/pu_riscv_dext.sv
../../../../../../pu/rtl/verilog/core/cache/pu_riscv_icache_core.sv
../../../../../../pu/rtl/verilog/core/cache/pu_riscv_noicache_core.sv
../../../../../../pu/rtl/verilog/core/decode/pu_riscv_id.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_alu.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_bu.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_div.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_execution.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_lsu.sv
../../../../../../pu/rtl/verilog/core/execute/pu_riscv_mul.sv
../../../../../../pu/rtl/verilog/core/fetch/pu_riscv_if.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_bp.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_core.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_du.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_memory.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_rf.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_state.sv
../../../../../../pu/rtl/verilog/core/main/pu_riscv_wb.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_dmem_ctrl.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_imem_ctrl.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_membuf.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_memmisaligned.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mmu.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_mux.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmachk.sv
../../../../../../pu/rtl/verilog/core/memory/pu_riscv_pmpchk.sv
../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w_generic.sv
../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1r1w.sv
../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw_generic.sv
../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_1rw.sv
../../../../../../pu/rtl/verilog/memory/pu_riscv_ram_queue.sv
../../../../../../pu/rtl/verilog/pu/ahb3/pu_riscv_ahb3.sv
../../../../../../pu/rtl/verilog/pu/ahb3/pu_riscv_biu2ahb3.sv
../../../../../../pu/rtl/verilog/pu/ahb3/pu_riscv_module_ahb3.sv

../../../../../../rtl/verilog/soc/adapter/soc_network_adapter_configuration.sv
../../../../../../rtl/verilog/soc/adapter/soc_network_adapter_ct.sv
../../../../../../rtl/verilog/soc/bootrom/soc_bootrom.sv
../../../../../../rtl/verilog/soc/interconnection/bus/soc_b3_ahb3.sv
../../../../../../rtl/verilog/soc/interconnection/decode/soc_decode_ahb3.sv
../../../../../../rtl/verilog/soc/interconnection/mux/soc_mux_ahb3.sv
../../../../../../rtl/verilog/soc/main/soc_riscv_tile.sv
../../../../../../rtl/verilog/soc/spram/soc_sram_sp_impl_plain.sv
../../../../../../rtl/verilog/soc/spram/soc_sram_sp.sv
../../../../../../rtl/verilog/soc/spram/soc_sram_sp_ahb3.sv
../../../../../../rtl/verilog/soc/spram/soc_ahb32sram.sv

../../../../../../bench/verilog/glip/soc_glip_tcp_top.sv
../../../../../../bench/verilog/monitor/soc_r3_checker.sv
../../../../../../bench/verilog/monitor/soc_trace_monitor.sv
../../../../../../bench/verilog/main/soc_riscv_tile_testbench.sv

--top-module soc_riscv_tile_testbench
--exe

../../../../../../bench/cpp/glip/glip_tcp_dpi.cpp
../../../../../../bench/cpp/glip/GlipTcp.cpp
../../../../../../bench/cpp/main/soc_riscv_tile_testbench.cpp
../../../../../../bench/cpp/verilator/src/OptionsParser.cpp
../../../../../../bench/cpp/verilator/src/VerilatedControl.cpp
-GNUM_CORES=2
-GUSE_DEBUG=1
