<h1 id="Design/VerificationStatus08/14/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>No other open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>2.2 Regression pass rate 99.81%<ul><li>TT Debug TB issue</li><li>Debugging CMD rsp error case </li><li>Debugging Maintenance op data miss match </li></ul></li><li>2.2 regression pass rate XPROP 99.81%</li><li>CCP scoreboard in NCB. <ul><li>pending feed back from Satya </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>No open issues (RTL Freeze)  </li></ul></li><li>Verification<br/><ul><li>2.2 regression pass rate 97.37%<br/><ul><li>need to debug</li></ul></li><li>2.2 Xprop regression 96.86%<ul><li>need to debug</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-LLC:">LLC:</h1><ul><li>RTL<ul><li>working on Micro Arch 0.5 done</li><li>Working on Micro Arch 0.7</li></ul></li><li>Verification<br/><ul><li>N/A</li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-DMI:">DMI:</h1><ul><li>RTL<br/><ul><li>DMI Freeze mode </li><li>in Debug 2 DTWs followed by MRD to the same address </li></ul></li><li>Verification<br/><ul><li>CCP SB integration<ul><li>couple of fixes in progress</li></ul></li><li>2.2 regression pass rate 97.23%<br/><ul><li>TB issues</li></ul></li><li>2.2 Xprop regression 96.49%</li><li>Oski assertion integration pending, Oski fix needed. (busy vector miss match) </li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>Fsys Top level - DCE prot bit connection issue </li><li>Register reset default value fix done</li><li>Floating correctable error signal fix done</li></ul></li><li>Verification<ul><li>random interface error injection and correction verification (Done)</li><li>un-correctable error verification verified only on DMI pending for AIU, NCB and DCE</li><li>Block level testing last few items pending</li><li>System level testing pending</li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>File 2 documentation and one RTL bug regarding way block</li><li>Timing violations that might need to be fixed (in progress) –&gt; -40ps approx<ul><li>Waived for 2.2 </li></ul></li></ul></li><li>Verification<ul><li>2.2 Regression pass rate 98.57%<ul><li>Env / TB issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>NRU bypass fix File a JIRA bug. issue found by Oski ETA 08/07<ul><li>first fix did not fix completely, working on the following fix. </li></ul></li></ul></li><li>Verification<br/><ul><li>Bring up the CCP checker on multiple NCB in progress.  </li></ul></li></ul><h1 id="Design/VerificationStatus08/14/2017-System">System</h1><ul><li>RTL<br/><ul><li>Synthesis <br/><ul><li>working on standalone synthesis automation for 3.0<ul><li>currently in testing </li></ul></li><li>DCE violating -40ps. waived</li><li>Resiliency synthesis timing is good </li></ul></li></ul></li><li>Verification<ul><li>Synopsis memory customer TB run with eval config</li><li>2.2 Regressions <ul><li>Fsys - 61.22%<ul><li>Compile failuers due to env issues  </li></ul></li><li>Psys - 78.67%<ul><li>Resiliency assertions fialuers, will be resolved with TB fix </li><li>Checker issues related to victim buffer and coarse vectors, fixes done</li></ul></li></ul></li></ul></li></ul>