ARM GAS  /tmp/cccXlvVA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_ADC1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_ADC1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_ADC1_Init:
  27              	.LFB1438:
  28              		.file 1 "Core/Src/adc.c"
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** ADC_HandleTypeDef hadc2;
  29:Core/Src/adc.c **** ADC_HandleTypeDef hadc3;
  30:Core/Src/adc.c **** ADC_HandleTypeDef hadc4;
ARM GAS  /tmp/cccXlvVA.s 			page 2


  31:Core/Src/adc.c **** 
  32:Core/Src/adc.c **** /* ADC1 init function */
  33:Core/Src/adc.c **** void MX_ADC1_Init(void)
  34:Core/Src/adc.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 8CB0     		sub	sp, sp, #48
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   ADC_MultiModeTypeDef multimode = {0};
  41              		.loc 1 40 3 view .LVU1
  42              		.loc 1 40 24 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0994     		str	r4, [sp, #36]
  45 0008 0A94     		str	r4, [sp, #40]
  46 000a 0B94     		str	r4, [sp, #44]
  41:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  47              		.loc 1 41 3 is_stmt 1 view .LVU3
  48              		.loc 1 41 26 is_stmt 0 view .LVU4
  49 000c 2022     		movs	r2, #32
  50 000e 2146     		mov	r1, r4
  51 0010 01A8     		add	r0, sp, #4
  52 0012 FFF7FEFF 		bl	memset
  53              	.LVL0:
  42:Core/Src/adc.c **** 
  43:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  44:Core/Src/adc.c **** 
  45:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  46:Core/Src/adc.c **** 
  47:Core/Src/adc.c ****   /** Common config
  48:Core/Src/adc.c ****   */
  49:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  54              		.loc 1 49 3 is_stmt 1 view .LVU5
  55              		.loc 1 49 18 is_stmt 0 view .LVU6
  56 0016 2048     		ldr	r0, .L9
  57 0018 4FF0A043 		mov	r3, #1342177280
  58 001c 0360     		str	r3, [r0]
  50:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  59              		.loc 1 50 3 is_stmt 1 view .LVU7
  60              		.loc 1 50 29 is_stmt 0 view .LVU8
  61 001e 4FF44033 		mov	r3, #196608
  62 0022 4360     		str	r3, [r0, #4]
  51:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  63              		.loc 1 51 3 is_stmt 1 view .LVU9
  64              		.loc 1 51 25 is_stmt 0 view .LVU10
ARM GAS  /tmp/cccXlvVA.s 			page 3


  65 0024 8460     		str	r4, [r0, #8]
  52:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  66              		.loc 1 52 3 is_stmt 1 view .LVU11
  67              		.loc 1 52 24 is_stmt 0 view .LVU12
  68 0026 C460     		str	r4, [r0, #12]
  53:Core/Src/adc.c ****   hadc1.Init.GainCompensation = 0;
  69              		.loc 1 53 3 is_stmt 1 view .LVU13
  70              		.loc 1 53 31 is_stmt 0 view .LVU14
  71 0028 0461     		str	r4, [r0, #16]
  54:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  72              		.loc 1 54 3 is_stmt 1 view .LVU15
  73              		.loc 1 54 27 is_stmt 0 view .LVU16
  74 002a 4461     		str	r4, [r0, #20]
  55:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  75              		.loc 1 55 3 is_stmt 1 view .LVU17
  76              		.loc 1 55 27 is_stmt 0 view .LVU18
  77 002c 0423     		movs	r3, #4
  78 002e 8361     		str	r3, [r0, #24]
  56:Core/Src/adc.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
  79              		.loc 1 56 3 is_stmt 1 view .LVU19
  80              		.loc 1 56 31 is_stmt 0 view .LVU20
  81 0030 0477     		strb	r4, [r0, #28]
  57:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
  82              		.loc 1 57 3 is_stmt 1 view .LVU21
  83              		.loc 1 57 33 is_stmt 0 view .LVU22
  84 0032 4477     		strb	r4, [r0, #29]
  58:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  85              		.loc 1 58 3 is_stmt 1 view .LVU23
  86              		.loc 1 58 30 is_stmt 0 view .LVU24
  87 0034 0123     		movs	r3, #1
  88 0036 0362     		str	r3, [r0, #32]
  59:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
  89              		.loc 1 59 3 is_stmt 1 view .LVU25
  90              		.loc 1 59 36 is_stmt 0 view .LVU26
  91 0038 80F82440 		strb	r4, [r0, #36]
  60:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  92              		.loc 1 60 3 is_stmt 1 view .LVU27
  93              		.loc 1 60 31 is_stmt 0 view .LVU28
  94 003c C462     		str	r4, [r0, #44]
  61:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  95              		.loc 1 61 3 is_stmt 1 view .LVU29
  96              		.loc 1 61 35 is_stmt 0 view .LVU30
  97 003e 0463     		str	r4, [r0, #48]
  62:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
  98              		.loc 1 62 3 is_stmt 1 view .LVU31
  99              		.loc 1 62 36 is_stmt 0 view .LVU32
 100 0040 80F83840 		strb	r4, [r0, #56]
  63:Core/Src/adc.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 101              		.loc 1 63 3 is_stmt 1 view .LVU33
 102              		.loc 1 63 22 is_stmt 0 view .LVU34
 103 0044 C463     		str	r4, [r0, #60]
  64:Core/Src/adc.c ****   hadc1.Init.OversamplingMode = DISABLE;
 104              		.loc 1 64 3 is_stmt 1 view .LVU35
 105              		.loc 1 64 31 is_stmt 0 view .LVU36
 106 0046 80F84040 		strb	r4, [r0, #64]
  65:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 107              		.loc 1 65 3 is_stmt 1 view .LVU37
ARM GAS  /tmp/cccXlvVA.s 			page 4


 108              		.loc 1 65 7 is_stmt 0 view .LVU38
 109 004a FFF7FEFF 		bl	HAL_ADC_Init
 110              	.LVL1:
 111              		.loc 1 65 6 view .LVU39
 112 004e C8B9     		cbnz	r0, .L6
 113              	.L2:
  66:Core/Src/adc.c ****   {
  67:Core/Src/adc.c ****     Error_Handler();
  68:Core/Src/adc.c ****   }
  69:Core/Src/adc.c **** 
  70:Core/Src/adc.c ****   /** Configure the ADC multi-mode
  71:Core/Src/adc.c ****   */
  72:Core/Src/adc.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 114              		.loc 1 72 3 is_stmt 1 view .LVU40
 115              		.loc 1 72 18 is_stmt 0 view .LVU41
 116 0050 0023     		movs	r3, #0
 117 0052 0993     		str	r3, [sp, #36]
  73:Core/Src/adc.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 118              		.loc 1 73 3 is_stmt 1 view .LVU42
 119              		.loc 1 73 7 is_stmt 0 view .LVU43
 120 0054 09A9     		add	r1, sp, #36
 121 0056 1048     		ldr	r0, .L9
 122 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 123              	.LVL2:
 124              		.loc 1 73 6 view .LVU44
 125 005c A8B9     		cbnz	r0, .L7
 126              	.L3:
  74:Core/Src/adc.c ****   {
  75:Core/Src/adc.c ****     Error_Handler();
  76:Core/Src/adc.c ****   }
  77:Core/Src/adc.c **** 
  78:Core/Src/adc.c ****   /** Configure Regular Channel
  79:Core/Src/adc.c ****   */
  80:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_2;
 127              		.loc 1 80 3 is_stmt 1 view .LVU45
 128              		.loc 1 80 19 is_stmt 0 view .LVU46
 129 005e 0F4B     		ldr	r3, .L9+4
 130 0060 0193     		str	r3, [sp, #4]
  81:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 131              		.loc 1 81 3 is_stmt 1 view .LVU47
 132              		.loc 1 81 16 is_stmt 0 view .LVU48
 133 0062 0623     		movs	r3, #6
 134 0064 0293     		str	r3, [sp, #8]
  82:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 135              		.loc 1 82 3 is_stmt 1 view .LVU49
 136              		.loc 1 82 24 is_stmt 0 view .LVU50
 137 0066 0023     		movs	r3, #0
 138 0068 0393     		str	r3, [sp, #12]
  83:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 139              		.loc 1 83 3 is_stmt 1 view .LVU51
 140              		.loc 1 83 22 is_stmt 0 view .LVU52
 141 006a 7F22     		movs	r2, #127
 142 006c 0492     		str	r2, [sp, #16]
  84:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 143              		.loc 1 84 3 is_stmt 1 view .LVU53
 144              		.loc 1 84 24 is_stmt 0 view .LVU54
 145 006e 0422     		movs	r2, #4
ARM GAS  /tmp/cccXlvVA.s 			page 5


 146 0070 0592     		str	r2, [sp, #20]
  85:Core/Src/adc.c ****   sConfig.Offset = 0;
 147              		.loc 1 85 3 is_stmt 1 view .LVU55
 148              		.loc 1 85 18 is_stmt 0 view .LVU56
 149 0072 0693     		str	r3, [sp, #24]
  86:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 150              		.loc 1 86 3 is_stmt 1 view .LVU57
 151              		.loc 1 86 7 is_stmt 0 view .LVU58
 152 0074 0DEB0201 		add	r1, sp, r2
 153 0078 0748     		ldr	r0, .L9
 154 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 155              	.LVL3:
 156              		.loc 1 86 6 view .LVU59
 157 007e 38B9     		cbnz	r0, .L8
 158              	.L1:
  87:Core/Src/adc.c ****   {
  88:Core/Src/adc.c ****     Error_Handler();
  89:Core/Src/adc.c ****   }
  90:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  91:Core/Src/adc.c **** 
  92:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  93:Core/Src/adc.c **** 
  94:Core/Src/adc.c **** }
 159              		.loc 1 94 1 view .LVU60
 160 0080 0CB0     		add	sp, sp, #48
 161              	.LCFI2:
 162              		.cfi_remember_state
 163              		.cfi_def_cfa_offset 8
 164              		@ sp needed
 165 0082 10BD     		pop	{r4, pc}
 166              	.L6:
 167              	.LCFI3:
 168              		.cfi_restore_state
  67:Core/Src/adc.c ****   }
 169              		.loc 1 67 5 is_stmt 1 view .LVU61
 170 0084 FFF7FEFF 		bl	Error_Handler
 171              	.LVL4:
 172 0088 E2E7     		b	.L2
 173              	.L7:
  75:Core/Src/adc.c ****   }
 174              		.loc 1 75 5 view .LVU62
 175 008a FFF7FEFF 		bl	Error_Handler
 176              	.LVL5:
 177 008e E6E7     		b	.L3
 178              	.L8:
  88:Core/Src/adc.c ****   }
 179              		.loc 1 88 5 view .LVU63
 180 0090 FFF7FEFF 		bl	Error_Handler
 181              	.LVL6:
 182              		.loc 1 94 1 is_stmt 0 view .LVU64
 183 0094 F4E7     		b	.L1
 184              	.L10:
 185 0096 00BF     		.align	2
 186              	.L9:
 187 0098 00000000 		.word	.LANCHOR0
 188 009c 04006008 		.word	140509188
 189              		.cfi_endproc
ARM GAS  /tmp/cccXlvVA.s 			page 6


 190              	.LFE1438:
 192              		.section	.text.MX_ADC2_Init,"ax",%progbits
 193              		.align	1
 194              		.global	MX_ADC2_Init
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 199              	MX_ADC2_Init:
 200              	.LFB1439:
  95:Core/Src/adc.c **** /* ADC2 init function */
  96:Core/Src/adc.c **** void MX_ADC2_Init(void)
  97:Core/Src/adc.c **** {
 201              		.loc 1 97 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 32
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205 0000 00B5     		push	{lr}
 206              	.LCFI4:
 207              		.cfi_def_cfa_offset 4
 208              		.cfi_offset 14, -4
 209 0002 89B0     		sub	sp, sp, #36
 210              	.LCFI5:
 211              		.cfi_def_cfa_offset 40
  98:Core/Src/adc.c **** 
  99:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 100:Core/Src/adc.c **** 
 101:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 0 */
 102:Core/Src/adc.c **** 
 103:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 212              		.loc 1 103 3 view .LVU66
 213              		.loc 1 103 26 is_stmt 0 view .LVU67
 214 0004 2022     		movs	r2, #32
 215 0006 0021     		movs	r1, #0
 216 0008 6846     		mov	r0, sp
 217 000a FFF7FEFF 		bl	memset
 218              	.LVL7:
 104:Core/Src/adc.c **** 
 105:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 106:Core/Src/adc.c **** 
 107:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 1 */
 108:Core/Src/adc.c **** 
 109:Core/Src/adc.c ****   /** Common config
 110:Core/Src/adc.c ****   */
 111:Core/Src/adc.c ****   hadc2.Instance = ADC2;
 219              		.loc 1 111 3 is_stmt 1 view .LVU68
 220              		.loc 1 111 18 is_stmt 0 view .LVU69
 221 000e 1B48     		ldr	r0, .L17
 222 0010 1B4B     		ldr	r3, .L17+4
 223 0012 0360     		str	r3, [r0]
 112:Core/Src/adc.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 224              		.loc 1 112 3 is_stmt 1 view .LVU70
 225              		.loc 1 112 29 is_stmt 0 view .LVU71
 226 0014 4FF44033 		mov	r3, #196608
 227 0018 4360     		str	r3, [r0, #4]
 113:Core/Src/adc.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 228              		.loc 1 113 3 is_stmt 1 view .LVU72
 229              		.loc 1 113 25 is_stmt 0 view .LVU73
ARM GAS  /tmp/cccXlvVA.s 			page 7


 230 001a 0023     		movs	r3, #0
 231 001c 8360     		str	r3, [r0, #8]
 114:Core/Src/adc.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 232              		.loc 1 114 3 is_stmt 1 view .LVU74
 233              		.loc 1 114 24 is_stmt 0 view .LVU75
 234 001e C360     		str	r3, [r0, #12]
 115:Core/Src/adc.c ****   hadc2.Init.GainCompensation = 0;
 235              		.loc 1 115 3 is_stmt 1 view .LVU76
 236              		.loc 1 115 31 is_stmt 0 view .LVU77
 237 0020 0361     		str	r3, [r0, #16]
 116:Core/Src/adc.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 238              		.loc 1 116 3 is_stmt 1 view .LVU78
 239              		.loc 1 116 27 is_stmt 0 view .LVU79
 240 0022 4361     		str	r3, [r0, #20]
 117:Core/Src/adc.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 241              		.loc 1 117 3 is_stmt 1 view .LVU80
 242              		.loc 1 117 27 is_stmt 0 view .LVU81
 243 0024 0422     		movs	r2, #4
 244 0026 8261     		str	r2, [r0, #24]
 118:Core/Src/adc.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 245              		.loc 1 118 3 is_stmt 1 view .LVU82
 246              		.loc 1 118 31 is_stmt 0 view .LVU83
 247 0028 0377     		strb	r3, [r0, #28]
 119:Core/Src/adc.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 248              		.loc 1 119 3 is_stmt 1 view .LVU84
 249              		.loc 1 119 33 is_stmt 0 view .LVU85
 250 002a 4377     		strb	r3, [r0, #29]
 120:Core/Src/adc.c ****   hadc2.Init.NbrOfConversion = 1;
 251              		.loc 1 120 3 is_stmt 1 view .LVU86
 252              		.loc 1 120 30 is_stmt 0 view .LVU87
 253 002c 0122     		movs	r2, #1
 254 002e 0262     		str	r2, [r0, #32]
 121:Core/Src/adc.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 255              		.loc 1 121 3 is_stmt 1 view .LVU88
 256              		.loc 1 121 36 is_stmt 0 view .LVU89
 257 0030 80F82430 		strb	r3, [r0, #36]
 122:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 258              		.loc 1 122 3 is_stmt 1 view .LVU90
 259              		.loc 1 122 31 is_stmt 0 view .LVU91
 260 0034 C362     		str	r3, [r0, #44]
 123:Core/Src/adc.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 261              		.loc 1 123 3 is_stmt 1 view .LVU92
 262              		.loc 1 123 35 is_stmt 0 view .LVU93
 263 0036 0363     		str	r3, [r0, #48]
 124:Core/Src/adc.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 264              		.loc 1 124 3 is_stmt 1 view .LVU94
 265              		.loc 1 124 36 is_stmt 0 view .LVU95
 266 0038 80F83830 		strb	r3, [r0, #56]
 125:Core/Src/adc.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 267              		.loc 1 125 3 is_stmt 1 view .LVU96
 268              		.loc 1 125 22 is_stmt 0 view .LVU97
 269 003c C363     		str	r3, [r0, #60]
 126:Core/Src/adc.c ****   hadc2.Init.OversamplingMode = DISABLE;
 270              		.loc 1 126 3 is_stmt 1 view .LVU98
 271              		.loc 1 126 31 is_stmt 0 view .LVU99
 272 003e 80F84030 		strb	r3, [r0, #64]
 127:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
ARM GAS  /tmp/cccXlvVA.s 			page 8


 273              		.loc 1 127 3 is_stmt 1 view .LVU100
 274              		.loc 1 127 7 is_stmt 0 view .LVU101
 275 0042 FFF7FEFF 		bl	HAL_ADC_Init
 276              	.LVL8:
 277              		.loc 1 127 6 view .LVU102
 278 0046 90B9     		cbnz	r0, .L15
 279              	.L12:
 128:Core/Src/adc.c ****   {
 129:Core/Src/adc.c ****     Error_Handler();
 130:Core/Src/adc.c ****   }
 131:Core/Src/adc.c **** 
 132:Core/Src/adc.c ****   /** Configure Regular Channel
 133:Core/Src/adc.c ****   */
 134:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_5;
 280              		.loc 1 134 3 is_stmt 1 view .LVU103
 281              		.loc 1 134 19 is_stmt 0 view .LVU104
 282 0048 0E4B     		ldr	r3, .L17+8
 283 004a 0093     		str	r3, [sp]
 135:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 284              		.loc 1 135 3 is_stmt 1 view .LVU105
 285              		.loc 1 135 16 is_stmt 0 view .LVU106
 286 004c 0623     		movs	r3, #6
 287 004e 0193     		str	r3, [sp, #4]
 136:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 288              		.loc 1 136 3 is_stmt 1 view .LVU107
 289              		.loc 1 136 24 is_stmt 0 view .LVU108
 290 0050 0023     		movs	r3, #0
 291 0052 0293     		str	r3, [sp, #8]
 137:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 292              		.loc 1 137 3 is_stmt 1 view .LVU109
 293              		.loc 1 137 22 is_stmt 0 view .LVU110
 294 0054 7F22     		movs	r2, #127
 295 0056 0392     		str	r2, [sp, #12]
 138:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 296              		.loc 1 138 3 is_stmt 1 view .LVU111
 297              		.loc 1 138 24 is_stmt 0 view .LVU112
 298 0058 0422     		movs	r2, #4
 299 005a 0492     		str	r2, [sp, #16]
 139:Core/Src/adc.c ****   sConfig.Offset = 0;
 300              		.loc 1 139 3 is_stmt 1 view .LVU113
 301              		.loc 1 139 18 is_stmt 0 view .LVU114
 302 005c 0593     		str	r3, [sp, #20]
 140:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 303              		.loc 1 140 3 is_stmt 1 view .LVU115
 304              		.loc 1 140 7 is_stmt 0 view .LVU116
 305 005e 6946     		mov	r1, sp
 306 0060 0648     		ldr	r0, .L17
 307 0062 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 308              	.LVL9:
 309              		.loc 1 140 6 view .LVU117
 310 0066 28B9     		cbnz	r0, .L16
 311              	.L11:
 141:Core/Src/adc.c ****   {
 142:Core/Src/adc.c ****     Error_Handler();
 143:Core/Src/adc.c ****   }
 144:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 145:Core/Src/adc.c **** 
ARM GAS  /tmp/cccXlvVA.s 			page 9


 146:Core/Src/adc.c ****   /* USER CODE END ADC2_Init 2 */
 147:Core/Src/adc.c **** 
 148:Core/Src/adc.c **** }
 312              		.loc 1 148 1 view .LVU118
 313 0068 09B0     		add	sp, sp, #36
 314              	.LCFI6:
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 4
 317              		@ sp needed
 318 006a 5DF804FB 		ldr	pc, [sp], #4
 319              	.L15:
 320              	.LCFI7:
 321              		.cfi_restore_state
 129:Core/Src/adc.c ****   }
 322              		.loc 1 129 5 is_stmt 1 view .LVU119
 323 006e FFF7FEFF 		bl	Error_Handler
 324              	.LVL10:
 325 0072 E9E7     		b	.L12
 326              	.L16:
 142:Core/Src/adc.c ****   }
 327              		.loc 1 142 5 view .LVU120
 328 0074 FFF7FEFF 		bl	Error_Handler
 329              	.LVL11:
 330              		.loc 1 148 1 is_stmt 0 view .LVU121
 331 0078 F6E7     		b	.L11
 332              	.L18:
 333 007a 00BF     		.align	2
 334              	.L17:
 335 007c 00000000 		.word	.LANCHOR1
 336 0080 00010050 		.word	1342177536
 337 0084 2000F014 		.word	351272992
 338              		.cfi_endproc
 339              	.LFE1439:
 341              		.section	.text.MX_ADC3_Init,"ax",%progbits
 342              		.align	1
 343              		.global	MX_ADC3_Init
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	MX_ADC3_Init:
 349              	.LFB1440:
 149:Core/Src/adc.c **** /* ADC3 init function */
 150:Core/Src/adc.c **** void MX_ADC3_Init(void)
 151:Core/Src/adc.c **** {
 350              		.loc 1 151 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 48
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354 0000 10B5     		push	{r4, lr}
 355              	.LCFI8:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 4, -8
 358              		.cfi_offset 14, -4
 359 0002 8CB0     		sub	sp, sp, #48
 360              	.LCFI9:
 361              		.cfi_def_cfa_offset 56
 152:Core/Src/adc.c **** 
ARM GAS  /tmp/cccXlvVA.s 			page 10


 153:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 0 */
 154:Core/Src/adc.c **** 
 155:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 0 */
 156:Core/Src/adc.c **** 
 157:Core/Src/adc.c ****   ADC_MultiModeTypeDef multimode = {0};
 362              		.loc 1 157 3 view .LVU123
 363              		.loc 1 157 24 is_stmt 0 view .LVU124
 364 0004 0024     		movs	r4, #0
 365 0006 0994     		str	r4, [sp, #36]
 366 0008 0A94     		str	r4, [sp, #40]
 367 000a 0B94     		str	r4, [sp, #44]
 158:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 368              		.loc 1 158 3 is_stmt 1 view .LVU125
 369              		.loc 1 158 26 is_stmt 0 view .LVU126
 370 000c 2022     		movs	r2, #32
 371 000e 2146     		mov	r1, r4
 372 0010 01A8     		add	r0, sp, #4
 373 0012 FFF7FEFF 		bl	memset
 374              	.LVL12:
 159:Core/Src/adc.c **** 
 160:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 1 */
 161:Core/Src/adc.c **** 
 162:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 1 */
 163:Core/Src/adc.c **** 
 164:Core/Src/adc.c ****   /** Common config
 165:Core/Src/adc.c ****   */
 166:Core/Src/adc.c ****   hadc3.Instance = ADC3;
 375              		.loc 1 166 3 is_stmt 1 view .LVU127
 376              		.loc 1 166 18 is_stmt 0 view .LVU128
 377 0016 1F48     		ldr	r0, .L27
 378 0018 1F4B     		ldr	r3, .L27+4
 379 001a 0360     		str	r3, [r0]
 167:Core/Src/adc.c ****   hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 380              		.loc 1 167 3 is_stmt 1 view .LVU129
 381              		.loc 1 167 29 is_stmt 0 view .LVU130
 382 001c 4FF44033 		mov	r3, #196608
 383 0020 4360     		str	r3, [r0, #4]
 168:Core/Src/adc.c ****   hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 384              		.loc 1 168 3 is_stmt 1 view .LVU131
 385              		.loc 1 168 25 is_stmt 0 view .LVU132
 386 0022 8460     		str	r4, [r0, #8]
 169:Core/Src/adc.c ****   hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 387              		.loc 1 169 3 is_stmt 1 view .LVU133
 388              		.loc 1 169 24 is_stmt 0 view .LVU134
 389 0024 C460     		str	r4, [r0, #12]
 170:Core/Src/adc.c ****   hadc3.Init.GainCompensation = 0;
 390              		.loc 1 170 3 is_stmt 1 view .LVU135
 391              		.loc 1 170 31 is_stmt 0 view .LVU136
 392 0026 0461     		str	r4, [r0, #16]
 171:Core/Src/adc.c ****   hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 393              		.loc 1 171 3 is_stmt 1 view .LVU137
 394              		.loc 1 171 27 is_stmt 0 view .LVU138
 395 0028 4461     		str	r4, [r0, #20]
 172:Core/Src/adc.c ****   hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 396              		.loc 1 172 3 is_stmt 1 view .LVU139
 397              		.loc 1 172 27 is_stmt 0 view .LVU140
 398 002a 0423     		movs	r3, #4
ARM GAS  /tmp/cccXlvVA.s 			page 11


 399 002c 8361     		str	r3, [r0, #24]
 173:Core/Src/adc.c ****   hadc3.Init.LowPowerAutoWait = DISABLE;
 400              		.loc 1 173 3 is_stmt 1 view .LVU141
 401              		.loc 1 173 31 is_stmt 0 view .LVU142
 402 002e 0477     		strb	r4, [r0, #28]
 174:Core/Src/adc.c ****   hadc3.Init.ContinuousConvMode = DISABLE;
 403              		.loc 1 174 3 is_stmt 1 view .LVU143
 404              		.loc 1 174 33 is_stmt 0 view .LVU144
 405 0030 4477     		strb	r4, [r0, #29]
 175:Core/Src/adc.c ****   hadc3.Init.NbrOfConversion = 1;
 406              		.loc 1 175 3 is_stmt 1 view .LVU145
 407              		.loc 1 175 30 is_stmt 0 view .LVU146
 408 0032 0123     		movs	r3, #1
 409 0034 0362     		str	r3, [r0, #32]
 176:Core/Src/adc.c ****   hadc3.Init.DiscontinuousConvMode = DISABLE;
 410              		.loc 1 176 3 is_stmt 1 view .LVU147
 411              		.loc 1 176 36 is_stmt 0 view .LVU148
 412 0036 80F82440 		strb	r4, [r0, #36]
 177:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 413              		.loc 1 177 3 is_stmt 1 view .LVU149
 414              		.loc 1 177 31 is_stmt 0 view .LVU150
 415 003a C462     		str	r4, [r0, #44]
 178:Core/Src/adc.c ****   hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 416              		.loc 1 178 3 is_stmt 1 view .LVU151
 417              		.loc 1 178 35 is_stmt 0 view .LVU152
 418 003c 0463     		str	r4, [r0, #48]
 179:Core/Src/adc.c ****   hadc3.Init.DMAContinuousRequests = DISABLE;
 419              		.loc 1 179 3 is_stmt 1 view .LVU153
 420              		.loc 1 179 36 is_stmt 0 view .LVU154
 421 003e 80F83840 		strb	r4, [r0, #56]
 180:Core/Src/adc.c ****   hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 422              		.loc 1 180 3 is_stmt 1 view .LVU155
 423              		.loc 1 180 22 is_stmt 0 view .LVU156
 424 0042 C463     		str	r4, [r0, #60]
 181:Core/Src/adc.c ****   hadc3.Init.OversamplingMode = DISABLE;
 425              		.loc 1 181 3 is_stmt 1 view .LVU157
 426              		.loc 1 181 31 is_stmt 0 view .LVU158
 427 0044 80F84040 		strb	r4, [r0, #64]
 182:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc3) != HAL_OK)
 428              		.loc 1 182 3 is_stmt 1 view .LVU159
 429              		.loc 1 182 7 is_stmt 0 view .LVU160
 430 0048 FFF7FEFF 		bl	HAL_ADC_Init
 431              	.LVL13:
 432              		.loc 1 182 6 view .LVU161
 433 004c C8B9     		cbnz	r0, .L24
 434              	.L20:
 183:Core/Src/adc.c ****   {
 184:Core/Src/adc.c ****     Error_Handler();
 185:Core/Src/adc.c ****   }
 186:Core/Src/adc.c **** 
 187:Core/Src/adc.c ****   /** Configure the ADC multi-mode
 188:Core/Src/adc.c ****   */
 189:Core/Src/adc.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 435              		.loc 1 189 3 is_stmt 1 view .LVU162
 436              		.loc 1 189 18 is_stmt 0 view .LVU163
 437 004e 0023     		movs	r3, #0
 438 0050 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/cccXlvVA.s 			page 12


 190:Core/Src/adc.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 439              		.loc 1 190 3 is_stmt 1 view .LVU164
 440              		.loc 1 190 7 is_stmt 0 view .LVU165
 441 0052 09A9     		add	r1, sp, #36
 442 0054 0F48     		ldr	r0, .L27
 443 0056 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 444              	.LVL14:
 445              		.loc 1 190 6 view .LVU166
 446 005a A8B9     		cbnz	r0, .L25
 447              	.L21:
 191:Core/Src/adc.c ****   {
 192:Core/Src/adc.c ****     Error_Handler();
 193:Core/Src/adc.c ****   }
 194:Core/Src/adc.c **** 
 195:Core/Src/adc.c ****   /** Configure Regular Channel
 196:Core/Src/adc.c ****   */
 197:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_8;
 448              		.loc 1 197 3 is_stmt 1 view .LVU167
 449              		.loc 1 197 19 is_stmt 0 view .LVU168
 450 005c 0F4B     		ldr	r3, .L27+8
 451 005e 0193     		str	r3, [sp, #4]
 198:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 452              		.loc 1 198 3 is_stmt 1 view .LVU169
 453              		.loc 1 198 16 is_stmt 0 view .LVU170
 454 0060 0623     		movs	r3, #6
 455 0062 0293     		str	r3, [sp, #8]
 199:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 456              		.loc 1 199 3 is_stmt 1 view .LVU171
 457              		.loc 1 199 24 is_stmt 0 view .LVU172
 458 0064 0023     		movs	r3, #0
 459 0066 0393     		str	r3, [sp, #12]
 200:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 460              		.loc 1 200 3 is_stmt 1 view .LVU173
 461              		.loc 1 200 22 is_stmt 0 view .LVU174
 462 0068 7F22     		movs	r2, #127
 463 006a 0492     		str	r2, [sp, #16]
 201:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 464              		.loc 1 201 3 is_stmt 1 view .LVU175
 465              		.loc 1 201 24 is_stmt 0 view .LVU176
 466 006c 0422     		movs	r2, #4
 467 006e 0592     		str	r2, [sp, #20]
 202:Core/Src/adc.c ****   sConfig.Offset = 0;
 468              		.loc 1 202 3 is_stmt 1 view .LVU177
 469              		.loc 1 202 18 is_stmt 0 view .LVU178
 470 0070 0693     		str	r3, [sp, #24]
 203:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 471              		.loc 1 203 3 is_stmt 1 view .LVU179
 472              		.loc 1 203 7 is_stmt 0 view .LVU180
 473 0072 0DEB0201 		add	r1, sp, r2
 474 0076 0748     		ldr	r0, .L27
 475 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 476              	.LVL15:
 477              		.loc 1 203 6 view .LVU181
 478 007c 38B9     		cbnz	r0, .L26
 479              	.L19:
 204:Core/Src/adc.c ****   {
 205:Core/Src/adc.c ****     Error_Handler();
ARM GAS  /tmp/cccXlvVA.s 			page 13


 206:Core/Src/adc.c ****   }
 207:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_Init 2 */
 208:Core/Src/adc.c **** 
 209:Core/Src/adc.c ****   /* USER CODE END ADC3_Init 2 */
 210:Core/Src/adc.c **** 
 211:Core/Src/adc.c **** }
 480              		.loc 1 211 1 view .LVU182
 481 007e 0CB0     		add	sp, sp, #48
 482              	.LCFI10:
 483              		.cfi_remember_state
 484              		.cfi_def_cfa_offset 8
 485              		@ sp needed
 486 0080 10BD     		pop	{r4, pc}
 487              	.L24:
 488              	.LCFI11:
 489              		.cfi_restore_state
 184:Core/Src/adc.c ****   }
 490              		.loc 1 184 5 is_stmt 1 view .LVU183
 491 0082 FFF7FEFF 		bl	Error_Handler
 492              	.LVL16:
 493 0086 E2E7     		b	.L20
 494              	.L25:
 192:Core/Src/adc.c ****   }
 495              		.loc 1 192 5 view .LVU184
 496 0088 FFF7FEFF 		bl	Error_Handler
 497              	.LVL17:
 498 008c E6E7     		b	.L21
 499              	.L26:
 205:Core/Src/adc.c ****   }
 500              		.loc 1 205 5 view .LVU185
 501 008e FFF7FEFF 		bl	Error_Handler
 502              	.LVL18:
 503              		.loc 1 211 1 is_stmt 0 view .LVU186
 504 0092 F4E7     		b	.L19
 505              	.L28:
 506              		.align	2
 507              	.L27:
 508 0094 00000000 		.word	.LANCHOR2
 509 0098 00040050 		.word	1342178304
 510 009c 00018021 		.word	562036992
 511              		.cfi_endproc
 512              	.LFE1440:
 514              		.section	.text.MX_ADC4_Init,"ax",%progbits
 515              		.align	1
 516              		.global	MX_ADC4_Init
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	MX_ADC4_Init:
 522              	.LFB1441:
 212:Core/Src/adc.c **** /* ADC4 init function */
 213:Core/Src/adc.c **** void MX_ADC4_Init(void)
 214:Core/Src/adc.c **** {
 523              		.loc 1 214 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 32
 526              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cccXlvVA.s 			page 14


 527 0000 00B5     		push	{lr}
 528              	.LCFI12:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 14, -4
 531 0002 89B0     		sub	sp, sp, #36
 532              	.LCFI13:
 533              		.cfi_def_cfa_offset 40
 215:Core/Src/adc.c **** 
 216:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_Init 0 */
 217:Core/Src/adc.c **** 
 218:Core/Src/adc.c ****   /* USER CODE END ADC4_Init 0 */
 219:Core/Src/adc.c **** 
 220:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 534              		.loc 1 220 3 view .LVU188
 535              		.loc 1 220 26 is_stmt 0 view .LVU189
 536 0004 2022     		movs	r2, #32
 537 0006 0021     		movs	r1, #0
 538 0008 6846     		mov	r0, sp
 539 000a FFF7FEFF 		bl	memset
 540              	.LVL19:
 221:Core/Src/adc.c **** 
 222:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_Init 1 */
 223:Core/Src/adc.c **** 
 224:Core/Src/adc.c ****   /* USER CODE END ADC4_Init 1 */
 225:Core/Src/adc.c **** 
 226:Core/Src/adc.c ****   /** Common config
 227:Core/Src/adc.c ****   */
 228:Core/Src/adc.c ****   hadc4.Instance = ADC4;
 541              		.loc 1 228 3 is_stmt 1 view .LVU190
 542              		.loc 1 228 18 is_stmt 0 view .LVU191
 543 000e 2348     		ldr	r0, .L37
 544 0010 234B     		ldr	r3, .L37+4
 545 0012 0360     		str	r3, [r0]
 229:Core/Src/adc.c ****   hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 546              		.loc 1 229 3 is_stmt 1 view .LVU192
 547              		.loc 1 229 29 is_stmt 0 view .LVU193
 548 0014 4FF44033 		mov	r3, #196608
 549 0018 4360     		str	r3, [r0, #4]
 230:Core/Src/adc.c ****   hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 550              		.loc 1 230 3 is_stmt 1 view .LVU194
 551              		.loc 1 230 25 is_stmt 0 view .LVU195
 552 001a 0023     		movs	r3, #0
 553 001c 8360     		str	r3, [r0, #8]
 231:Core/Src/adc.c ****   hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 554              		.loc 1 231 3 is_stmt 1 view .LVU196
 555              		.loc 1 231 24 is_stmt 0 view .LVU197
 556 001e C360     		str	r3, [r0, #12]
 232:Core/Src/adc.c ****   hadc4.Init.GainCompensation = 0;
 557              		.loc 1 232 3 is_stmt 1 view .LVU198
 558              		.loc 1 232 31 is_stmt 0 view .LVU199
 559 0020 0361     		str	r3, [r0, #16]
 233:Core/Src/adc.c ****   hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 560              		.loc 1 233 3 is_stmt 1 view .LVU200
 561              		.loc 1 233 27 is_stmt 0 view .LVU201
 562 0022 0122     		movs	r2, #1
 563 0024 4261     		str	r2, [r0, #20]
 234:Core/Src/adc.c ****   hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  /tmp/cccXlvVA.s 			page 15


 564              		.loc 1 234 3 is_stmt 1 view .LVU202
 565              		.loc 1 234 27 is_stmt 0 view .LVU203
 566 0026 0421     		movs	r1, #4
 567 0028 8161     		str	r1, [r0, #24]
 235:Core/Src/adc.c ****   hadc4.Init.LowPowerAutoWait = DISABLE;
 568              		.loc 1 235 3 is_stmt 1 view .LVU204
 569              		.loc 1 235 31 is_stmt 0 view .LVU205
 570 002a 0377     		strb	r3, [r0, #28]
 236:Core/Src/adc.c ****   hadc4.Init.ContinuousConvMode = DISABLE;
 571              		.loc 1 236 3 is_stmt 1 view .LVU206
 572              		.loc 1 236 33 is_stmt 0 view .LVU207
 573 002c 4377     		strb	r3, [r0, #29]
 237:Core/Src/adc.c ****   hadc4.Init.NbrOfConversion = 2;
 574              		.loc 1 237 3 is_stmt 1 view .LVU208
 575              		.loc 1 237 30 is_stmt 0 view .LVU209
 576 002e 0221     		movs	r1, #2
 577 0030 0162     		str	r1, [r0, #32]
 238:Core/Src/adc.c ****   hadc4.Init.DiscontinuousConvMode = ENABLE;
 578              		.loc 1 238 3 is_stmt 1 view .LVU210
 579              		.loc 1 238 36 is_stmt 0 view .LVU211
 580 0032 80F82420 		strb	r2, [r0, #36]
 239:Core/Src/adc.c ****   hadc4.Init.NbrOfDiscConversion = 1;
 581              		.loc 1 239 3 is_stmt 1 view .LVU212
 582              		.loc 1 239 34 is_stmt 0 view .LVU213
 583 0036 8262     		str	r2, [r0, #40]
 240:Core/Src/adc.c ****   hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 584              		.loc 1 240 3 is_stmt 1 view .LVU214
 585              		.loc 1 240 31 is_stmt 0 view .LVU215
 586 0038 C362     		str	r3, [r0, #44]
 241:Core/Src/adc.c ****   hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 587              		.loc 1 241 3 is_stmt 1 view .LVU216
 588              		.loc 1 241 35 is_stmt 0 view .LVU217
 589 003a 0363     		str	r3, [r0, #48]
 242:Core/Src/adc.c ****   hadc4.Init.DMAContinuousRequests = DISABLE;
 590              		.loc 1 242 3 is_stmt 1 view .LVU218
 591              		.loc 1 242 36 is_stmt 0 view .LVU219
 592 003c 80F83830 		strb	r3, [r0, #56]
 243:Core/Src/adc.c ****   hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 593              		.loc 1 243 3 is_stmt 1 view .LVU220
 594              		.loc 1 243 22 is_stmt 0 view .LVU221
 595 0040 4FF48052 		mov	r2, #4096
 596 0044 C263     		str	r2, [r0, #60]
 244:Core/Src/adc.c ****   hadc4.Init.OversamplingMode = DISABLE;
 597              		.loc 1 244 3 is_stmt 1 view .LVU222
 598              		.loc 1 244 31 is_stmt 0 view .LVU223
 599 0046 80F84030 		strb	r3, [r0, #64]
 245:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc4) != HAL_OK)
 600              		.loc 1 245 3 is_stmt 1 view .LVU224
 601              		.loc 1 245 7 is_stmt 0 view .LVU225
 602 004a FFF7FEFF 		bl	HAL_ADC_Init
 603              	.LVL20:
 604              		.loc 1 245 6 view .LVU226
 605 004e E0B9     		cbnz	r0, .L34
 606              	.L30:
 246:Core/Src/adc.c ****   {
 247:Core/Src/adc.c ****     Error_Handler();
 248:Core/Src/adc.c ****   }
ARM GAS  /tmp/cccXlvVA.s 			page 16


 249:Core/Src/adc.c **** 
 250:Core/Src/adc.c ****   /** Configure Regular Channel
 251:Core/Src/adc.c ****   */
 252:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_4;
 607              		.loc 1 252 3 is_stmt 1 view .LVU227
 608              		.loc 1 252 19 is_stmt 0 view .LVU228
 609 0050 144B     		ldr	r3, .L37+8
 610 0052 0093     		str	r3, [sp]
 253:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 611              		.loc 1 253 3 is_stmt 1 view .LVU229
 612              		.loc 1 253 16 is_stmt 0 view .LVU230
 613 0054 0623     		movs	r3, #6
 614 0056 0193     		str	r3, [sp, #4]
 254:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 615              		.loc 1 254 3 is_stmt 1 view .LVU231
 616              		.loc 1 254 24 is_stmt 0 view .LVU232
 617 0058 0523     		movs	r3, #5
 618 005a 0293     		str	r3, [sp, #8]
 255:Core/Src/adc.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 619              		.loc 1 255 3 is_stmt 1 view .LVU233
 620              		.loc 1 255 22 is_stmt 0 view .LVU234
 621 005c 7F23     		movs	r3, #127
 622 005e 0393     		str	r3, [sp, #12]
 256:Core/Src/adc.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 623              		.loc 1 256 3 is_stmt 1 view .LVU235
 624              		.loc 1 256 24 is_stmt 0 view .LVU236
 625 0060 0423     		movs	r3, #4
 626 0062 0493     		str	r3, [sp, #16]
 257:Core/Src/adc.c ****   sConfig.Offset = 0;
 627              		.loc 1 257 3 is_stmt 1 view .LVU237
 628              		.loc 1 257 18 is_stmt 0 view .LVU238
 629 0064 0023     		movs	r3, #0
 630 0066 0593     		str	r3, [sp, #20]
 258:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 631              		.loc 1 258 3 is_stmt 1 view .LVU239
 632              		.loc 1 258 7 is_stmt 0 view .LVU240
 633 0068 6946     		mov	r1, sp
 634 006a 0C48     		ldr	r0, .L37
 635 006c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 636              	.LVL21:
 637              		.loc 1 258 6 view .LVU241
 638 0070 70B9     		cbnz	r0, .L35
 639              	.L31:
 259:Core/Src/adc.c ****   {
 260:Core/Src/adc.c ****     Error_Handler();
 261:Core/Src/adc.c ****   }
 262:Core/Src/adc.c **** 
 263:Core/Src/adc.c ****   /** Configure Regular Channel
 264:Core/Src/adc.c ****   */
 265:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_5;
 640              		.loc 1 265 3 is_stmt 1 view .LVU242
 641              		.loc 1 265 19 is_stmt 0 view .LVU243
 642 0072 0D4B     		ldr	r3, .L37+12
 643 0074 0093     		str	r3, [sp]
 266:Core/Src/adc.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 644              		.loc 1 266 3 is_stmt 1 view .LVU244
 645              		.loc 1 266 16 is_stmt 0 view .LVU245
ARM GAS  /tmp/cccXlvVA.s 			page 17


 646 0076 0C23     		movs	r3, #12
 647 0078 0193     		str	r3, [sp, #4]
 267:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 648              		.loc 1 267 3 is_stmt 1 view .LVU246
 649              		.loc 1 267 7 is_stmt 0 view .LVU247
 650 007a 6946     		mov	r1, sp
 651 007c 0748     		ldr	r0, .L37
 652 007e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 653              	.LVL22:
 654              		.loc 1 267 6 view .LVU248
 655 0082 40B9     		cbnz	r0, .L36
 656              	.L29:
 268:Core/Src/adc.c ****   {
 269:Core/Src/adc.c ****     Error_Handler();
 270:Core/Src/adc.c ****   }
 271:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_Init 2 */
 272:Core/Src/adc.c **** 
 273:Core/Src/adc.c ****   /* USER CODE END ADC4_Init 2 */
 274:Core/Src/adc.c **** 
 275:Core/Src/adc.c **** }
 657              		.loc 1 275 1 view .LVU249
 658 0084 09B0     		add	sp, sp, #36
 659              	.LCFI14:
 660              		.cfi_remember_state
 661              		.cfi_def_cfa_offset 4
 662              		@ sp needed
 663 0086 5DF804FB 		ldr	pc, [sp], #4
 664              	.L34:
 665              	.LCFI15:
 666              		.cfi_restore_state
 247:Core/Src/adc.c ****   }
 667              		.loc 1 247 5 is_stmt 1 view .LVU250
 668 008a FFF7FEFF 		bl	Error_Handler
 669              	.LVL23:
 670 008e DFE7     		b	.L30
 671              	.L35:
 260:Core/Src/adc.c ****   }
 672              		.loc 1 260 5 view .LVU251
 673 0090 FFF7FEFF 		bl	Error_Handler
 674              	.LVL24:
 675 0094 EDE7     		b	.L31
 676              	.L36:
 269:Core/Src/adc.c ****   }
 677              		.loc 1 269 5 view .LVU252
 678 0096 FFF7FEFF 		bl	Error_Handler
 679              	.LVL25:
 680              		.loc 1 275 1 is_stmt 0 view .LVU253
 681 009a F3E7     		b	.L29
 682              	.L38:
 683              		.align	2
 684              	.L37:
 685 009c 00000000 		.word	.LANCHOR3
 686 00a0 00050050 		.word	1342178560
 687 00a4 1000C010 		.word	281018384
 688 00a8 2000F014 		.word	351272992
 689              		.cfi_endproc
 690              	.LFE1441:
ARM GAS  /tmp/cccXlvVA.s 			page 18


 692              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 693              		.align	1
 694              		.global	HAL_ADC_MspInit
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	HAL_ADC_MspInit:
 700              	.LVL26:
 701              	.LFB1442:
 276:Core/Src/adc.c **** 
 277:Core/Src/adc.c **** static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
 278:Core/Src/adc.c **** static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;
 279:Core/Src/adc.c **** 
 280:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
 281:Core/Src/adc.c **** {
 702              		.loc 1 281 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 152
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		.loc 1 281 1 is_stmt 0 view .LVU255
 707 0000 30B5     		push	{r4, r5, lr}
 708              	.LCFI16:
 709              		.cfi_def_cfa_offset 12
 710              		.cfi_offset 4, -12
 711              		.cfi_offset 5, -8
 712              		.cfi_offset 14, -4
 713 0002 A7B0     		sub	sp, sp, #156
 714              	.LCFI17:
 715              		.cfi_def_cfa_offset 168
 716 0004 0446     		mov	r4, r0
 282:Core/Src/adc.c **** 
 283:Core/Src/adc.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 717              		.loc 1 283 3 is_stmt 1 view .LVU256
 718              		.loc 1 283 20 is_stmt 0 view .LVU257
 719 0006 0021     		movs	r1, #0
 720 0008 2191     		str	r1, [sp, #132]
 721 000a 2291     		str	r1, [sp, #136]
 722 000c 2391     		str	r1, [sp, #140]
 723 000e 2491     		str	r1, [sp, #144]
 724 0010 2591     		str	r1, [sp, #148]
 284:Core/Src/adc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 725              		.loc 1 284 3 is_stmt 1 view .LVU258
 726              		.loc 1 284 28 is_stmt 0 view .LVU259
 727 0012 5422     		movs	r2, #84
 728 0014 0CA8     		add	r0, sp, #48
 729              	.LVL27:
 730              		.loc 1 284 28 view .LVU260
 731 0016 FFF7FEFF 		bl	memset
 732              	.LVL28:
 285:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 733              		.loc 1 285 3 is_stmt 1 view .LVU261
 734              		.loc 1 285 15 is_stmt 0 view .LVU262
 735 001a 2368     		ldr	r3, [r4]
 736              		.loc 1 285 5 view .LVU263
 737 001c B3F1A04F 		cmp	r3, #1342177280
 738 0020 0CD0     		beq	.L53
 286:Core/Src/adc.c ****   {
ARM GAS  /tmp/cccXlvVA.s 			page 19


 287:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 288:Core/Src/adc.c **** 
 289:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
 290:Core/Src/adc.c **** 
 291:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 292:Core/Src/adc.c ****   */
 293:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 294:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 295:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 296:Core/Src/adc.c ****     {
 297:Core/Src/adc.c ****       Error_Handler();
 298:Core/Src/adc.c ****     }
 299:Core/Src/adc.c **** 
 300:Core/Src/adc.c ****     /* ADC1 clock enable */
 301:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
 302:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 303:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 304:Core/Src/adc.c ****     }
 305:Core/Src/adc.c **** 
 306:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 307:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 308:Core/Src/adc.c ****     PA0     ------> ADC1_IN1
 309:Core/Src/adc.c ****     PA1     ------> ADC1_IN2
 310:Core/Src/adc.c ****     PA2     ------> ADC1_IN3
 311:Core/Src/adc.c ****     PA3     ------> ADC1_IN4
 312:Core/Src/adc.c ****     */
 313:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 314:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 315:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317:Core/Src/adc.c **** 
 318:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 319:Core/Src/adc.c **** 
 320:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 321:Core/Src/adc.c ****   }
 322:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 739              		.loc 1 322 8 is_stmt 1 view .LVU264
 740              		.loc 1 322 10 is_stmt 0 view .LVU265
 741 0022 884A     		ldr	r2, .L65
 742 0024 9342     		cmp	r3, r2
 743 0026 3DD0     		beq	.L54
 323:Core/Src/adc.c ****   {
 324:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 325:Core/Src/adc.c **** 
 326:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 0 */
 327:Core/Src/adc.c **** 
 328:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 329:Core/Src/adc.c ****   */
 330:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 331:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 332:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 333:Core/Src/adc.c ****     {
 334:Core/Src/adc.c ****       Error_Handler();
 335:Core/Src/adc.c ****     }
 336:Core/Src/adc.c **** 
 337:Core/Src/adc.c ****     /* ADC2 clock enable */
 338:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED++;
ARM GAS  /tmp/cccXlvVA.s 			page 20


 339:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 340:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 341:Core/Src/adc.c ****     }
 342:Core/Src/adc.c **** 
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 346:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 347:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 348:Core/Src/adc.c ****     PF1-OSC_OUT     ------> ADC2_IN10
 349:Core/Src/adc.c ****     PA5     ------> ADC2_IN13
 350:Core/Src/adc.c ****     PC4     ------> ADC2_IN5
 351:Core/Src/adc.c ****     PC5     ------> ADC2_IN11
 352:Core/Src/adc.c ****     PB2     ------> ADC2_IN12
 353:Core/Src/adc.c ****     */
 354:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 355:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 356:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 357:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 358:Core/Src/adc.c **** 
 359:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 360:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 361:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 363:Core/Src/adc.c **** 
 364:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 365:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 366:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 367:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 368:Core/Src/adc.c **** 
 369:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 370:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 371:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 372:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373:Core/Src/adc.c **** 
 374:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 375:Core/Src/adc.c **** 
 376:Core/Src/adc.c ****   /* USER CODE END ADC2_MspInit 1 */
 377:Core/Src/adc.c ****   }
 378:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 744              		.loc 1 378 8 is_stmt 1 view .LVU266
 745              		.loc 1 378 10 is_stmt 0 view .LVU267
 746 0028 874A     		ldr	r2, .L65+4
 747 002a 9342     		cmp	r3, r2
 748 002c 00F0A280 		beq	.L55
 379:Core/Src/adc.c ****   {
 380:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 381:Core/Src/adc.c **** 
 382:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 0 */
 383:Core/Src/adc.c **** 
 384:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 385:Core/Src/adc.c ****   */
 386:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 387:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 388:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 389:Core/Src/adc.c ****     {
 390:Core/Src/adc.c ****       Error_Handler();
ARM GAS  /tmp/cccXlvVA.s 			page 21


 391:Core/Src/adc.c ****     }
 392:Core/Src/adc.c **** 
 393:Core/Src/adc.c ****     /* ADC3 clock enable */
 394:Core/Src/adc.c ****     HAL_RCC_ADC345_CLK_ENABLED++;
 395:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 396:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 397:Core/Src/adc.c ****     }
 398:Core/Src/adc.c **** 
 399:Core/Src/adc.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 400:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 401:Core/Src/adc.c ****     PD11     ------> ADC3_IN8
 402:Core/Src/adc.c ****     PD12     ------> ADC3_IN9
 403:Core/Src/adc.c ****     PD13     ------> ADC3_IN10
 404:Core/Src/adc.c ****     */
 405:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 406:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 407:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 409:Core/Src/adc.c **** 
 410:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 411:Core/Src/adc.c **** 
 412:Core/Src/adc.c ****   /* USER CODE END ADC3_MspInit 1 */
 413:Core/Src/adc.c ****   }
 414:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC4)
 749              		.loc 1 414 8 is_stmt 1 view .LVU268
 750              		.loc 1 414 10 is_stmt 0 view .LVU269
 751 0030 864A     		ldr	r2, .L65+8
 752 0032 9342     		cmp	r3, r2
 753 0034 00F0D280 		beq	.L56
 754              	.LVL29:
 755              	.L39:
 415:Core/Src/adc.c ****   {
 416:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_MspInit 0 */
 417:Core/Src/adc.c **** 
 418:Core/Src/adc.c ****   /* USER CODE END ADC4_MspInit 0 */
 419:Core/Src/adc.c **** 
 420:Core/Src/adc.c ****   /** Initializes the peripherals clocks
 421:Core/Src/adc.c ****   */
 422:Core/Src/adc.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 423:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 424:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 425:Core/Src/adc.c ****     {
 426:Core/Src/adc.c ****       Error_Handler();
 427:Core/Src/adc.c ****     }
 428:Core/Src/adc.c **** 
 429:Core/Src/adc.c ****     /* ADC4 clock enable */
 430:Core/Src/adc.c ****     HAL_RCC_ADC345_CLK_ENABLED++;
 431:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 432:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 433:Core/Src/adc.c ****     }
 434:Core/Src/adc.c **** 
 435:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 436:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 437:Core/Src/adc.c ****     PB14     ------> ADC4_IN4
 438:Core/Src/adc.c ****     PB15     ------> ADC4_IN5
 439:Core/Src/adc.c ****     */
 440:Core/Src/adc.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
ARM GAS  /tmp/cccXlvVA.s 			page 22


 441:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 442:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 443:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 444:Core/Src/adc.c **** 
 445:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_MspInit 1 */
 446:Core/Src/adc.c **** 
 447:Core/Src/adc.c ****   /* USER CODE END ADC4_MspInit 1 */
 448:Core/Src/adc.c ****   }
 449:Core/Src/adc.c **** }
 756              		.loc 1 449 1 view .LVU270
 757 0038 27B0     		add	sp, sp, #156
 758              	.LCFI18:
 759              		.cfi_remember_state
 760              		.cfi_def_cfa_offset 12
 761              		@ sp needed
 762 003a 30BD     		pop	{r4, r5, pc}
 763              	.LVL30:
 764              	.L53:
 765              	.LCFI19:
 766              		.cfi_restore_state
 293:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 767              		.loc 1 293 5 is_stmt 1 view .LVU271
 293:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 768              		.loc 1 293 40 is_stmt 0 view .LVU272
 769 003c 4FF40043 		mov	r3, #32768
 770 0040 0C93     		str	r3, [sp, #48]
 294:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 771              		.loc 1 294 5 is_stmt 1 view .LVU273
 294:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 772              		.loc 1 294 39 is_stmt 0 view .LVU274
 773 0042 4FF00053 		mov	r3, #536870912
 774 0046 1D93     		str	r3, [sp, #116]
 295:Core/Src/adc.c ****     {
 775              		.loc 1 295 5 is_stmt 1 view .LVU275
 295:Core/Src/adc.c ****     {
 776              		.loc 1 295 9 is_stmt 0 view .LVU276
 777 0048 0CA8     		add	r0, sp, #48
 778 004a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 779              	.LVL31:
 295:Core/Src/adc.c ****     {
 780              		.loc 1 295 8 view .LVU277
 781 004e D8B9     		cbnz	r0, .L57
 782              	.L41:
 301:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 783              		.loc 1 301 5 is_stmt 1 view .LVU278
 301:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 784              		.loc 1 301 30 is_stmt 0 view .LVU279
 785 0050 7F4A     		ldr	r2, .L65+12
 786 0052 1368     		ldr	r3, [r2]
 787 0054 0133     		adds	r3, r3, #1
 788 0056 1360     		str	r3, [r2]
 302:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 789              		.loc 1 302 5 is_stmt 1 view .LVU280
 302:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 790              		.loc 1 302 7 is_stmt 0 view .LVU281
 791 0058 012B     		cmp	r3, #1
 792 005a 18D0     		beq	.L58
ARM GAS  /tmp/cccXlvVA.s 			page 23


 793              	.L42:
 303:Core/Src/adc.c ****     }
 794              		.loc 1 303 7 is_stmt 1 discriminator 1 view .LVU282
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 795              		.loc 1 306 5 discriminator 1 view .LVU283
 796              	.LBB2:
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 797              		.loc 1 306 5 discriminator 1 view .LVU284
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 798              		.loc 1 306 5 discriminator 1 view .LVU285
 799 005c 7D4B     		ldr	r3, .L65+16
 800 005e DA6C     		ldr	r2, [r3, #76]
 801 0060 42F00102 		orr	r2, r2, #1
 802 0064 DA64     		str	r2, [r3, #76]
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 803              		.loc 1 306 5 discriminator 1 view .LVU286
 804 0066 DB6C     		ldr	r3, [r3, #76]
 805 0068 03F00103 		and	r3, r3, #1
 806 006c 0293     		str	r3, [sp, #8]
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 807              		.loc 1 306 5 discriminator 1 view .LVU287
 808 006e 029B     		ldr	r3, [sp, #8]
 809              	.LBE2:
 306:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 810              		.loc 1 306 5 discriminator 1 view .LVU288
 313:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 811              		.loc 1 313 5 discriminator 1 view .LVU289
 313:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 812              		.loc 1 313 25 is_stmt 0 discriminator 1 view .LVU290
 813 0070 0F23     		movs	r3, #15
 814 0072 2193     		str	r3, [sp, #132]
 314:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 815              		.loc 1 314 5 is_stmt 1 discriminator 1 view .LVU291
 314:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 816              		.loc 1 314 26 is_stmt 0 discriminator 1 view .LVU292
 817 0074 0323     		movs	r3, #3
 818 0076 2293     		str	r3, [sp, #136]
 315:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 819              		.loc 1 315 5 is_stmt 1 discriminator 1 view .LVU293
 315:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 820              		.loc 1 315 26 is_stmt 0 discriminator 1 view .LVU294
 821 0078 0023     		movs	r3, #0
 822 007a 2393     		str	r3, [sp, #140]
 316:Core/Src/adc.c **** 
 823              		.loc 1 316 5 is_stmt 1 discriminator 1 view .LVU295
 824 007c 21A9     		add	r1, sp, #132
 825 007e 4FF09040 		mov	r0, #1207959552
 826 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 827              	.LVL32:
 828 0086 D7E7     		b	.L39
 829              	.L57:
 297:Core/Src/adc.c ****     }
 830              		.loc 1 297 7 view .LVU296
 831 0088 FFF7FEFF 		bl	Error_Handler
 832              	.LVL33:
 833 008c E0E7     		b	.L41
 834              	.L58:
ARM GAS  /tmp/cccXlvVA.s 			page 24


 303:Core/Src/adc.c ****     }
 835              		.loc 1 303 7 view .LVU297
 836              	.LBB3:
 303:Core/Src/adc.c ****     }
 837              		.loc 1 303 7 view .LVU298
 303:Core/Src/adc.c ****     }
 838              		.loc 1 303 7 view .LVU299
 839 008e 714B     		ldr	r3, .L65+16
 840 0090 DA6C     		ldr	r2, [r3, #76]
 841 0092 42F40052 		orr	r2, r2, #8192
 842 0096 DA64     		str	r2, [r3, #76]
 303:Core/Src/adc.c ****     }
 843              		.loc 1 303 7 view .LVU300
 844 0098 DB6C     		ldr	r3, [r3, #76]
 845 009a 03F40053 		and	r3, r3, #8192
 846 009e 0193     		str	r3, [sp, #4]
 303:Core/Src/adc.c ****     }
 847              		.loc 1 303 7 view .LVU301
 848 00a0 019B     		ldr	r3, [sp, #4]
 849 00a2 DBE7     		b	.L42
 850              	.L54:
 851              	.LBE3:
 330:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 852              		.loc 1 330 5 view .LVU302
 330:Core/Src/adc.c ****     PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 853              		.loc 1 330 40 is_stmt 0 view .LVU303
 854 00a4 4FF40043 		mov	r3, #32768
 855 00a8 0C93     		str	r3, [sp, #48]
 331:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 856              		.loc 1 331 5 is_stmt 1 view .LVU304
 331:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 857              		.loc 1 331 39 is_stmt 0 view .LVU305
 858 00aa 4FF00053 		mov	r3, #536870912
 859 00ae 1D93     		str	r3, [sp, #116]
 332:Core/Src/adc.c ****     {
 860              		.loc 1 332 5 is_stmt 1 view .LVU306
 332:Core/Src/adc.c ****     {
 861              		.loc 1 332 9 is_stmt 0 view .LVU307
 862 00b0 0CA8     		add	r0, sp, #48
 863 00b2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 864              	.LVL34:
 332:Core/Src/adc.c ****     {
 865              		.loc 1 332 8 view .LVU308
 866 00b6 0028     		cmp	r0, #0
 867 00b8 4ED1     		bne	.L59
 868              	.L45:
 338:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 869              		.loc 1 338 5 is_stmt 1 view .LVU309
 338:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==1){
 870              		.loc 1 338 30 is_stmt 0 view .LVU310
 871 00ba 654A     		ldr	r2, .L65+12
 872 00bc 1368     		ldr	r3, [r2]
 873 00be 0133     		adds	r3, r3, #1
 874 00c0 1360     		str	r3, [r2]
 339:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
 875              		.loc 1 339 5 is_stmt 1 view .LVU311
 339:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_ENABLE();
ARM GAS  /tmp/cccXlvVA.s 			page 25


 876              		.loc 1 339 7 is_stmt 0 view .LVU312
 877 00c2 012B     		cmp	r3, #1
 878 00c4 4BD0     		beq	.L60
 879              	.L46:
 340:Core/Src/adc.c ****     }
 880              		.loc 1 340 7 is_stmt 1 discriminator 1 view .LVU313
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 881              		.loc 1 343 5 discriminator 1 view .LVU314
 882              	.LBB4:
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 883              		.loc 1 343 5 discriminator 1 view .LVU315
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 884              		.loc 1 343 5 discriminator 1 view .LVU316
 885 00c6 634B     		ldr	r3, .L65+16
 886 00c8 DA6C     		ldr	r2, [r3, #76]
 887 00ca 42F02002 		orr	r2, r2, #32
 888 00ce DA64     		str	r2, [r3, #76]
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 889              		.loc 1 343 5 discriminator 1 view .LVU317
 890 00d0 DA6C     		ldr	r2, [r3, #76]
 891 00d2 02F02002 		and	r2, r2, #32
 892 00d6 0492     		str	r2, [sp, #16]
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 893              		.loc 1 343 5 discriminator 1 view .LVU318
 894 00d8 049A     		ldr	r2, [sp, #16]
 895              	.LBE4:
 343:Core/Src/adc.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 896              		.loc 1 343 5 discriminator 1 view .LVU319
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 897              		.loc 1 344 5 discriminator 1 view .LVU320
 898              	.LBB5:
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 899              		.loc 1 344 5 discriminator 1 view .LVU321
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 900              		.loc 1 344 5 discriminator 1 view .LVU322
 901 00da DA6C     		ldr	r2, [r3, #76]
 902 00dc 42F00102 		orr	r2, r2, #1
 903 00e0 DA64     		str	r2, [r3, #76]
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 904              		.loc 1 344 5 discriminator 1 view .LVU323
 905 00e2 DA6C     		ldr	r2, [r3, #76]
 906 00e4 02F00102 		and	r2, r2, #1
 907 00e8 0592     		str	r2, [sp, #20]
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 908              		.loc 1 344 5 discriminator 1 view .LVU324
 909 00ea 059A     		ldr	r2, [sp, #20]
 910              	.LBE5:
 344:Core/Src/adc.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 911              		.loc 1 344 5 discriminator 1 view .LVU325
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 912              		.loc 1 345 5 discriminator 1 view .LVU326
 913              	.LBB6:
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 914              		.loc 1 345 5 discriminator 1 view .LVU327
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 915              		.loc 1 345 5 discriminator 1 view .LVU328
 916 00ec DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/cccXlvVA.s 			page 26


 917 00ee 42F00402 		orr	r2, r2, #4
 918 00f2 DA64     		str	r2, [r3, #76]
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 919              		.loc 1 345 5 discriminator 1 view .LVU329
 920 00f4 DA6C     		ldr	r2, [r3, #76]
 921 00f6 02F00402 		and	r2, r2, #4
 922 00fa 0692     		str	r2, [sp, #24]
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 923              		.loc 1 345 5 discriminator 1 view .LVU330
 924 00fc 069A     		ldr	r2, [sp, #24]
 925              	.LBE6:
 345:Core/Src/adc.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 926              		.loc 1 345 5 discriminator 1 view .LVU331
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 927              		.loc 1 346 5 discriminator 1 view .LVU332
 928              	.LBB7:
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 929              		.loc 1 346 5 discriminator 1 view .LVU333
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 930              		.loc 1 346 5 discriminator 1 view .LVU334
 931 00fe DA6C     		ldr	r2, [r3, #76]
 932 0100 42F00202 		orr	r2, r2, #2
 933 0104 DA64     		str	r2, [r3, #76]
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 934              		.loc 1 346 5 discriminator 1 view .LVU335
 935 0106 DB6C     		ldr	r3, [r3, #76]
 936 0108 03F00203 		and	r3, r3, #2
 937 010c 0793     		str	r3, [sp, #28]
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 938              		.loc 1 346 5 discriminator 1 view .LVU336
 939 010e 079B     		ldr	r3, [sp, #28]
 940              	.LBE7:
 346:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 941              		.loc 1 346 5 discriminator 1 view .LVU337
 354:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 942              		.loc 1 354 5 discriminator 1 view .LVU338
 354:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 943              		.loc 1 354 25 is_stmt 0 discriminator 1 view .LVU339
 944 0110 0223     		movs	r3, #2
 945 0112 2193     		str	r3, [sp, #132]
 355:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 946              		.loc 1 355 5 is_stmt 1 discriminator 1 view .LVU340
 355:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 947              		.loc 1 355 26 is_stmt 0 discriminator 1 view .LVU341
 948 0114 0325     		movs	r5, #3
 949 0116 2295     		str	r5, [sp, #136]
 356:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 950              		.loc 1 356 5 is_stmt 1 discriminator 1 view .LVU342
 356:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 951              		.loc 1 356 26 is_stmt 0 discriminator 1 view .LVU343
 952 0118 0024     		movs	r4, #0
 953              	.LVL35:
 356:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 954              		.loc 1 356 26 discriminator 1 view .LVU344
 955 011a 2394     		str	r4, [sp, #140]
 357:Core/Src/adc.c **** 
 956              		.loc 1 357 5 is_stmt 1 discriminator 1 view .LVU345
ARM GAS  /tmp/cccXlvVA.s 			page 27


 957 011c 21A9     		add	r1, sp, #132
 958 011e 4E48     		ldr	r0, .L65+20
 959 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 960              	.LVL36:
 359:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 961              		.loc 1 359 5 discriminator 1 view .LVU346
 359:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 962              		.loc 1 359 25 is_stmt 0 discriminator 1 view .LVU347
 963 0124 2023     		movs	r3, #32
 964 0126 2193     		str	r3, [sp, #132]
 360:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 965              		.loc 1 360 5 is_stmt 1 discriminator 1 view .LVU348
 360:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 966              		.loc 1 360 26 is_stmt 0 discriminator 1 view .LVU349
 967 0128 2295     		str	r5, [sp, #136]
 361:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 968              		.loc 1 361 5 is_stmt 1 discriminator 1 view .LVU350
 361:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 969              		.loc 1 361 26 is_stmt 0 discriminator 1 view .LVU351
 970 012a 2394     		str	r4, [sp, #140]
 362:Core/Src/adc.c **** 
 971              		.loc 1 362 5 is_stmt 1 discriminator 1 view .LVU352
 972 012c 21A9     		add	r1, sp, #132
 973 012e 4FF09040 		mov	r0, #1207959552
 974 0132 FFF7FEFF 		bl	HAL_GPIO_Init
 975              	.LVL37:
 364:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 976              		.loc 1 364 5 discriminator 1 view .LVU353
 364:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 977              		.loc 1 364 25 is_stmt 0 discriminator 1 view .LVU354
 978 0136 3023     		movs	r3, #48
 979 0138 2193     		str	r3, [sp, #132]
 365:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 980              		.loc 1 365 5 is_stmt 1 discriminator 1 view .LVU355
 365:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 981              		.loc 1 365 26 is_stmt 0 discriminator 1 view .LVU356
 982 013a 2295     		str	r5, [sp, #136]
 366:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 983              		.loc 1 366 5 is_stmt 1 discriminator 1 view .LVU357
 366:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 984              		.loc 1 366 26 is_stmt 0 discriminator 1 view .LVU358
 985 013c 2394     		str	r4, [sp, #140]
 367:Core/Src/adc.c **** 
 986              		.loc 1 367 5 is_stmt 1 discriminator 1 view .LVU359
 987 013e 21A9     		add	r1, sp, #132
 988 0140 4648     		ldr	r0, .L65+24
 989 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 990              	.LVL38:
 369:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 991              		.loc 1 369 5 discriminator 1 view .LVU360
 369:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 992              		.loc 1 369 25 is_stmt 0 discriminator 1 view .LVU361
 993 0146 0423     		movs	r3, #4
 994 0148 2193     		str	r3, [sp, #132]
 370:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 995              		.loc 1 370 5 is_stmt 1 discriminator 1 view .LVU362
 370:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cccXlvVA.s 			page 28


 996              		.loc 1 370 26 is_stmt 0 discriminator 1 view .LVU363
 997 014a 2295     		str	r5, [sp, #136]
 371:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 998              		.loc 1 371 5 is_stmt 1 discriminator 1 view .LVU364
 371:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 999              		.loc 1 371 26 is_stmt 0 discriminator 1 view .LVU365
 1000 014c 2394     		str	r4, [sp, #140]
 372:Core/Src/adc.c **** 
 1001              		.loc 1 372 5 is_stmt 1 discriminator 1 view .LVU366
 1002 014e 21A9     		add	r1, sp, #132
 1003 0150 4348     		ldr	r0, .L65+28
 1004 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 1005              	.LVL39:
 1006 0156 6FE7     		b	.L39
 1007              	.LVL40:
 1008              	.L59:
 334:Core/Src/adc.c ****     }
 1009              		.loc 1 334 7 view .LVU367
 1010 0158 FFF7FEFF 		bl	Error_Handler
 1011              	.LVL41:
 1012 015c ADE7     		b	.L45
 1013              	.L60:
 340:Core/Src/adc.c ****     }
 1014              		.loc 1 340 7 view .LVU368
 1015              	.LBB8:
 340:Core/Src/adc.c ****     }
 1016              		.loc 1 340 7 view .LVU369
 340:Core/Src/adc.c ****     }
 1017              		.loc 1 340 7 view .LVU370
 1018 015e 3D4B     		ldr	r3, .L65+16
 1019 0160 DA6C     		ldr	r2, [r3, #76]
 1020 0162 42F40052 		orr	r2, r2, #8192
 1021 0166 DA64     		str	r2, [r3, #76]
 340:Core/Src/adc.c ****     }
 1022              		.loc 1 340 7 view .LVU371
 1023 0168 DB6C     		ldr	r3, [r3, #76]
 1024 016a 03F40053 		and	r3, r3, #8192
 1025 016e 0393     		str	r3, [sp, #12]
 340:Core/Src/adc.c ****     }
 1026              		.loc 1 340 7 view .LVU372
 1027 0170 039B     		ldr	r3, [sp, #12]
 1028 0172 A8E7     		b	.L46
 1029              	.L55:
 1030              	.LBE8:
 386:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 1031              		.loc 1 386 5 view .LVU373
 386:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 1032              		.loc 1 386 40 is_stmt 0 view .LVU374
 1033 0174 4FF48033 		mov	r3, #65536
 1034 0178 0C93     		str	r3, [sp, #48]
 387:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1035              		.loc 1 387 5 is_stmt 1 view .LVU375
 387:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1036              		.loc 1 387 40 is_stmt 0 view .LVU376
 1037 017a 4FF00043 		mov	r3, #-2147483648
 1038 017e 1E93     		str	r3, [sp, #120]
 388:Core/Src/adc.c ****     {
ARM GAS  /tmp/cccXlvVA.s 			page 29


 1039              		.loc 1 388 5 is_stmt 1 view .LVU377
 388:Core/Src/adc.c ****     {
 1040              		.loc 1 388 9 is_stmt 0 view .LVU378
 1041 0180 0CA8     		add	r0, sp, #48
 1042 0182 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1043              	.LVL42:
 388:Core/Src/adc.c ****     {
 1044              		.loc 1 388 8 view .LVU379
 1045 0186 D8B9     		cbnz	r0, .L61
 1046              	.L48:
 394:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 1047              		.loc 1 394 5 is_stmt 1 view .LVU380
 394:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 1048              		.loc 1 394 31 is_stmt 0 view .LVU381
 1049 0188 364A     		ldr	r2, .L65+32
 1050 018a 1368     		ldr	r3, [r2]
 1051 018c 0133     		adds	r3, r3, #1
 1052 018e 1360     		str	r3, [r2]
 395:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 1053              		.loc 1 395 5 is_stmt 1 view .LVU382
 395:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 1054              		.loc 1 395 7 is_stmt 0 view .LVU383
 1055 0190 012B     		cmp	r3, #1
 1056 0192 18D0     		beq	.L62
 1057              	.L49:
 396:Core/Src/adc.c ****     }
 1058              		.loc 1 396 7 is_stmt 1 discriminator 1 view .LVU384
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1059              		.loc 1 399 5 discriminator 1 view .LVU385
 1060              	.LBB9:
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1061              		.loc 1 399 5 discriminator 1 view .LVU386
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1062              		.loc 1 399 5 discriminator 1 view .LVU387
 1063 0194 2F4B     		ldr	r3, .L65+16
 1064 0196 DA6C     		ldr	r2, [r3, #76]
 1065 0198 42F00802 		orr	r2, r2, #8
 1066 019c DA64     		str	r2, [r3, #76]
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1067              		.loc 1 399 5 discriminator 1 view .LVU388
 1068 019e DB6C     		ldr	r3, [r3, #76]
 1069 01a0 03F00803 		and	r3, r3, #8
 1070 01a4 0993     		str	r3, [sp, #36]
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1071              		.loc 1 399 5 discriminator 1 view .LVU389
 1072 01a6 099B     		ldr	r3, [sp, #36]
 1073              	.LBE9:
 399:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 1074              		.loc 1 399 5 discriminator 1 view .LVU390
 405:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1075              		.loc 1 405 5 discriminator 1 view .LVU391
 405:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1076              		.loc 1 405 25 is_stmt 0 discriminator 1 view .LVU392
 1077 01a8 4FF46053 		mov	r3, #14336
 1078 01ac 2193     		str	r3, [sp, #132]
 406:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1079              		.loc 1 406 5 is_stmt 1 discriminator 1 view .LVU393
ARM GAS  /tmp/cccXlvVA.s 			page 30


 406:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1080              		.loc 1 406 26 is_stmt 0 discriminator 1 view .LVU394
 1081 01ae 0323     		movs	r3, #3
 1082 01b0 2293     		str	r3, [sp, #136]
 407:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1083              		.loc 1 407 5 is_stmt 1 discriminator 1 view .LVU395
 407:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1084              		.loc 1 407 26 is_stmt 0 discriminator 1 view .LVU396
 1085 01b2 0023     		movs	r3, #0
 1086 01b4 2393     		str	r3, [sp, #140]
 408:Core/Src/adc.c **** 
 1087              		.loc 1 408 5 is_stmt 1 discriminator 1 view .LVU397
 1088 01b6 21A9     		add	r1, sp, #132
 1089 01b8 2B48     		ldr	r0, .L65+36
 1090 01ba FFF7FEFF 		bl	HAL_GPIO_Init
 1091              	.LVL43:
 1092 01be 3BE7     		b	.L39
 1093              	.L61:
 390:Core/Src/adc.c ****     }
 1094              		.loc 1 390 7 view .LVU398
 1095 01c0 FFF7FEFF 		bl	Error_Handler
 1096              	.LVL44:
 1097 01c4 E0E7     		b	.L48
 1098              	.L62:
 396:Core/Src/adc.c ****     }
 1099              		.loc 1 396 7 view .LVU399
 1100              	.LBB10:
 396:Core/Src/adc.c ****     }
 1101              		.loc 1 396 7 view .LVU400
 396:Core/Src/adc.c ****     }
 1102              		.loc 1 396 7 view .LVU401
 1103 01c6 234B     		ldr	r3, .L65+16
 1104 01c8 DA6C     		ldr	r2, [r3, #76]
 1105 01ca 42F48042 		orr	r2, r2, #16384
 1106 01ce DA64     		str	r2, [r3, #76]
 396:Core/Src/adc.c ****     }
 1107              		.loc 1 396 7 view .LVU402
 1108 01d0 DB6C     		ldr	r3, [r3, #76]
 1109 01d2 03F48043 		and	r3, r3, #16384
 1110 01d6 0893     		str	r3, [sp, #32]
 396:Core/Src/adc.c ****     }
 1111              		.loc 1 396 7 view .LVU403
 1112 01d8 089B     		ldr	r3, [sp, #32]
 1113 01da DBE7     		b	.L49
 1114              	.L56:
 1115              	.LBE10:
 422:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 1116              		.loc 1 422 5 view .LVU404
 422:Core/Src/adc.c ****     PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 1117              		.loc 1 422 40 is_stmt 0 view .LVU405
 1118 01dc 4FF48033 		mov	r3, #65536
 1119 01e0 0C93     		str	r3, [sp, #48]
 423:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1120              		.loc 1 423 5 is_stmt 1 view .LVU406
 423:Core/Src/adc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1121              		.loc 1 423 40 is_stmt 0 view .LVU407
 1122 01e2 4FF00043 		mov	r3, #-2147483648
ARM GAS  /tmp/cccXlvVA.s 			page 31


 1123 01e6 1E93     		str	r3, [sp, #120]
 424:Core/Src/adc.c ****     {
 1124              		.loc 1 424 5 is_stmt 1 view .LVU408
 424:Core/Src/adc.c ****     {
 1125              		.loc 1 424 9 is_stmt 0 view .LVU409
 1126 01e8 0CA8     		add	r0, sp, #48
 1127 01ea FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1128              	.LVL45:
 424:Core/Src/adc.c ****     {
 1129              		.loc 1 424 8 view .LVU410
 1130 01ee D8B9     		cbnz	r0, .L63
 1131              	.L50:
 430:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 1132              		.loc 1 430 5 is_stmt 1 view .LVU411
 430:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==1){
 1133              		.loc 1 430 31 is_stmt 0 view .LVU412
 1134 01f0 1C4A     		ldr	r2, .L65+32
 1135 01f2 1368     		ldr	r3, [r2]
 1136 01f4 0133     		adds	r3, r3, #1
 1137 01f6 1360     		str	r3, [r2]
 431:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 1138              		.loc 1 431 5 is_stmt 1 view .LVU413
 431:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_ENABLE();
 1139              		.loc 1 431 7 is_stmt 0 view .LVU414
 1140 01f8 012B     		cmp	r3, #1
 1141 01fa 18D0     		beq	.L64
 1142              	.L51:
 432:Core/Src/adc.c ****     }
 1143              		.loc 1 432 7 is_stmt 1 discriminator 1 view .LVU415
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1144              		.loc 1 435 5 discriminator 1 view .LVU416
 1145              	.LBB11:
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1146              		.loc 1 435 5 discriminator 1 view .LVU417
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1147              		.loc 1 435 5 discriminator 1 view .LVU418
 1148 01fc 154B     		ldr	r3, .L65+16
 1149 01fe DA6C     		ldr	r2, [r3, #76]
 1150 0200 42F00202 		orr	r2, r2, #2
 1151 0204 DA64     		str	r2, [r3, #76]
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1152              		.loc 1 435 5 discriminator 1 view .LVU419
 1153 0206 DB6C     		ldr	r3, [r3, #76]
 1154 0208 03F00203 		and	r3, r3, #2
 1155 020c 0B93     		str	r3, [sp, #44]
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1156              		.loc 1 435 5 discriminator 1 view .LVU420
 1157 020e 0B9B     		ldr	r3, [sp, #44]
 1158              	.LBE11:
 435:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 1159              		.loc 1 435 5 discriminator 1 view .LVU421
 440:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1160              		.loc 1 440 5 discriminator 1 view .LVU422
 440:Core/Src/adc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1161              		.loc 1 440 25 is_stmt 0 discriminator 1 view .LVU423
 1162 0210 4FF44043 		mov	r3, #49152
 1163 0214 2193     		str	r3, [sp, #132]
ARM GAS  /tmp/cccXlvVA.s 			page 32


 441:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1164              		.loc 1 441 5 is_stmt 1 discriminator 1 view .LVU424
 441:Core/Src/adc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1165              		.loc 1 441 26 is_stmt 0 discriminator 1 view .LVU425
 1166 0216 0323     		movs	r3, #3
 1167 0218 2293     		str	r3, [sp, #136]
 442:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1168              		.loc 1 442 5 is_stmt 1 discriminator 1 view .LVU426
 442:Core/Src/adc.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1169              		.loc 1 442 26 is_stmt 0 discriminator 1 view .LVU427
 1170 021a 0023     		movs	r3, #0
 1171 021c 2393     		str	r3, [sp, #140]
 443:Core/Src/adc.c **** 
 1172              		.loc 1 443 5 is_stmt 1 discriminator 1 view .LVU428
 1173 021e 21A9     		add	r1, sp, #132
 1174 0220 0F48     		ldr	r0, .L65+28
 1175 0222 FFF7FEFF 		bl	HAL_GPIO_Init
 1176              	.LVL46:
 1177              		.loc 1 449 1 is_stmt 0 discriminator 1 view .LVU429
 1178 0226 07E7     		b	.L39
 1179              	.L63:
 426:Core/Src/adc.c ****     }
 1180              		.loc 1 426 7 is_stmt 1 view .LVU430
 1181 0228 FFF7FEFF 		bl	Error_Handler
 1182              	.LVL47:
 1183 022c E0E7     		b	.L50
 1184              	.L64:
 432:Core/Src/adc.c ****     }
 1185              		.loc 1 432 7 view .LVU431
 1186              	.LBB12:
 432:Core/Src/adc.c ****     }
 1187              		.loc 1 432 7 view .LVU432
 432:Core/Src/adc.c ****     }
 1188              		.loc 1 432 7 view .LVU433
 1189 022e 094B     		ldr	r3, .L65+16
 1190 0230 DA6C     		ldr	r2, [r3, #76]
 1191 0232 42F48042 		orr	r2, r2, #16384
 1192 0236 DA64     		str	r2, [r3, #76]
 432:Core/Src/adc.c ****     }
 1193              		.loc 1 432 7 view .LVU434
 1194 0238 DB6C     		ldr	r3, [r3, #76]
 1195 023a 03F48043 		and	r3, r3, #16384
 1196 023e 0A93     		str	r3, [sp, #40]
 432:Core/Src/adc.c ****     }
 1197              		.loc 1 432 7 view .LVU435
 1198 0240 0A9B     		ldr	r3, [sp, #40]
 1199 0242 DBE7     		b	.L51
 1200              	.L66:
 1201              		.align	2
 1202              	.L65:
 1203 0244 00010050 		.word	1342177536
 1204 0248 00040050 		.word	1342178304
 1205 024c 00050050 		.word	1342178560
 1206 0250 00000000 		.word	.LANCHOR4
 1207 0254 00100240 		.word	1073876992
 1208 0258 00140048 		.word	1207964672
 1209 025c 00080048 		.word	1207961600
ARM GAS  /tmp/cccXlvVA.s 			page 33


 1210 0260 00040048 		.word	1207960576
 1211 0264 00000000 		.word	.LANCHOR5
 1212 0268 000C0048 		.word	1207962624
 1213              	.LBE12:
 1214              		.cfi_endproc
 1215              	.LFE1442:
 1217              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 1218              		.align	1
 1219              		.global	HAL_ADC_MspDeInit
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1224              	HAL_ADC_MspDeInit:
 1225              	.LVL48:
 1226              	.LFB1443:
 450:Core/Src/adc.c **** 
 451:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 452:Core/Src/adc.c **** {
 1227              		.loc 1 452 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231              		.loc 1 452 1 is_stmt 0 view .LVU437
 1232 0000 08B5     		push	{r3, lr}
 1233              	.LCFI20:
 1234              		.cfi_def_cfa_offset 8
 1235              		.cfi_offset 3, -8
 1236              		.cfi_offset 14, -4
 453:Core/Src/adc.c **** 
 454:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 1237              		.loc 1 454 3 is_stmt 1 view .LVU438
 1238              		.loc 1 454 15 is_stmt 0 view .LVU439
 1239 0002 0368     		ldr	r3, [r0]
 1240              		.loc 1 454 5 view .LVU440
 1241 0004 B3F1A04F 		cmp	r3, #1342177280
 1242 0008 18D0     		beq	.L77
 455:Core/Src/adc.c ****   {
 456:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 457:Core/Src/adc.c **** 
 458:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 459:Core/Src/adc.c ****     /* Peripheral clock disable */
 460:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 461:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 462:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 463:Core/Src/adc.c ****     }
 464:Core/Src/adc.c **** 
 465:Core/Src/adc.c ****     /**ADC1 GPIO Configuration
 466:Core/Src/adc.c ****     PA0     ------> ADC1_IN1
 467:Core/Src/adc.c ****     PA1     ------> ADC1_IN2
 468:Core/Src/adc.c ****     PA2     ------> ADC1_IN3
 469:Core/Src/adc.c ****     PA3     ------> ADC1_IN4
 470:Core/Src/adc.c ****     */
 471:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 472:Core/Src/adc.c **** 
 473:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 474:Core/Src/adc.c **** 
 475:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
ARM GAS  /tmp/cccXlvVA.s 			page 34


 476:Core/Src/adc.c ****   }
 477:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC2)
 1243              		.loc 1 477 8 is_stmt 1 view .LVU441
 1244              		.loc 1 477 10 is_stmt 0 view .LVU442
 1245 000a 2A4A     		ldr	r2, .L80
 1246 000c 9342     		cmp	r3, r2
 1247 000e 25D0     		beq	.L78
 478:Core/Src/adc.c ****   {
 479:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 480:Core/Src/adc.c **** 
 481:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 482:Core/Src/adc.c ****     /* Peripheral clock disable */
 483:Core/Src/adc.c ****     HAL_RCC_ADC12_CLK_ENABLED--;
 484:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 485:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 486:Core/Src/adc.c ****     }
 487:Core/Src/adc.c **** 
 488:Core/Src/adc.c ****     /**ADC2 GPIO Configuration
 489:Core/Src/adc.c ****     PF1-OSC_OUT     ------> ADC2_IN10
 490:Core/Src/adc.c ****     PA5     ------> ADC2_IN13
 491:Core/Src/adc.c ****     PC4     ------> ADC2_IN5
 492:Core/Src/adc.c ****     PC5     ------> ADC2_IN11
 493:Core/Src/adc.c ****     PB2     ------> ADC2_IN12
 494:Core/Src/adc.c ****     */
 495:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_1);
 496:Core/Src/adc.c **** 
 497:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5);
 498:Core/Src/adc.c **** 
 499:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 500:Core/Src/adc.c **** 
 501:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 502:Core/Src/adc.c **** 
 503:Core/Src/adc.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 504:Core/Src/adc.c **** 
 505:Core/Src/adc.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 506:Core/Src/adc.c ****   }
 507:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC3)
 1248              		.loc 1 507 8 is_stmt 1 view .LVU443
 1249              		.loc 1 507 10 is_stmt 0 view .LVU444
 1250 0010 294A     		ldr	r2, .L80+4
 1251 0012 9342     		cmp	r3, r2
 1252 0014 3ED0     		beq	.L79
 508:Core/Src/adc.c ****   {
 509:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 510:Core/Src/adc.c **** 
 511:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 512:Core/Src/adc.c ****     /* Peripheral clock disable */
 513:Core/Src/adc.c ****     HAL_RCC_ADC345_CLK_ENABLED--;
 514:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==0){
 515:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_DISABLE();
 516:Core/Src/adc.c ****     }
 517:Core/Src/adc.c **** 
 518:Core/Src/adc.c ****     /**ADC3 GPIO Configuration
 519:Core/Src/adc.c ****     PD11     ------> ADC3_IN8
 520:Core/Src/adc.c ****     PD12     ------> ADC3_IN9
 521:Core/Src/adc.c ****     PD13     ------> ADC3_IN10
 522:Core/Src/adc.c ****     */
ARM GAS  /tmp/cccXlvVA.s 			page 35


 523:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 524:Core/Src/adc.c **** 
 525:Core/Src/adc.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 526:Core/Src/adc.c **** 
 527:Core/Src/adc.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 528:Core/Src/adc.c ****   }
 529:Core/Src/adc.c ****   else if(adcHandle->Instance==ADC4)
 1253              		.loc 1 529 8 is_stmt 1 view .LVU445
 1254              		.loc 1 529 10 is_stmt 0 view .LVU446
 1255 0016 294A     		ldr	r2, .L80+8
 1256 0018 9342     		cmp	r3, r2
 1257 001a 1ED1     		bne	.L67
 530:Core/Src/adc.c ****   {
 531:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_MspDeInit 0 */
 532:Core/Src/adc.c **** 
 533:Core/Src/adc.c ****   /* USER CODE END ADC4_MspDeInit 0 */
 534:Core/Src/adc.c ****     /* Peripheral clock disable */
 535:Core/Src/adc.c ****     HAL_RCC_ADC345_CLK_ENABLED--;
 1258              		.loc 1 535 5 is_stmt 1 view .LVU447
 1259              		.loc 1 535 31 is_stmt 0 view .LVU448
 1260 001c 284A     		ldr	r2, .L80+12
 1261 001e 1368     		ldr	r3, [r2]
 1262 0020 013B     		subs	r3, r3, #1
 1263 0022 1360     		str	r3, [r2]
 536:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==0){
 1264              		.loc 1 536 5 is_stmt 1 view .LVU449
 1265              		.loc 1 536 7 is_stmt 0 view .LVU450
 1266 0024 23B9     		cbnz	r3, .L75
 537:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_DISABLE();
 1267              		.loc 1 537 7 is_stmt 1 view .LVU451
 1268 0026 274A     		ldr	r2, .L80+16
 1269 0028 D36C     		ldr	r3, [r2, #76]
 1270 002a 23F48043 		bic	r3, r3, #16384
 1271 002e D364     		str	r3, [r2, #76]
 1272              	.L75:
 538:Core/Src/adc.c ****     }
 539:Core/Src/adc.c **** 
 540:Core/Src/adc.c ****     /**ADC4 GPIO Configuration
 541:Core/Src/adc.c ****     PB14     ------> ADC4_IN4
 542:Core/Src/adc.c ****     PB15     ------> ADC4_IN5
 543:Core/Src/adc.c ****     */
 544:Core/Src/adc.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 1273              		.loc 1 544 5 view .LVU452
 1274 0030 4FF44041 		mov	r1, #49152
 1275 0034 2448     		ldr	r0, .L80+20
 1276              	.LVL49:
 1277              		.loc 1 544 5 is_stmt 0 view .LVU453
 1278 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1279              	.LVL50:
 545:Core/Src/adc.c **** 
 546:Core/Src/adc.c ****   /* USER CODE BEGIN ADC4_MspDeInit 1 */
 547:Core/Src/adc.c **** 
 548:Core/Src/adc.c ****   /* USER CODE END ADC4_MspDeInit 1 */
 549:Core/Src/adc.c ****   }
 550:Core/Src/adc.c **** }
 1280              		.loc 1 550 1 view .LVU454
 1281 003a 0EE0     		b	.L67
ARM GAS  /tmp/cccXlvVA.s 			page 36


 1282              	.LVL51:
 1283              	.L77:
 460:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 1284              		.loc 1 460 5 is_stmt 1 view .LVU455
 460:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 1285              		.loc 1 460 30 is_stmt 0 view .LVU456
 1286 003c 234A     		ldr	r2, .L80+24
 1287 003e 1368     		ldr	r3, [r2]
 1288 0040 013B     		subs	r3, r3, #1
 1289 0042 1360     		str	r3, [r2]
 461:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 1290              		.loc 1 461 5 is_stmt 1 view .LVU457
 461:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 1291              		.loc 1 461 7 is_stmt 0 view .LVU458
 1292 0044 23B9     		cbnz	r3, .L69
 462:Core/Src/adc.c ****     }
 1293              		.loc 1 462 7 is_stmt 1 view .LVU459
 1294 0046 1F4A     		ldr	r2, .L80+16
 1295 0048 D36C     		ldr	r3, [r2, #76]
 1296 004a 23F40053 		bic	r3, r3, #8192
 1297 004e D364     		str	r3, [r2, #76]
 1298              	.L69:
 471:Core/Src/adc.c **** 
 1299              		.loc 1 471 5 view .LVU460
 1300 0050 0F21     		movs	r1, #15
 1301 0052 4FF09040 		mov	r0, #1207959552
 1302              	.LVL52:
 471:Core/Src/adc.c **** 
 1303              		.loc 1 471 5 is_stmt 0 view .LVU461
 1304 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1305              	.LVL53:
 1306              	.L67:
 1307              		.loc 1 550 1 view .LVU462
 1308 005a 08BD     		pop	{r3, pc}
 1309              	.LVL54:
 1310              	.L78:
 483:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 1311              		.loc 1 483 5 is_stmt 1 view .LVU463
 483:Core/Src/adc.c ****     if(HAL_RCC_ADC12_CLK_ENABLED==0){
 1312              		.loc 1 483 30 is_stmt 0 view .LVU464
 1313 005c 1B4A     		ldr	r2, .L80+24
 1314 005e 1368     		ldr	r3, [r2]
 1315 0060 013B     		subs	r3, r3, #1
 1316 0062 1360     		str	r3, [r2]
 484:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 1317              		.loc 1 484 5 is_stmt 1 view .LVU465
 484:Core/Src/adc.c ****       __HAL_RCC_ADC12_CLK_DISABLE();
 1318              		.loc 1 484 7 is_stmt 0 view .LVU466
 1319 0064 23B9     		cbnz	r3, .L72
 485:Core/Src/adc.c ****     }
 1320              		.loc 1 485 7 is_stmt 1 view .LVU467
 1321 0066 174A     		ldr	r2, .L80+16
 1322 0068 D36C     		ldr	r3, [r2, #76]
 1323 006a 23F40053 		bic	r3, r3, #8192
 1324 006e D364     		str	r3, [r2, #76]
 1325              	.L72:
 495:Core/Src/adc.c **** 
ARM GAS  /tmp/cccXlvVA.s 			page 37


 1326              		.loc 1 495 5 view .LVU468
 1327 0070 0221     		movs	r1, #2
 1328 0072 1748     		ldr	r0, .L80+28
 1329              	.LVL55:
 495:Core/Src/adc.c **** 
 1330              		.loc 1 495 5 is_stmt 0 view .LVU469
 1331 0074 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1332              	.LVL56:
 497:Core/Src/adc.c **** 
 1333              		.loc 1 497 5 is_stmt 1 view .LVU470
 1334 0078 2021     		movs	r1, #32
 1335 007a 4FF09040 		mov	r0, #1207959552
 1336 007e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1337              	.LVL57:
 499:Core/Src/adc.c **** 
 1338              		.loc 1 499 5 view .LVU471
 1339 0082 3021     		movs	r1, #48
 1340 0084 1348     		ldr	r0, .L80+32
 1341 0086 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1342              	.LVL58:
 501:Core/Src/adc.c **** 
 1343              		.loc 1 501 5 view .LVU472
 1344 008a 0421     		movs	r1, #4
 1345 008c 0E48     		ldr	r0, .L80+20
 1346 008e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1347              	.LVL59:
 1348 0092 E2E7     		b	.L67
 1349              	.LVL60:
 1350              	.L79:
 513:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==0){
 1351              		.loc 1 513 5 view .LVU473
 513:Core/Src/adc.c ****     if(HAL_RCC_ADC345_CLK_ENABLED==0){
 1352              		.loc 1 513 31 is_stmt 0 view .LVU474
 1353 0094 0A4A     		ldr	r2, .L80+12
 1354 0096 1368     		ldr	r3, [r2]
 1355 0098 013B     		subs	r3, r3, #1
 1356 009a 1360     		str	r3, [r2]
 514:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_DISABLE();
 1357              		.loc 1 514 5 is_stmt 1 view .LVU475
 514:Core/Src/adc.c ****       __HAL_RCC_ADC345_CLK_DISABLE();
 1358              		.loc 1 514 7 is_stmt 0 view .LVU476
 1359 009c 23B9     		cbnz	r3, .L74
 515:Core/Src/adc.c ****     }
 1360              		.loc 1 515 7 is_stmt 1 view .LVU477
 1361 009e 094A     		ldr	r2, .L80+16
 1362 00a0 D36C     		ldr	r3, [r2, #76]
 1363 00a2 23F48043 		bic	r3, r3, #16384
 1364 00a6 D364     		str	r3, [r2, #76]
 1365              	.L74:
 523:Core/Src/adc.c **** 
 1366              		.loc 1 523 5 view .LVU478
 1367 00a8 4FF46051 		mov	r1, #14336
 1368 00ac 0A48     		ldr	r0, .L80+36
 1369              	.LVL61:
 523:Core/Src/adc.c **** 
 1370              		.loc 1 523 5 is_stmt 0 view .LVU479
 1371 00ae FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/cccXlvVA.s 			page 38


 1372              	.LVL62:
 1373 00b2 D2E7     		b	.L67
 1374              	.L81:
 1375              		.align	2
 1376              	.L80:
 1377 00b4 00010050 		.word	1342177536
 1378 00b8 00040050 		.word	1342178304
 1379 00bc 00050050 		.word	1342178560
 1380 00c0 00000000 		.word	.LANCHOR5
 1381 00c4 00100240 		.word	1073876992
 1382 00c8 00040048 		.word	1207960576
 1383 00cc 00000000 		.word	.LANCHOR4
 1384 00d0 00140048 		.word	1207964672
 1385 00d4 00080048 		.word	1207961600
 1386 00d8 000C0048 		.word	1207962624
 1387              		.cfi_endproc
 1388              	.LFE1443:
 1390              		.global	hadc4
 1391              		.global	hadc3
 1392              		.global	hadc2
 1393              		.global	hadc1
 1394              		.section	.bss.HAL_RCC_ADC12_CLK_ENABLED,"aw",%nobits
 1395              		.align	2
 1396              		.set	.LANCHOR4,. + 0
 1399              	HAL_RCC_ADC12_CLK_ENABLED:
 1400 0000 00000000 		.space	4
 1401              		.section	.bss.HAL_RCC_ADC345_CLK_ENABLED,"aw",%nobits
 1402              		.align	2
 1403              		.set	.LANCHOR5,. + 0
 1406              	HAL_RCC_ADC345_CLK_ENABLED:
 1407 0000 00000000 		.space	4
 1408              		.section	.bss.hadc1,"aw",%nobits
 1409              		.align	2
 1410              		.set	.LANCHOR0,. + 0
 1413              	hadc1:
 1414 0000 00000000 		.space	108
 1414      00000000 
 1414      00000000 
 1414      00000000 
 1414      00000000 
 1415              		.section	.bss.hadc2,"aw",%nobits
 1416              		.align	2
 1417              		.set	.LANCHOR1,. + 0
 1420              	hadc2:
 1421 0000 00000000 		.space	108
 1421      00000000 
 1421      00000000 
 1421      00000000 
 1421      00000000 
 1422              		.section	.bss.hadc3,"aw",%nobits
 1423              		.align	2
 1424              		.set	.LANCHOR2,. + 0
 1427              	hadc3:
 1428 0000 00000000 		.space	108
 1428      00000000 
 1428      00000000 
 1428      00000000 
ARM GAS  /tmp/cccXlvVA.s 			page 39


 1428      00000000 
 1429              		.section	.bss.hadc4,"aw",%nobits
 1430              		.align	2
 1431              		.set	.LANCHOR3,. + 0
 1434              	hadc4:
 1435 0000 00000000 		.space	108
 1435      00000000 
 1435      00000000 
 1435      00000000 
 1435      00000000 
 1436              		.text
 1437              	.Letext0:
 1438              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1439              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1440              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 1441              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1442              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1443              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 1444              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1445              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1446              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 1447              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 1448              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 1449              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 1450              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 1451              		.file 15 "Core/Inc/adc.h"
 1452              		.file 16 "Core/Inc/main.h"
 1453              		.file 17 "<built-in>"
ARM GAS  /tmp/cccXlvVA.s 			page 40


DEFINED SYMBOLS
                            *ABS*:0000000000000000 adc.c
     /tmp/cccXlvVA.s:20     .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/cccXlvVA.s:26     .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/cccXlvVA.s:187    .text.MX_ADC1_Init:0000000000000098 $d
     /tmp/cccXlvVA.s:193    .text.MX_ADC2_Init:0000000000000000 $t
     /tmp/cccXlvVA.s:199    .text.MX_ADC2_Init:0000000000000000 MX_ADC2_Init
     /tmp/cccXlvVA.s:335    .text.MX_ADC2_Init:000000000000007c $d
     /tmp/cccXlvVA.s:342    .text.MX_ADC3_Init:0000000000000000 $t
     /tmp/cccXlvVA.s:348    .text.MX_ADC3_Init:0000000000000000 MX_ADC3_Init
     /tmp/cccXlvVA.s:508    .text.MX_ADC3_Init:0000000000000094 $d
     /tmp/cccXlvVA.s:515    .text.MX_ADC4_Init:0000000000000000 $t
     /tmp/cccXlvVA.s:521    .text.MX_ADC4_Init:0000000000000000 MX_ADC4_Init
     /tmp/cccXlvVA.s:685    .text.MX_ADC4_Init:000000000000009c $d
     /tmp/cccXlvVA.s:693    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cccXlvVA.s:699    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cccXlvVA.s:1203   .text.HAL_ADC_MspInit:0000000000000244 $d
     /tmp/cccXlvVA.s:1218   .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cccXlvVA.s:1224   .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cccXlvVA.s:1377   .text.HAL_ADC_MspDeInit:00000000000000b4 $d
     /tmp/cccXlvVA.s:1434   .bss.hadc4:0000000000000000 hadc4
     /tmp/cccXlvVA.s:1427   .bss.hadc3:0000000000000000 hadc3
     /tmp/cccXlvVA.s:1420   .bss.hadc2:0000000000000000 hadc2
     /tmp/cccXlvVA.s:1413   .bss.hadc1:0000000000000000 hadc1
     /tmp/cccXlvVA.s:1395   .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 $d
     /tmp/cccXlvVA.s:1399   .bss.HAL_RCC_ADC12_CLK_ENABLED:0000000000000000 HAL_RCC_ADC12_CLK_ENABLED
     /tmp/cccXlvVA.s:1402   .bss.HAL_RCC_ADC345_CLK_ENABLED:0000000000000000 $d
     /tmp/cccXlvVA.s:1406   .bss.HAL_RCC_ADC345_CLK_ENABLED:0000000000000000 HAL_RCC_ADC345_CLK_ENABLED
     /tmp/cccXlvVA.s:1409   .bss.hadc1:0000000000000000 $d
     /tmp/cccXlvVA.s:1416   .bss.hadc2:0000000000000000 $d
     /tmp/cccXlvVA.s:1423   .bss.hadc3:0000000000000000 $d
     /tmp/cccXlvVA.s:1430   .bss.hadc4:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
Error_Handler
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
