
Reflow_Oven_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac10  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006bc  0800ad20  0800ad20  0001ad20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3dc  0800b3dc  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800b3dc  0800b3dc  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b3dc  0800b3dc  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3dc  0800b3dc  0001b3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3e0  0800b3e0  0001b3e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800b3e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001240  200001f0  0800b5d0  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001430  0800b5d0  00021430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112b9  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a21  00000000  00000000  000314ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00033ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb0  00000000  00000000  00034fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000196ee  00000000  00000000  00035f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114e8  00000000  00000000  0004f646  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f2bb  00000000  00000000  00060b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  000efde9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b78  00000000  00000000  000efeac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000005c  00000000  00000000  000f5a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad08 	.word	0x0800ad08

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800ad08 	.word	0x0800ad08

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001b2:	2afd      	cmp	r2, #253	; 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	; 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	; 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_frsub>:
 8000cd0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000cd4:	e002      	b.n	8000cdc <__addsf3>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fsub>:
 8000cd8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cdc <__addsf3>:
 8000cdc:	0042      	lsls	r2, r0, #1
 8000cde:	bf1f      	itttt	ne
 8000ce0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce4:	ea92 0f03 	teqne	r2, r3
 8000ce8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf0:	d06a      	beq.n	8000dc8 <__addsf3+0xec>
 8000cf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfa:	bfc1      	itttt	gt
 8000cfc:	18d2      	addgt	r2, r2, r3
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	4048      	eorgt	r0, r1
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	bfb8      	it	lt
 8000d06:	425b      	neglt	r3, r3
 8000d08:	2b19      	cmp	r3, #25
 8000d0a:	bf88      	it	hi
 8000d0c:	4770      	bxhi	lr
 8000d0e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d16:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4240      	negne	r0, r0
 8000d1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d22:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d26:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d2a:	bf18      	it	ne
 8000d2c:	4249      	negne	r1, r1
 8000d2e:	ea92 0f03 	teq	r2, r3
 8000d32:	d03f      	beq.n	8000db4 <__addsf3+0xd8>
 8000d34:	f1a2 0201 	sub.w	r2, r2, #1
 8000d38:	fa41 fc03 	asr.w	ip, r1, r3
 8000d3c:	eb10 000c 	adds.w	r0, r0, ip
 8000d40:	f1c3 0320 	rsb	r3, r3, #32
 8000d44:	fa01 f103 	lsl.w	r1, r1, r3
 8000d48:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__addsf3+0x78>
 8000d4e:	4249      	negs	r1, r1
 8000d50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d54:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d58:	d313      	bcc.n	8000d82 <__addsf3+0xa6>
 8000d5a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d5e:	d306      	bcc.n	8000d6e <__addsf3+0x92>
 8000d60:	0840      	lsrs	r0, r0, #1
 8000d62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d66:	f102 0201 	add.w	r2, r2, #1
 8000d6a:	2afe      	cmp	r2, #254	; 0xfe
 8000d6c:	d251      	bcs.n	8000e12 <__addsf3+0x136>
 8000d6e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	ea40 0003 	orr.w	r0, r0, r3
 8000d80:	4770      	bx	lr
 8000d82:	0049      	lsls	r1, r1, #1
 8000d84:	eb40 0000 	adc.w	r0, r0, r0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d90:	d2ed      	bcs.n	8000d6e <__addsf3+0x92>
 8000d92:	fab0 fc80 	clz	ip, r0
 8000d96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da2:	bfaa      	itet	ge
 8000da4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da8:	4252      	neglt	r2, r2
 8000daa:	4318      	orrge	r0, r3
 8000dac:	bfbc      	itt	lt
 8000dae:	40d0      	lsrlt	r0, r2
 8000db0:	4318      	orrlt	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	f092 0f00 	teq	r2, #0
 8000db8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000dbc:	bf06      	itte	eq
 8000dbe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dc2:	3201      	addeq	r2, #1
 8000dc4:	3b01      	subne	r3, #1
 8000dc6:	e7b5      	b.n	8000d34 <__addsf3+0x58>
 8000dc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd0:	bf18      	it	ne
 8000dd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd6:	d021      	beq.n	8000e1c <__addsf3+0x140>
 8000dd8:	ea92 0f03 	teq	r2, r3
 8000ddc:	d004      	beq.n	8000de8 <__addsf3+0x10c>
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	bf08      	it	eq
 8000de4:	4608      	moveq	r0, r1
 8000de6:	4770      	bx	lr
 8000de8:	ea90 0f01 	teq	r0, r1
 8000dec:	bf1c      	itt	ne
 8000dee:	2000      	movne	r0, #0
 8000df0:	4770      	bxne	lr
 8000df2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000df6:	d104      	bne.n	8000e02 <__addsf3+0x126>
 8000df8:	0040      	lsls	r0, r0, #1
 8000dfa:	bf28      	it	cs
 8000dfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000e06:	bf3c      	itt	cc
 8000e08:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e0c:	4770      	bxcc	lr
 8000e0e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e12:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e16:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e1a:	4770      	bx	lr
 8000e1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e20:	bf16      	itet	ne
 8000e22:	4608      	movne	r0, r1
 8000e24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e28:	4601      	movne	r1, r0
 8000e2a:	0242      	lsls	r2, r0, #9
 8000e2c:	bf06      	itte	eq
 8000e2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e32:	ea90 0f01 	teqeq	r0, r1
 8000e36:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_ui2f>:
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e004      	b.n	8000e4c <__aeabi_i2f+0x8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_i2f>:
 8000e44:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e48:	bf48      	it	mi
 8000e4a:	4240      	negmi	r0, r0
 8000e4c:	ea5f 0c00 	movs.w	ip, r0
 8000e50:	bf08      	it	eq
 8000e52:	4770      	bxeq	lr
 8000e54:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e58:	4601      	mov	r1, r0
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	e01c      	b.n	8000e9a <__aeabi_l2f+0x2a>

08000e60 <__aeabi_ul2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	e00a      	b.n	8000e84 <__aeabi_l2f+0x14>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_l2f>:
 8000e70:	ea50 0201 	orrs.w	r2, r0, r1
 8000e74:	bf08      	it	eq
 8000e76:	4770      	bxeq	lr
 8000e78:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e7c:	d502      	bpl.n	8000e84 <__aeabi_l2f+0x14>
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	ea5f 0c01 	movs.w	ip, r1
 8000e88:	bf02      	ittt	eq
 8000e8a:	4684      	moveq	ip, r0
 8000e8c:	4601      	moveq	r1, r0
 8000e8e:	2000      	moveq	r0, #0
 8000e90:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e94:	bf08      	it	eq
 8000e96:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e9e:	fabc f28c 	clz	r2, ip
 8000ea2:	3a08      	subs	r2, #8
 8000ea4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea8:	db10      	blt.n	8000ecc <__aeabi_l2f+0x5c>
 8000eaa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eae:	4463      	add	r3, ip
 8000eb0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	f020 0001 	biceq.w	r0, r0, #1
 8000eca:	4770      	bx	lr
 8000ecc:	f102 0220 	add.w	r2, r2, #32
 8000ed0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed4:	f1c2 0220 	rsb	r2, r2, #32
 8000ed8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000edc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee0:	eb43 0002 	adc.w	r0, r3, r2
 8000ee4:	bf08      	it	eq
 8000ee6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eea:	4770      	bx	lr

08000eec <__gesf2>:
 8000eec:	f04f 3cff 	mov.w	ip, #4294967295
 8000ef0:	e006      	b.n	8000f00 <__cmpsf2+0x4>
 8000ef2:	bf00      	nop

08000ef4 <__lesf2>:
 8000ef4:	f04f 0c01 	mov.w	ip, #1
 8000ef8:	e002      	b.n	8000f00 <__cmpsf2+0x4>
 8000efa:	bf00      	nop

08000efc <__cmpsf2>:
 8000efc:	f04f 0c01 	mov.w	ip, #1
 8000f00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f04:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f08:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f10:	bf18      	it	ne
 8000f12:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f16:	d011      	beq.n	8000f3c <__cmpsf2+0x40>
 8000f18:	b001      	add	sp, #4
 8000f1a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f1e:	bf18      	it	ne
 8000f20:	ea90 0f01 	teqne	r0, r1
 8000f24:	bf58      	it	pl
 8000f26:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f2a:	bf88      	it	hi
 8000f2c:	17c8      	asrhi	r0, r1, #31
 8000f2e:	bf38      	it	cc
 8000f30:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f34:	bf18      	it	ne
 8000f36:	f040 0001 	orrne.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	d102      	bne.n	8000f48 <__cmpsf2+0x4c>
 8000f42:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f46:	d105      	bne.n	8000f54 <__cmpsf2+0x58>
 8000f48:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f4c:	d1e4      	bne.n	8000f18 <__cmpsf2+0x1c>
 8000f4e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f52:	d0e1      	beq.n	8000f18 <__cmpsf2+0x1c>
 8000f54:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <__aeabi_cfrcmple>:
 8000f5c:	4684      	mov	ip, r0
 8000f5e:	4608      	mov	r0, r1
 8000f60:	4661      	mov	r1, ip
 8000f62:	e7ff      	b.n	8000f64 <__aeabi_cfcmpeq>

08000f64 <__aeabi_cfcmpeq>:
 8000f64:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f66:	f7ff ffc9 	bl	8000efc <__cmpsf2>
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	bf48      	it	mi
 8000f6e:	f110 0f00 	cmnmi.w	r0, #0
 8000f72:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f74 <__aeabi_fcmpeq>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff fff4 	bl	8000f64 <__aeabi_cfcmpeq>
 8000f7c:	bf0c      	ite	eq
 8000f7e:	2001      	moveq	r0, #1
 8000f80:	2000      	movne	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_fcmplt>:
 8000f88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f8c:	f7ff ffea 	bl	8000f64 <__aeabi_cfcmpeq>
 8000f90:	bf34      	ite	cc
 8000f92:	2001      	movcc	r0, #1
 8000f94:	2000      	movcs	r0, #0
 8000f96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9a:	bf00      	nop

08000f9c <__aeabi_fcmple>:
 8000f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa0:	f7ff ffe0 	bl	8000f64 <__aeabi_cfcmpeq>
 8000fa4:	bf94      	ite	ls
 8000fa6:	2001      	movls	r0, #1
 8000fa8:	2000      	movhi	r0, #0
 8000faa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fae:	bf00      	nop

08000fb0 <__aeabi_fcmpge>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff ffd2 	bl	8000f5c <__aeabi_cfrcmple>
 8000fb8:	bf94      	ite	ls
 8000fba:	2001      	movls	r0, #1
 8000fbc:	2000      	movhi	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmpgt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffc8 	bl	8000f5c <__aeabi_cfrcmple>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_f2uiz>:
 8000fd8:	0042      	lsls	r2, r0, #1
 8000fda:	d20e      	bcs.n	8000ffa <__aeabi_f2uiz+0x22>
 8000fdc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fe0:	d30b      	bcc.n	8000ffa <__aeabi_f2uiz+0x22>
 8000fe2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fe6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fea:	d409      	bmi.n	8001000 <__aeabi_f2uiz+0x28>
 8000fec:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ff0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff8:	4770      	bx	lr
 8000ffa:	f04f 0000 	mov.w	r0, #0
 8000ffe:	4770      	bx	lr
 8001000:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001004:	d101      	bne.n	800100a <__aeabi_f2uiz+0x32>
 8001006:	0242      	lsls	r2, r0, #9
 8001008:	d102      	bne.n	8001010 <__aeabi_f2uiz+0x38>
 800100a:	f04f 30ff 	mov.w	r0, #4294967295
 800100e:	4770      	bx	lr
 8001010:	f04f 0000 	mov.w	r0, #0
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_d2lz>:
 8001018:	b538      	push	{r3, r4, r5, lr}
 800101a:	460c      	mov	r4, r1
 800101c:	4605      	mov	r5, r0
 800101e:	4621      	mov	r1, r4
 8001020:	4628      	mov	r0, r5
 8001022:	2200      	movs	r2, #0
 8001024:	2300      	movs	r3, #0
 8001026:	f7ff fd7d 	bl	8000b24 <__aeabi_dcmplt>
 800102a:	b928      	cbnz	r0, 8001038 <__aeabi_d2lz+0x20>
 800102c:	4628      	mov	r0, r5
 800102e:	4621      	mov	r1, r4
 8001030:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001034:	f000 b80a 	b.w	800104c <__aeabi_d2ulz>
 8001038:	4628      	mov	r0, r5
 800103a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800103e:	f000 f805 	bl	800104c <__aeabi_d2ulz>
 8001042:	4240      	negs	r0, r0
 8001044:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001048:	bd38      	pop	{r3, r4, r5, pc}
 800104a:	bf00      	nop

0800104c <__aeabi_d2ulz>:
 800104c:	b5d0      	push	{r4, r6, r7, lr}
 800104e:	2200      	movs	r2, #0
 8001050:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <__aeabi_d2ulz+0x34>)
 8001052:	4606      	mov	r6, r0
 8001054:	460f      	mov	r7, r1
 8001056:	f7ff faf3 	bl	8000640 <__aeabi_dmul>
 800105a:	f7ff fdc9 	bl	8000bf0 <__aeabi_d2uiz>
 800105e:	4604      	mov	r4, r0
 8001060:	f7ff fa74 	bl	800054c <__aeabi_ui2d>
 8001064:	2200      	movs	r2, #0
 8001066:	4b07      	ldr	r3, [pc, #28]	; (8001084 <__aeabi_d2ulz+0x38>)
 8001068:	f7ff faea 	bl	8000640 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4630      	mov	r0, r6
 8001072:	4639      	mov	r1, r7
 8001074:	f7ff f92c 	bl	80002d0 <__aeabi_dsub>
 8001078:	f7ff fdba 	bl	8000bf0 <__aeabi_d2uiz>
 800107c:	4621      	mov	r1, r4
 800107e:	bdd0      	pop	{r4, r6, r7, pc}
 8001080:	3df00000 	.word	0x3df00000
 8001084:	41f00000 	.word	0x41f00000

08001088 <GetPage>:
#include "string.h"
#include "stdio.h"


static uint32_t GetPage(uint32_t Address)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	e018      	b.n	80010c8 <GetPage+0x40>
  {
	  if((Address < (0x08000000 + (1024 *(indx+1))) ) && (Address >= (0x08000000 + 1024*indx)))
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800109c:	3301      	adds	r3, #1
 800109e:	029b      	lsls	r3, r3, #10
 80010a0:	461a      	mov	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d20c      	bcs.n	80010c2 <GetPage+0x3a>
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80010ae:	029b      	lsls	r3, r3, #10
 80010b0:	461a      	mov	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d304      	bcc.n	80010c2 <GetPage+0x3a>
	  {
		  return (0x08000000 + 1024*indx);
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80010be:	029b      	lsls	r3, r3, #10
 80010c0:	e007      	b.n	80010d2 <GetPage+0x4a>
  for (int indx=0; indx<128; indx++)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2b7f      	cmp	r3, #127	; 0x7f
 80010cc:	dde3      	ble.n	8001096 <GetPage+0xe>
	  }
  }

  return -1;
 80010ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <Flash_Write_Data>:

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t *DATA_32, uint32_t NumberWords)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	; 0x24

	int numberofwords = NumberWords;//(strlen(DATA_32)/4) + ((strlen(DATA_32) % 4) != 0);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	623b      	str	r3, [r7, #32]

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 80010f0:	f002 fbc4 	bl	800387c <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f7ff ffc7 	bl	8001088 <GetPage>
 80010fa:	61f8      	str	r0, [r7, #28]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	461a      	mov	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	4413      	add	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
	  uint32_t EndPage = GetPage(EndPageAdress);
 8001108:	69b8      	ldr	r0, [r7, #24]
 800110a:	f7ff ffbd 	bl	8001088 <GetPage>
 800110e:	6178      	str	r0, [r7, #20]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8001110:	4b1f      	ldr	r3, [pc, #124]	; (8001190 <Flash_Write_Data+0xb4>)
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 8001116:	4a1e      	ldr	r2, [pc, #120]	; (8001190 <Flash_Write_Data+0xb4>)
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 800111c:	697a      	ldr	r2, [r7, #20]
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	0a9b      	lsrs	r3, r3, #10
 8001124:	3301      	adds	r3, #1
 8001126:	4a1a      	ldr	r2, [pc, #104]	; (8001190 <Flash_Write_Data+0xb4>)
 8001128:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	4619      	mov	r1, r3
 8001130:	4817      	ldr	r0, [pc, #92]	; (8001190 <Flash_Write_Data+0xb4>)
 8001132:	f002 fc95 	bl	8003a60 <HAL_FLASHEx_Erase>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d01d      	beq.n	8001178 <Flash_Write_Data+0x9c>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 800113c:	f002 fbd4 	bl	80038e8 <HAL_FLASH_GetError>
 8001140:	4603      	mov	r3, r0
 8001142:	e020      	b.n	8001186 <Flash_Write_Data+0xaa>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, DATA_32[sofar]) == HAL_OK)
 8001144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	68ba      	ldr	r2, [r7, #8]
 800114a:	4413      	add	r3, r2
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	f04f 0300 	mov.w	r3, #0
 8001154:	68f9      	ldr	r1, [r7, #12]
 8001156:	2002      	movs	r0, #2
 8001158:	f002 fb20 	bl	800379c <HAL_FLASH_Program>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d106      	bne.n	8001170 <Flash_Write_Data+0x94>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	3304      	adds	r3, #4
 8001166:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8001168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116a:	3301      	adds	r3, #1
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
 800116e:	e003      	b.n	8001178 <Flash_Write_Data+0x9c>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001170:	f002 fbba 	bl	80038e8 <HAL_FLASH_GetError>
 8001174:	4603      	mov	r3, r0
 8001176:	e006      	b.n	8001186 <Flash_Write_Data+0xaa>
	   while (sofar<numberofwords)
 8001178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117a:	6a3b      	ldr	r3, [r7, #32]
 800117c:	429a      	cmp	r2, r3
 800117e:	dbe1      	blt.n	8001144 <Flash_Write_Data+0x68>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 8001180:	f002 fba2 	bl	80038c8 <HAL_FLASH_Lock>

	   return 0;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3728      	adds	r7, #40	; 0x28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	2000020c 	.word	0x2000020c

08001194 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, __IO uint32_t * DATA_32)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
	while (1)
	{
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ae:	d103      	bne.n	80011b8 <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
			break;
 80011b6:	e006      	b.n	80011c6 <Flash_Read_Data+0x32>
		}
		StartPageAddress += 4;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3304      	adds	r3, #4
 80011bc:	607b      	str	r3, [r7, #4]
		DATA_32++;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	3304      	adds	r3, #4
 80011c2:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 80011c4:	e7eb      	b.n	800119e <Flash_Read_Data+0xa>
	}
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <arm_pid_f32>:
   * @return out processed output sample.
   */
  static __INLINE float32_t arm_pid_f32(
  arm_pid_instance_f32 * S,
  float32_t in)
  {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7fe ffbd 	bl	8000160 <__aeabi_fmul>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4610      	mov	r0, r2
 80011f6:	f7fe ffb3 	bl	8000160 <__aeabi_fmul>
 80011fa:	4603      	mov	r3, r0
    out = (S->A0 * in) +
 80011fc:	4619      	mov	r1, r3
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff fd6c 	bl	8000cdc <__addsf3>
 8001204:	4603      	mov	r3, r0
 8001206:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	4619      	mov	r1, r3
 8001212:	4610      	mov	r0, r2
 8001214:	f7fe ffa4 	bl	8000160 <__aeabi_fmul>
 8001218:	4603      	mov	r3, r0
 800121a:	4619      	mov	r1, r3
 800121c:	4620      	mov	r0, r4
 800121e:	f7ff fd5d 	bl	8000cdc <__addsf3>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695b      	ldr	r3, [r3, #20]
    out = (S->A0 * in) +
 800122a:	4619      	mov	r1, r3
 800122c:	4610      	mov	r0, r2
 800122e:	f7ff fd55 	bl	8000cdc <__addsf3>
 8001232:	4603      	mov	r3, r0
 8001234:	60fb      	str	r3, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68da      	ldr	r2, [r3, #12]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800124a:	68fb      	ldr	r3, [r7, #12]

  }
 800124c:	4618      	mov	r0, r3
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	bd90      	pop	{r4, r7, pc}

08001254 <SaveReflowParameters>:
//    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flash_address, *data_p);
//HAL_FLASH_Lock();
//}


void SaveReflowParameters(){
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	Flash_Write_Data(0x0801FC00, (uint32_t *)&ReflowParameters, 33);
 8001258:	2221      	movs	r2, #33	; 0x21
 800125a:	4903      	ldr	r1, [pc, #12]	; (8001268 <SaveReflowParameters+0x14>)
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <SaveReflowParameters+0x18>)
 800125e:	f7ff ff3d 	bl	80010dc <Flash_Write_Data>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200012a8 	.word	0x200012a8
 800126c:	0801fc00 	.word	0x0801fc00

08001270 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 8001278:	2205      	movs	r2, #5
 800127a:	4905      	ldr	r1, [pc, #20]	; (8001290 <HAL_UART_RxCpltCallback+0x20>)
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_UART_RxCpltCallback+0x24>)
 800127e:	f004 ff1b 	bl	80060b8 <HAL_UART_Receive_IT>
	UART_Recieved_Flag =1;
 8001282:	4b05      	ldr	r3, [pc, #20]	; (8001298 <HAL_UART_RxCpltCallback+0x28>)
 8001284:	2201      	movs	r2, #1
 8001286:	701a      	strb	r2, [r3, #0]
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000004 	.word	0x20000004
 8001294:	200002c4 	.word	0x200002c4
 8001298:	20000220 	.word	0x20000220

0800129c <NEXTION_SendString>:


void NEXTION_SendString (char *ID, char *string){
 800129c:	b580      	push	{r7, lr}
 800129e:	b090      	sub	sp, #64	; 0x40
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%s\"", ID, string);
 80012a6:	f107 0008 	add.w	r0, r7, #8
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	490b      	ldr	r1, [pc, #44]	; (80012dc <NEXTION_SendString+0x40>)
 80012b0:	f006 f818 	bl	80072e4 <siprintf>
 80012b4:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 80012b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f107 0108 	add.w	r1, r7, #8
 80012be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c2:	4807      	ldr	r0, [pc, #28]	; (80012e0 <NEXTION_SendString+0x44>)
 80012c4:	f004 fe66 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 80012c8:	2364      	movs	r3, #100	; 0x64
 80012ca:	2203      	movs	r2, #3
 80012cc:	4905      	ldr	r1, [pc, #20]	; (80012e4 <NEXTION_SendString+0x48>)
 80012ce:	4804      	ldr	r0, [pc, #16]	; (80012e0 <NEXTION_SendString+0x44>)
 80012d0:	f004 fe60 	bl	8005f94 <HAL_UART_Transmit>

}
 80012d4:	bf00      	nop
 80012d6:	3740      	adds	r7, #64	; 0x40
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	0800ad20 	.word	0x0800ad20
 80012e0:	200002c4 	.word	0x200002c4
 80012e4:	20000000 	.word	0x20000000

080012e8 <NEXTION_SendFloat>:


void NEXTION_SendFloat (char *ID, float32_t number){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b092      	sub	sp, #72	; 0x48
 80012ec:	af02      	add	r7, sp, #8
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%.2f\"", ID, number);
 80012f2:	6838      	ldr	r0, [r7, #0]
 80012f4:	f7ff f94c 	bl	8000590 <__aeabi_f2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	f107 0008 	add.w	r0, r7, #8
 8001300:	e9cd 2300 	strd	r2, r3, [sp]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	490b      	ldr	r1, [pc, #44]	; (8001334 <NEXTION_SendFloat+0x4c>)
 8001308:	f005 ffec 	bl	80072e4 <siprintf>
 800130c:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 800130e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001310:	b29a      	uxth	r2, r3
 8001312:	f107 0108 	add.w	r1, r7, #8
 8001316:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800131a:	4807      	ldr	r0, [pc, #28]	; (8001338 <NEXTION_SendFloat+0x50>)
 800131c:	f004 fe3a 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001320:	2364      	movs	r3, #100	; 0x64
 8001322:	2203      	movs	r2, #3
 8001324:	4905      	ldr	r1, [pc, #20]	; (800133c <NEXTION_SendFloat+0x54>)
 8001326:	4804      	ldr	r0, [pc, #16]	; (8001338 <NEXTION_SendFloat+0x50>)
 8001328:	f004 fe34 	bl	8005f94 <HAL_UART_Transmit>
}
 800132c:	bf00      	nop
 800132e:	3740      	adds	r7, #64	; 0x40
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0800ad2c 	.word	0x0800ad2c
 8001338:	200002c4 	.word	0x200002c4
 800133c:	20000000 	.word	0x20000000

08001340 <NEXTION_SenduInt>:


void NEXTION_SenduInt (char *ID, uint32_t number){
 8001340:	b580      	push	{r7, lr}
 8001342:	b090      	sub	sp, #64	; 0x40
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%lu\"", ID, number);
 800134a:	f107 0008 	add.w	r0, r7, #8
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	687a      	ldr	r2, [r7, #4]
 8001352:	490b      	ldr	r1, [pc, #44]	; (8001380 <NEXTION_SenduInt+0x40>)
 8001354:	f005 ffc6 	bl	80072e4 <siprintf>
 8001358:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 800135a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800135c:	b29a      	uxth	r2, r3
 800135e:	f107 0108 	add.w	r1, r7, #8
 8001362:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001366:	4807      	ldr	r0, [pc, #28]	; (8001384 <NEXTION_SenduInt+0x44>)
 8001368:	f004 fe14 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 800136c:	2364      	movs	r3, #100	; 0x64
 800136e:	2203      	movs	r2, #3
 8001370:	4905      	ldr	r1, [pc, #20]	; (8001388 <NEXTION_SenduInt+0x48>)
 8001372:	4804      	ldr	r0, [pc, #16]	; (8001384 <NEXTION_SenduInt+0x44>)
 8001374:	f004 fe0e 	bl	8005f94 <HAL_UART_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3740      	adds	r7, #64	; 0x40
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	0800ad3c 	.word	0x0800ad3c
 8001384:	200002c4 	.word	0x200002c4
 8001388:	20000000 	.word	0x20000000

0800138c <NEXTION_CMD>:


void NEXTION_CMD (char *string){
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)string, strlen(string), 1000);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7fe fedb 	bl	8000150 <strlen>
 800139a:	4603      	mov	r3, r0
 800139c:	b29a      	uxth	r2, r3
 800139e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4806      	ldr	r0, [pc, #24]	; (80013c0 <NEXTION_CMD+0x34>)
 80013a6:	f004 fdf5 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 80013aa:	2364      	movs	r3, #100	; 0x64
 80013ac:	2203      	movs	r2, #3
 80013ae:	4905      	ldr	r1, [pc, #20]	; (80013c4 <NEXTION_CMD+0x38>)
 80013b0:	4803      	ldr	r0, [pc, #12]	; (80013c0 <NEXTION_CMD+0x34>)
 80013b2:	f004 fdef 	bl	8005f94 <HAL_UART_Transmit>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200002c4 	.word	0x200002c4
 80013c4:	20000000 	.word	0x20000000

080013c8 <NextionDrawDot>:
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
	NEXTION_SenduInt("t6", ReflowParameters.ReflowTime);
}


void NextionDrawDot(uint32_t x, uint32_t y){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b090      	sub	sp, #64	; 0x40
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]

	char buf[50];
	int len = sprintf(buf, "cirs %lu,%lu,2,1311", x, y);	//RGB888: 0.160.255 RGB565:1311
 80013d2:	f107 0008 	add.w	r0, r7, #8
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	490b      	ldr	r1, [pc, #44]	; (8001408 <NextionDrawDot+0x40>)
 80013dc:	f005 ff82 	bl	80072e4 <siprintf>
 80013e0:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 80013e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	f107 0108 	add.w	r1, r7, #8
 80013ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ee:	4807      	ldr	r0, [pc, #28]	; (800140c <NextionDrawDot+0x44>)
 80013f0:	f004 fdd0 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 80013f4:	2364      	movs	r3, #100	; 0x64
 80013f6:	2203      	movs	r2, #3
 80013f8:	4905      	ldr	r1, [pc, #20]	; (8001410 <NextionDrawDot+0x48>)
 80013fa:	4804      	ldr	r0, [pc, #16]	; (800140c <NextionDrawDot+0x44>)
 80013fc:	f004 fdca 	bl	8005f94 <HAL_UART_Transmit>
}
 8001400:	bf00      	nop
 8001402:	3740      	adds	r7, #64	; 0x40
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800ad64 	.word	0x0800ad64
 800140c:	200002c4 	.word	0x200002c4
 8001410:	20000000 	.word	0x20000000

08001414 <NextionDrawTemp>:


void NextionDrawTemp(uint32_t x, uint32_t y){
 8001414:	b580      	push	{r7, lr}
 8001416:	b090      	sub	sp, #64	; 0x40
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]

	char buf[50];
	int len = sprintf(buf, "cirs %lu,%lu,2,RED", x, y);
 800141e:	f107 0008 	add.w	r0, r7, #8
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	490b      	ldr	r1, [pc, #44]	; (8001454 <NextionDrawTemp+0x40>)
 8001428:	f005 ff5c 	bl	80072e4 <siprintf>
 800142c:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 800142e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001430:	b29a      	uxth	r2, r3
 8001432:	f107 0108 	add.w	r1, r7, #8
 8001436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800143a:	4807      	ldr	r0, [pc, #28]	; (8001458 <NextionDrawTemp+0x44>)
 800143c:	f004 fdaa 	bl	8005f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001440:	2364      	movs	r3, #100	; 0x64
 8001442:	2203      	movs	r2, #3
 8001444:	4905      	ldr	r1, [pc, #20]	; (800145c <NextionDrawTemp+0x48>)
 8001446:	4804      	ldr	r0, [pc, #16]	; (8001458 <NextionDrawTemp+0x44>)
 8001448:	f004 fda4 	bl	8005f94 <HAL_UART_Transmit>
}
 800144c:	bf00      	nop
 800144e:	3740      	adds	r7, #64	; 0x40
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	0800ad78 	.word	0x0800ad78
 8001458:	200002c4 	.word	0x200002c4
 800145c:	20000000 	.word	0x20000000

08001460 <HandleKeyPad>:

float32_t HandleKeyPad() {
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0

	//clear Input
	for (int i = 0; i < 20; i++) {
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	e007      	b.n	800147c <HandleKeyPad+0x1c>
		input[i] = 0;
 800146c:	4a28      	ldr	r2, [pc, #160]	; (8001510 <HandleKeyPad+0xb0>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4413      	add	r3, r2
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 20; i++) {
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3301      	adds	r3, #1
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b13      	cmp	r3, #19
 8001480:	ddf4      	ble.n	800146c <HandleKeyPad+0xc>
	}

	uint8_t index = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	70fb      	strb	r3, [r7, #3]

	NEXTION_SendString("t0", "");
 8001486:	4923      	ldr	r1, [pc, #140]	; (8001514 <HandleKeyPad+0xb4>)
 8001488:	4823      	ldr	r0, [pc, #140]	; (8001518 <HandleKeyPad+0xb8>)
 800148a:	f7ff ff07 	bl	800129c <NEXTION_SendString>
	UART_Recieved_Flag = 0;
 800148e:	4b23      	ldr	r3, [pc, #140]	; (800151c <HandleKeyPad+0xbc>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]

	while (strncmp((char*) UART_Recieved_Data, "enter", 5) != 0) {
 8001494:	e026      	b.n	80014e4 <HandleKeyPad+0x84>

		if(strncmp((char*) UART_Recieved_Data, "abbre", 5) == 0)
 8001496:	2205      	movs	r2, #5
 8001498:	4921      	ldr	r1, [pc, #132]	; (8001520 <HandleKeyPad+0xc0>)
 800149a:	4822      	ldr	r0, [pc, #136]	; (8001524 <HandleKeyPad+0xc4>)
 800149c:	f005 ff42 	bl	8007324 <strncmp>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d101      	bne.n	80014aa <HandleKeyPad+0x4a>
				return 9999;
 80014a6:	4b20      	ldr	r3, [pc, #128]	; (8001528 <HandleKeyPad+0xc8>)
 80014a8:	e02e      	b.n	8001508 <HandleKeyPad+0xa8>
		if(strncmp((char*) UART_Recieved_Data, "kback", 5) == 0)
 80014aa:	2205      	movs	r2, #5
 80014ac:	491f      	ldr	r1, [pc, #124]	; (800152c <HandleKeyPad+0xcc>)
 80014ae:	481d      	ldr	r0, [pc, #116]	; (8001524 <HandleKeyPad+0xc4>)
 80014b0:	f005 ff38 	bl	8007324 <strncmp>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d101      	bne.n	80014be <HandleKeyPad+0x5e>
				return 8888;
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <HandleKeyPad+0xd0>)
 80014bc:	e024      	b.n	8001508 <HandleKeyPad+0xa8>

		if (UART_Recieved_Flag == 1) {
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <HandleKeyPad+0xbc>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d10e      	bne.n	80014e4 <HandleKeyPad+0x84>
			input[index] = UART_Recieved_Data[4];
 80014c6:	78fb      	ldrb	r3, [r7, #3]
 80014c8:	4a16      	ldr	r2, [pc, #88]	; (8001524 <HandleKeyPad+0xc4>)
 80014ca:	7911      	ldrb	r1, [r2, #4]
 80014cc:	4a10      	ldr	r2, [pc, #64]	; (8001510 <HandleKeyPad+0xb0>)
 80014ce:	54d1      	strb	r1, [r2, r3]
			UART_Recieved_Flag = 0;
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <HandleKeyPad+0xbc>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
			index++;
 80014d6:	78fb      	ldrb	r3, [r7, #3]
 80014d8:	3301      	adds	r3, #1
 80014da:	70fb      	strb	r3, [r7, #3]
			NEXTION_SendString("t0", input);
 80014dc:	490c      	ldr	r1, [pc, #48]	; (8001510 <HandleKeyPad+0xb0>)
 80014de:	480e      	ldr	r0, [pc, #56]	; (8001518 <HandleKeyPad+0xb8>)
 80014e0:	f7ff fedc 	bl	800129c <NEXTION_SendString>
	while (strncmp((char*) UART_Recieved_Data, "enter", 5) != 0) {
 80014e4:	2205      	movs	r2, #5
 80014e6:	4913      	ldr	r1, [pc, #76]	; (8001534 <HandleKeyPad+0xd4>)
 80014e8:	480e      	ldr	r0, [pc, #56]	; (8001524 <HandleKeyPad+0xc4>)
 80014ea:	f005 ff1b 	bl	8007324 <strncmp>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1d0      	bne.n	8001496 <HandleKeyPad+0x36>
		}
	}
	return atof(input);
 80014f4:	4806      	ldr	r0, [pc, #24]	; (8001510 <HandleKeyPad+0xb0>)
 80014f6:	f005 fa5f 	bl	80069b8 <atof>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	f7ff fb95 	bl	8000c30 <__aeabi_d2f>
 8001506:	4603      	mov	r3, r0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200002ac 	.word	0x200002ac
 8001514:	0800ad8c 	.word	0x0800ad8c
 8001518:	0800ad90 	.word	0x0800ad90
 800151c:	20000220 	.word	0x20000220
 8001520:	0800ad94 	.word	0x0800ad94
 8001524:	20000004 	.word	0x20000004
 8001528:	461c3c00 	.word	0x461c3c00
 800152c:	0800ad9c 	.word	0x0800ad9c
 8001530:	460ae000 	.word	0x460ae000
 8001534:	0800ada4 	.word	0x0800ada4

08001538 <Update_Page_3>:


void Update_Page_3() {
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','3','x','x','x'};
 800153e:	4a20      	ldr	r2, [pc, #128]	; (80015c0 <Update_Page_3+0x88>)
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001546:	6018      	str	r0, [r3, #0]
 8001548:	3304      	adds	r3, #4
 800154a:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++){
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e00b      	b.n	800156a <Update_Page_3+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4413      	add	r3, r2
 8001558:	7819      	ldrb	r1, [r3, #0]
 800155a:	4a1a      	ldr	r2, [pc, #104]	; (80015c4 <Update_Page_3+0x8c>)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	460a      	mov	r2, r1
 8001562:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++){
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	3301      	adds	r3, #1
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2b04      	cmp	r3, #4
 800156e:	ddf0      	ble.n	8001552 <Update_Page_3+0x1a>
	}

	NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);
 8001570:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <Update_Page_3+0x90>)
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	4619      	mov	r1, r3
 8001576:	4815      	ldr	r0, [pc, #84]	; (80015cc <Update_Page_3+0x94>)
 8001578:	f7ff feb6 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SenduInt("t1", ReflowParameters.SoakTime);
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <Update_Page_3+0x90>)
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	4619      	mov	r1, r3
 8001582:	4813      	ldr	r0, [pc, #76]	; (80015d0 <Update_Page_3+0x98>)
 8001584:	f7ff fedc 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SenduInt("t2", ReflowParameters.SoakTempeture);
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <Update_Page_3+0x90>)
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	4619      	mov	r1, r3
 800158e:	4811      	ldr	r0, [pc, #68]	; (80015d4 <Update_Page_3+0x9c>)
 8001590:	f7ff fed6 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SendFloat("t3", ReflowParameters.secondHeatUpRate);
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <Update_Page_3+0x90>)
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	4619      	mov	r1, r3
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <Update_Page_3+0xa0>)
 800159c:	f7ff fea4 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SenduInt("t4", ReflowParameters.ReflowTime);
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <Update_Page_3+0x90>)
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	4619      	mov	r1, r3
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <Update_Page_3+0xa4>)
 80015a8:	f7ff feca 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <Update_Page_3+0x90>)
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	4619      	mov	r1, r3
 80015b2:	480b      	ldr	r0, [pc, #44]	; (80015e0 <Update_Page_3+0xa8>)
 80015b4:	f7ff fec4 	bl	8001340 <NEXTION_SenduInt>

}
 80015b8:	bf00      	nop
 80015ba:	3710      	adds	r7, #16
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	0800adac 	.word	0x0800adac
 80015c4:	20000004 	.word	0x20000004
 80015c8:	200012a8 	.word	0x200012a8
 80015cc:	0800ad90 	.word	0x0800ad90
 80015d0:	0800ad4c 	.word	0x0800ad4c
 80015d4:	0800ad50 	.word	0x0800ad50
 80015d8:	0800ad54 	.word	0x0800ad54
 80015dc:	0800ad58 	.word	0x0800ad58
 80015e0:	0800ad5c 	.word	0x0800ad5c

080015e4 <Update_Page_0>:


void Update_Page_0() {
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b089      	sub	sp, #36	; 0x24
 80015e8:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','0','x','x','x'};
 80015ea:	4a44      	ldr	r2, [pc, #272]	; (80016fc <Update_Page_0+0x118>)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015f2:	6018      	str	r0, [r3, #0]
 80015f4:	3304      	adds	r3, #4
 80015f6:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++)	{
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
 80015fc:	e00b      	b.n	8001616 <Update_Page_0+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 80015fe:	1d3a      	adds	r2, r7, #4
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	4413      	add	r3, r2
 8001604:	7819      	ldrb	r1, [r3, #0]
 8001606:	4a3e      	ldr	r2, [pc, #248]	; (8001700 <Update_Page_0+0x11c>)
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	4413      	add	r3, r2
 800160c:	460a      	mov	r2, r1
 800160e:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++)	{
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	3301      	adds	r3, #1
 8001614:	61fb      	str	r3, [r7, #28]
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	2b04      	cmp	r3, #4
 800161a:	ddf0      	ble.n	80015fe <Update_Page_0+0x1a>
	}

	float32_t dx = 0.625/4; //275px / 400s
 800161c:	4b39      	ldr	r3, [pc, #228]	; (8001704 <Update_Page_0+0x120>)
 800161e:	61bb      	str	r3, [r7, #24]
	float32_t dy = 0.8333; //200px / 240 Grad
 8001620:	4b39      	ldr	r3, [pc, #228]	; (8001708 <Update_Page_0+0x124>)
 8001622:	617b      	str	r3, [r7, #20]
	uint32_t OffsetX = 35;
 8001624:	2323      	movs	r3, #35	; 0x23
 8001626:	613b      	str	r3, [r7, #16]
	uint32_t OffsetY = 230;
 8001628:	23e6      	movs	r3, #230	; 0xe6
 800162a:	60fb      	str	r3, [r7, #12]

		//Reflow Aktuelle Temperatur anzeigen:
		if (ReflowEnable == 1)	{
 800162c:	4b37      	ldr	r3, [pc, #220]	; (800170c <Update_Page_0+0x128>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d102      	bne.n	800163a <Update_Page_0+0x56>
			TempDrawEnable = 1;
 8001634:	4b36      	ldr	r3, [pc, #216]	; (8001710 <Update_Page_0+0x12c>)
 8001636:	2201      	movs	r2, #1
 8001638:	701a      	strb	r2, [r3, #0]

		}

		if(TempDrawEnable == 1){
 800163a:	4b35      	ldr	r3, [pc, #212]	; (8001710 <Update_Page_0+0x12c>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d12a      	bne.n	8001698 <Update_Page_0+0xb4>
			NextionDrawTemp(OffsetX + (uint32_t)((float32_t)(TempDrawCounter)*dx), OffsetY - (uint32_t)((float32_t)(temp)*dy));
 8001642:	4b34      	ldr	r3, [pc, #208]	; (8001714 <Update_Page_0+0x130>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fbf8 	bl	8000e3c <__aeabi_ui2f>
 800164c:	4603      	mov	r3, r0
 800164e:	69b9      	ldr	r1, [r7, #24]
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe fd85 	bl	8000160 <__aeabi_fmul>
 8001656:	4603      	mov	r3, r0
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff fcbd 	bl	8000fd8 <__aeabi_f2uiz>
 800165e:	4602      	mov	r2, r0
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	18d4      	adds	r4, r2, r3
 8001664:	4b2c      	ldr	r3, [pc, #176]	; (8001718 <Update_Page_0+0x134>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6979      	ldr	r1, [r7, #20]
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe fd78 	bl	8000160 <__aeabi_fmul>
 8001670:	4603      	mov	r3, r0
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fcb0 	bl	8000fd8 <__aeabi_f2uiz>
 8001678:	4602      	mov	r2, r0
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	1a9b      	subs	r3, r3, r2
 800167e:	4619      	mov	r1, r3
 8001680:	4620      	mov	r0, r4
 8001682:	f7ff fec7 	bl	8001414 <NextionDrawTemp>

		if(ReflowCurve[TempDrawCounter] == 0 ){
 8001686:	4b23      	ldr	r3, [pc, #140]	; (8001714 <Update_Page_0+0x130>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a24      	ldr	r2, [pc, #144]	; (800171c <Update_Page_0+0x138>)
 800168c:	5cd3      	ldrb	r3, [r2, r3]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d102      	bne.n	8001698 <Update_Page_0+0xb4>
			TempDrawEnable = 0;
 8001692:	4b1f      	ldr	r3, [pc, #124]	; (8001710 <Update_Page_0+0x12c>)
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]
		}


		}

	NEXTION_SendFloat("t0", temp);
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <Update_Page_0+0x134>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	4820      	ldr	r0, [pc, #128]	; (8001720 <Update_Page_0+0x13c>)
 80016a0:	f7ff fe22 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SendFloat("t1", ReflowParameters.firstHeatUpRate);
 80016a4:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <Update_Page_0+0x140>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	4619      	mov	r1, r3
 80016aa:	481f      	ldr	r0, [pc, #124]	; (8001728 <Update_Page_0+0x144>)
 80016ac:	f7ff fe1c 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SenduInt("t3", ReflowParameters.SoakTime);
 80016b0:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <Update_Page_0+0x140>)
 80016b2:	695b      	ldr	r3, [r3, #20]
 80016b4:	4619      	mov	r1, r3
 80016b6:	481d      	ldr	r0, [pc, #116]	; (800172c <Update_Page_0+0x148>)
 80016b8:	f7ff fe42 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SenduInt("t2", ReflowParameters.SoakTempeture);
 80016bc:	4b19      	ldr	r3, [pc, #100]	; (8001724 <Update_Page_0+0x140>)
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	4619      	mov	r1, r3
 80016c2:	481b      	ldr	r0, [pc, #108]	; (8001730 <Update_Page_0+0x14c>)
 80016c4:	f7ff fe3c 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SendFloat("t4", ReflowParameters.secondHeatUpRate);
 80016c8:	4b16      	ldr	r3, [pc, #88]	; (8001724 <Update_Page_0+0x140>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4619      	mov	r1, r3
 80016ce:	4819      	ldr	r0, [pc, #100]	; (8001734 <Update_Page_0+0x150>)
 80016d0:	f7ff fe0a 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SenduInt("t6", ReflowParameters.ReflowTime);
 80016d4:	4b13      	ldr	r3, [pc, #76]	; (8001724 <Update_Page_0+0x140>)
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	4619      	mov	r1, r3
 80016da:	4817      	ldr	r0, [pc, #92]	; (8001738 <Update_Page_0+0x154>)
 80016dc:	f7ff fe30 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
 80016e0:	4b10      	ldr	r3, [pc, #64]	; (8001724 <Update_Page_0+0x140>)
 80016e2:	69db      	ldr	r3, [r3, #28]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4815      	ldr	r0, [pc, #84]	; (800173c <Update_Page_0+0x158>)
 80016e8:	f7ff fe2a 	bl	8001340 <NEXTION_SenduInt>
	NEXTION_SendString("g1", ConsoleMSG);
 80016ec:	4914      	ldr	r1, [pc, #80]	; (8001740 <Update_Page_0+0x15c>)
 80016ee:	4815      	ldr	r0, [pc, #84]	; (8001744 <Update_Page_0+0x160>)
 80016f0:	f7ff fdd4 	bl	800129c <NEXTION_SendString>

}
 80016f4:	bf00      	nop
 80016f6:	3724      	adds	r7, #36	; 0x24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd90      	pop	{r4, r7, pc}
 80016fc:	0800adb8 	.word	0x0800adb8
 8001700:	20000004 	.word	0x20000004
 8001704:	3e200000 	.word	0x3e200000
 8001708:	3f555326 	.word	0x3f555326
 800170c:	2000021c 	.word	0x2000021c
 8001710:	2000022e 	.word	0x2000022e
 8001714:	20000230 	.word	0x20000230
 8001718:	200002c0 	.word	0x200002c0
 800171c:	20000308 	.word	0x20000308
 8001720:	0800ad90 	.word	0x0800ad90
 8001724:	200012a8 	.word	0x200012a8
 8001728:	0800ad4c 	.word	0x0800ad4c
 800172c:	0800ad54 	.word	0x0800ad54
 8001730:	0800ad50 	.word	0x0800ad50
 8001734:	0800ad58 	.word	0x0800ad58
 8001738:	0800ad60 	.word	0x0800ad60
 800173c:	0800ad5c 	.word	0x0800ad5c
 8001740:	200013d8 	.word	0x200013d8
 8001744:	0800adb4 	.word	0x0800adb4

08001748 <Update_Page_2>:


void Update_Page_2() {
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','2','x','x','x'};
 800174e:	4a17      	ldr	r2, [pc, #92]	; (80017ac <Update_Page_2+0x64>)
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001756:	6018      	str	r0, [r3, #0]
 8001758:	3304      	adds	r3, #4
 800175a:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++){
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e00b      	b.n	800177a <Update_Page_2+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 8001762:	1d3a      	adds	r2, r7, #4
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	4413      	add	r3, r2
 8001768:	7819      	ldrb	r1, [r3, #0]
 800176a:	4a11      	ldr	r2, [pc, #68]	; (80017b0 <Update_Page_2+0x68>)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	4413      	add	r3, r2
 8001770:	460a      	mov	r2, r1
 8001772:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++){
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3301      	adds	r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2b04      	cmp	r3, #4
 800177e:	ddf0      	ble.n	8001762 <Update_Page_2+0x1a>
	}

	NEXTION_SendFloat("t0", ReflowParameters.KP);
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <Update_Page_2+0x6c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4619      	mov	r1, r3
 8001786:	480c      	ldr	r0, [pc, #48]	; (80017b8 <Update_Page_2+0x70>)
 8001788:	f7ff fdae 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SendFloat("t1", ReflowParameters.Ki);
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <Update_Page_2+0x6c>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4619      	mov	r1, r3
 8001792:	480a      	ldr	r0, [pc, #40]	; (80017bc <Update_Page_2+0x74>)
 8001794:	f7ff fda8 	bl	80012e8 <NEXTION_SendFloat>
	NEXTION_SendFloat("t2", ReflowParameters.KD);
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <Update_Page_2+0x6c>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	4619      	mov	r1, r3
 800179e:	4808      	ldr	r0, [pc, #32]	; (80017c0 <Update_Page_2+0x78>)
 80017a0:	f7ff fda2 	bl	80012e8 <NEXTION_SendFloat>
}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	0800adc0 	.word	0x0800adc0
 80017b0:	20000004 	.word	0x20000004
 80017b4:	200012a8 	.word	0x200012a8
 80017b8:	0800ad90 	.word	0x0800ad90
 80017bc:	0800ad4c 	.word	0x0800ad4c
 80017c0:	0800ad50 	.word	0x0800ad50
 80017c4:	00000000 	.word	0x00000000

080017c8 <HandleGui>:


void HandleGui(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b0a4      	sub	sp, #144	; 0x90
 80017cc:	af00      	add	r7, sp, #0
	//###################Page0##########################

	if(strncmp((char *)UART_Recieved_Data, "p0xxx", 5) == 0){
 80017ce:	2205      	movs	r2, #5
 80017d0:	49bc      	ldr	r1, [pc, #752]	; (8001ac4 <HandleGui+0x2fc>)
 80017d2:	48bd      	ldr	r0, [pc, #756]	; (8001ac8 <HandleGui+0x300>)
 80017d4:	f005 fda6 	bl	8007324 <strncmp>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HandleGui+0x1a>
			Update_Page_0();
 80017de:	f7ff ff01 	bl	80015e4 <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0){
 80017e2:	2205      	movs	r2, #5
 80017e4:	49b9      	ldr	r1, [pc, #740]	; (8001acc <HandleGui+0x304>)
 80017e6:	48b8      	ldr	r0, [pc, #736]	; (8001ac8 <HandleGui+0x300>)
 80017e8:	f005 fd9c 	bl	8007324 <strncmp>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HandleGui+0x2e>
			Update_Page_3();
 80017f2:	f7ff fea1 	bl	8001538 <Update_Page_3>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b00", 5) == 0){
 80017f6:	2205      	movs	r2, #5
 80017f8:	49b5      	ldr	r1, [pc, #724]	; (8001ad0 <HandleGui+0x308>)
 80017fa:	48b3      	ldr	r0, [pc, #716]	; (8001ac8 <HandleGui+0x300>)
 80017fc:	f005 fd92 	bl	8007324 <strncmp>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d103      	bne.n	800180e <HandleGui+0x46>
			startReflow();
 8001806:	f001 f81f 	bl	8002848 <startReflow>
			Update_Page_0();
 800180a:	f7ff feeb 	bl	80015e4 <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b01", 5) == 0){
 800180e:	2205      	movs	r2, #5
 8001810:	49b0      	ldr	r1, [pc, #704]	; (8001ad4 <HandleGui+0x30c>)
 8001812:	48ad      	ldr	r0, [pc, #692]	; (8001ac8 <HandleGui+0x300>)
 8001814:	f005 fd86 	bl	8007324 <strncmp>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10a      	bne.n	8001834 <HandleGui+0x6c>
			stopReflow();
 800181e:	f001 f82b 	bl	8002878 <stopReflow>
			  // buzzer beeps at the FINISHED cycle until STOP button pressed
			  if (BuzzerEnable == 1)	{
 8001822:	4bad      	ldr	r3, [pc, #692]	; (8001ad8 <HandleGui+0x310>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d102      	bne.n	8001830 <HandleGui+0x68>
				  BuzzerEnable = 0;
 800182a:	4bab      	ldr	r3, [pc, #684]	; (8001ad8 <HandleGui+0x310>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
			  }
			Update_Page_0();
 8001830:	f7ff fed8 	bl	80015e4 <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0){
 8001834:	2205      	movs	r2, #5
 8001836:	49a5      	ldr	r1, [pc, #660]	; (8001acc <HandleGui+0x304>)
 8001838:	48a3      	ldr	r0, [pc, #652]	; (8001ac8 <HandleGui+0x300>)
 800183a:	f005 fd73 	bl	8007324 <strncmp>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HandleGui+0x80>
			Update_Page_3();
 8001844:	f7ff fe78 	bl	8001538 <Update_Page_3>
			}

	//###################Page2##########################

	  if(strncmp((char *)UART_Recieved_Data, "p2xxx", 5) == 0){
 8001848:	2205      	movs	r2, #5
 800184a:	49a4      	ldr	r1, [pc, #656]	; (8001adc <HandleGui+0x314>)
 800184c:	489e      	ldr	r0, [pc, #632]	; (8001ac8 <HandleGui+0x300>)
 800184e:	f005 fd69 	bl	8007324 <strncmp>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <HandleGui+0x94>
		Update_Page_2();
 8001858:	f7ff ff76 	bl	8001748 <Update_Page_2>
		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b00", 5) == 0){
 800185c:	2205      	movs	r2, #5
 800185e:	49a0      	ldr	r1, [pc, #640]	; (8001ae0 <HandleGui+0x318>)
 8001860:	4899      	ldr	r0, [pc, #612]	; (8001ac8 <HandleGui+0x300>)
 8001862:	f005 fd5f 	bl	8007324 <strncmp>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d152      	bne.n	8001912 <HandleGui+0x14a>
			  float32_t Output =0;
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  Output = HandleKeyPad();
 8001874:	f7ff fdf4 	bl	8001460 <HandleKeyPad>
 8001878:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  while(Output == 9999){
 800187c:	e024      	b.n	80018c8 <HandleGui+0x100>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 800187e:	4a99      	ldr	r2, [pc, #612]	; (8001ae4 <HandleGui+0x31c>)
 8001880:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001884:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001888:	6018      	str	r0, [r3, #0]
 800188a:	3304      	adds	r3, #4
 800188c:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 800188e:	2300      	movs	r3, #0
 8001890:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001894:	e010      	b.n	80018b8 <HandleGui+0xf0>
						UART_Recieved_Data[i]=defaultUart[i];
 8001896:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800189a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800189e:	4413      	add	r3, r2
 80018a0:	7819      	ldrb	r1, [r3, #0]
 80018a2:	4a89      	ldr	r2, [pc, #548]	; (8001ac8 <HandleGui+0x300>)
 80018a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80018a8:	4413      	add	r3, r2
 80018aa:	460a      	mov	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 80018ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80018b2:	3301      	adds	r3, #1
 80018b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80018b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80018bc:	2b04      	cmp	r3, #4
 80018be:	ddea      	ble.n	8001896 <HandleGui+0xce>
					}
				  Output = HandleKeyPad();
 80018c0:	f7ff fdce 	bl	8001460 <HandleKeyPad>
 80018c4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  while(Output == 9999){
 80018c8:	4987      	ldr	r1, [pc, #540]	; (8001ae8 <HandleGui+0x320>)
 80018ca:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80018ce:	f7ff fb51 	bl	8000f74 <__aeabi_fcmpeq>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1d2      	bne.n	800187e <HandleGui+0xb6>
			  }
			  if(Output == 8888){
 80018d8:	4984      	ldr	r1, [pc, #528]	; (8001aec <HandleGui+0x324>)
 80018da:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80018de:	f7ff fb49 	bl	8000f74 <__aeabi_fcmpeq>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HandleGui+0x128>
				 Output = ReflowParameters.KP;
 80018e8:	4b81      	ldr	r3, [pc, #516]	; (8001af0 <HandleGui+0x328>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  }
	    ReflowParameters.KP = Output;
 80018f0:	4a7f      	ldr	r2, [pc, #508]	; (8001af0 <HandleGui+0x328>)
 80018f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80018f6:	6013      	str	r3, [r2, #0]
	    PID.Kp = ReflowParameters.KP;
 80018f8:	4b7d      	ldr	r3, [pc, #500]	; (8001af0 <HandleGui+0x328>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a7d      	ldr	r2, [pc, #500]	; (8001af4 <HandleGui+0x32c>)
 80018fe:	6193      	str	r3, [r2, #24]
		arm_pid_init_f32(&PID, 1);
 8001900:	2101      	movs	r1, #1
 8001902:	487c      	ldr	r0, [pc, #496]	; (8001af4 <HandleGui+0x32c>)
 8001904:	f005 f830 	bl	8006968 <arm_pid_init_f32>
		Update_Page_2();
 8001908:	f7ff ff1e 	bl	8001748 <Update_Page_2>
		NEXTION_CMD("page 2");
 800190c:	487a      	ldr	r0, [pc, #488]	; (8001af8 <HandleGui+0x330>)
 800190e:	f7ff fd3d 	bl	800138c <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b01", 5) == 0){
 8001912:	2205      	movs	r2, #5
 8001914:	4979      	ldr	r1, [pc, #484]	; (8001afc <HandleGui+0x334>)
 8001916:	486c      	ldr	r0, [pc, #432]	; (8001ac8 <HandleGui+0x300>)
 8001918:	f005 fd04 	bl	8007324 <strncmp>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d152      	bne.n	80019c8 <HandleGui+0x200>
			  float32_t Output =0;
 8001922:	f04f 0300 	mov.w	r3, #0
 8001926:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  Output = HandleKeyPad();
 800192a:	f7ff fd99 	bl	8001460 <HandleKeyPad>
 800192e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  while(Output == 9999){
 8001932:	e024      	b.n	800197e <HandleGui+0x1b6>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001934:	4a6b      	ldr	r2, [pc, #428]	; (8001ae4 <HandleGui+0x31c>)
 8001936:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800193a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800193e:	6018      	str	r0, [r3, #0]
 8001940:	3304      	adds	r3, #4
 8001942:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800194a:	e010      	b.n	800196e <HandleGui+0x1a6>
						UART_Recieved_Data[i]=defaultUart[i];
 800194c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001950:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001954:	4413      	add	r3, r2
 8001956:	7819      	ldrb	r1, [r3, #0]
 8001958:	4a5b      	ldr	r2, [pc, #364]	; (8001ac8 <HandleGui+0x300>)
 800195a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800195e:	4413      	add	r3, r2
 8001960:	460a      	mov	r2, r1
 8001962:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001964:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001968:	3301      	adds	r3, #1
 800196a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800196e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001972:	2b04      	cmp	r3, #4
 8001974:	ddea      	ble.n	800194c <HandleGui+0x184>
					}
				  Output = HandleKeyPad();
 8001976:	f7ff fd73 	bl	8001460 <HandleKeyPad>
 800197a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  while(Output == 9999){
 800197e:	495a      	ldr	r1, [pc, #360]	; (8001ae8 <HandleGui+0x320>)
 8001980:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001984:	f7ff faf6 	bl	8000f74 <__aeabi_fcmpeq>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1d2      	bne.n	8001934 <HandleGui+0x16c>
			  }
			  if(Output == 8888){
 800198e:	4957      	ldr	r1, [pc, #348]	; (8001aec <HandleGui+0x324>)
 8001990:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001994:	f7ff faee 	bl	8000f74 <__aeabi_fcmpeq>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d003      	beq.n	80019a6 <HandleGui+0x1de>
				 Output = ReflowParameters.Ki;
 800199e:	4b54      	ldr	r3, [pc, #336]	; (8001af0 <HandleGui+0x328>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  }
			  ReflowParameters.Ki = Output;
 80019a6:	4a52      	ldr	r2, [pc, #328]	; (8001af0 <HandleGui+0x328>)
 80019a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80019ac:	6053      	str	r3, [r2, #4]
			  	    PID.Ki = ReflowParameters.Ki;
 80019ae:	4b50      	ldr	r3, [pc, #320]	; (8001af0 <HandleGui+0x328>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	4a50      	ldr	r2, [pc, #320]	; (8001af4 <HandleGui+0x32c>)
 80019b4:	61d3      	str	r3, [r2, #28]
			arm_pid_init_f32(&PID, 1);
 80019b6:	2101      	movs	r1, #1
 80019b8:	484e      	ldr	r0, [pc, #312]	; (8001af4 <HandleGui+0x32c>)
 80019ba:	f004 ffd5 	bl	8006968 <arm_pid_init_f32>
			Update_Page_2();
 80019be:	f7ff fec3 	bl	8001748 <Update_Page_2>
			NEXTION_CMD("page 2");
 80019c2:	484d      	ldr	r0, [pc, #308]	; (8001af8 <HandleGui+0x330>)
 80019c4:	f7ff fce2 	bl	800138c <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b02", 5) == 0){
 80019c8:	2205      	movs	r2, #5
 80019ca:	494d      	ldr	r1, [pc, #308]	; (8001b00 <HandleGui+0x338>)
 80019cc:	483e      	ldr	r0, [pc, #248]	; (8001ac8 <HandleGui+0x300>)
 80019ce:	f005 fca9 	bl	8007324 <strncmp>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d145      	bne.n	8001a64 <HandleGui+0x29c>
			  float32_t Output =0;
 80019d8:	f04f 0300 	mov.w	r3, #0
 80019dc:	67fb      	str	r3, [r7, #124]	; 0x7c
			  Output = HandleKeyPad();
 80019de:	f7ff fd3f 	bl	8001460 <HandleKeyPad>
 80019e2:	67f8      	str	r0, [r7, #124]	; 0x7c
			  while(Output == 9999){
 80019e4:	e01d      	b.n	8001a22 <HandleGui+0x25a>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 80019e6:	4a3f      	ldr	r2, [pc, #252]	; (8001ae4 <HandleGui+0x31c>)
 80019e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019f0:	6018      	str	r0, [r3, #0]
 80019f2:	3304      	adds	r3, #4
 80019f4:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 80019f6:	2300      	movs	r3, #0
 80019f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80019fa:	e00c      	b.n	8001a16 <HandleGui+0x24e>
						UART_Recieved_Data[i]=defaultUart[i];
 80019fc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001a00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a02:	4413      	add	r3, r2
 8001a04:	7819      	ldrb	r1, [r3, #0]
 8001a06:	4a30      	ldr	r2, [pc, #192]	; (8001ac8 <HandleGui+0x300>)
 8001a08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a0a:	4413      	add	r3, r2
 8001a0c:	460a      	mov	r2, r1
 8001a0e:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001a10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a12:	3301      	adds	r3, #1
 8001a14:	67bb      	str	r3, [r7, #120]	; 0x78
 8001a16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a18:	2b04      	cmp	r3, #4
 8001a1a:	ddef      	ble.n	80019fc <HandleGui+0x234>
					}
				  Output = HandleKeyPad();
 8001a1c:	f7ff fd20 	bl	8001460 <HandleKeyPad>
 8001a20:	67f8      	str	r0, [r7, #124]	; 0x7c
			  while(Output == 9999){
 8001a22:	4931      	ldr	r1, [pc, #196]	; (8001ae8 <HandleGui+0x320>)
 8001a24:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001a26:	f7ff faa5 	bl	8000f74 <__aeabi_fcmpeq>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1da      	bne.n	80019e6 <HandleGui+0x21e>
			  }
			  if(Output == 8888){
 8001a30:	492e      	ldr	r1, [pc, #184]	; (8001aec <HandleGui+0x324>)
 8001a32:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001a34:	f7ff fa9e 	bl	8000f74 <__aeabi_fcmpeq>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <HandleGui+0x27c>
				 Output = ReflowParameters.KD;
 8001a3e:	4b2c      	ldr	r3, [pc, #176]	; (8001af0 <HandleGui+0x328>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	67fb      	str	r3, [r7, #124]	; 0x7c
			  }
			  ReflowParameters.KD = Output;
 8001a44:	4a2a      	ldr	r2, [pc, #168]	; (8001af0 <HandleGui+0x328>)
 8001a46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a48:	6093      	str	r3, [r2, #8]
			 			  	    PID.Kd = ReflowParameters.KD;
 8001a4a:	4b29      	ldr	r3, [pc, #164]	; (8001af0 <HandleGui+0x328>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4a29      	ldr	r2, [pc, #164]	; (8001af4 <HandleGui+0x32c>)
 8001a50:	6213      	str	r3, [r2, #32]
			arm_pid_init_f32(&PID, 1);
 8001a52:	2101      	movs	r1, #1
 8001a54:	4827      	ldr	r0, [pc, #156]	; (8001af4 <HandleGui+0x32c>)
 8001a56:	f004 ff87 	bl	8006968 <arm_pid_init_f32>
			Update_Page_2();
 8001a5a:	f7ff fe75 	bl	8001748 <Update_Page_2>
			NEXTION_CMD("page 2");
 8001a5e:	4826      	ldr	r0, [pc, #152]	; (8001af8 <HandleGui+0x330>)
 8001a60:	f7ff fc94 	bl	800138c <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b03", 5) == 0){
 8001a64:	2205      	movs	r2, #5
 8001a66:	4927      	ldr	r1, [pc, #156]	; (8001b04 <HandleGui+0x33c>)
 8001a68:	4817      	ldr	r0, [pc, #92]	; (8001ac8 <HandleGui+0x300>)
 8001a6a:	f005 fc5b 	bl	8007324 <strncmp>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d103      	bne.n	8001a7c <HandleGui+0x2b4>
			Update_Page_3();
 8001a74:	f7ff fd60 	bl	8001538 <Update_Page_3>
			SaveReflowParameters();
 8001a78:	f7ff fbec 	bl	8001254 <SaveReflowParameters>
		}


	//###################Page 3########################

	  if(strncmp((char *)UART_Recieved_Data, "p3xxx", 5) == 0){
 8001a7c:	2205      	movs	r2, #5
 8001a7e:	4922      	ldr	r1, [pc, #136]	; (8001b08 <HandleGui+0x340>)
 8001a80:	4811      	ldr	r0, [pc, #68]	; (8001ac8 <HandleGui+0x300>)
 8001a82:	f005 fc4f 	bl	8007324 <strncmp>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HandleGui+0x2c8>
		Update_Page_3();
 8001a8c:	f7ff fd54 	bl	8001538 <Update_Page_3>
		}

		  if(strncmp((char *)UART_Recieved_Data, "p3b00", 5) == 0){
 8001a90:	2205      	movs	r2, #5
 8001a92:	491e      	ldr	r1, [pc, #120]	; (8001b0c <HandleGui+0x344>)
 8001a94:	480c      	ldr	r0, [pc, #48]	; (8001ac8 <HandleGui+0x300>)
 8001a96:	f005 fc45 	bl	8007324 <strncmp>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d172      	bne.n	8001b86 <HandleGui+0x3be>
			  float32_t Output =0;
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	677b      	str	r3, [r7, #116]	; 0x74
			  Output = HandleKeyPad();
 8001aa6:	f7ff fcdb 	bl	8001460 <HandleKeyPad>
 8001aaa:	6778      	str	r0, [r7, #116]	; 0x74
			  while(Output == 9999){
 8001aac:	e043      	b.n	8001b36 <HandleGui+0x36e>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001aae:	4a0d      	ldr	r2, [pc, #52]	; (8001ae4 <HandleGui+0x31c>)
 8001ab0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ab4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ab8:	6018      	str	r0, [r3, #0]
 8001aba:	3304      	adds	r3, #4
 8001abc:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001abe:	2300      	movs	r3, #0
 8001ac0:	673b      	str	r3, [r7, #112]	; 0x70
 8001ac2:	e032      	b.n	8001b2a <HandleGui+0x362>
 8001ac4:	0800adc8 	.word	0x0800adc8
 8001ac8:	20000004 	.word	0x20000004
 8001acc:	0800add0 	.word	0x0800add0
 8001ad0:	0800add8 	.word	0x0800add8
 8001ad4:	0800ade0 	.word	0x0800ade0
 8001ad8:	2000021d 	.word	0x2000021d
 8001adc:	0800ade8 	.word	0x0800ade8
 8001ae0:	0800adf0 	.word	0x0800adf0
 8001ae4:	0800aeb0 	.word	0x0800aeb0
 8001ae8:	461c3c00 	.word	0x461c3c00
 8001aec:	460ae000 	.word	0x460ae000
 8001af0:	200012a8 	.word	0x200012a8
 8001af4:	20000288 	.word	0x20000288
 8001af8:	0800adf8 	.word	0x0800adf8
 8001afc:	0800ae00 	.word	0x0800ae00
 8001b00:	0800ae08 	.word	0x0800ae08
 8001b04:	0800ae10 	.word	0x0800ae10
 8001b08:	0800ae18 	.word	0x0800ae18
 8001b0c:	0800ae20 	.word	0x0800ae20
						UART_Recieved_Data[i]=defaultUart[i];
 8001b10:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001b14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b16:	4413      	add	r3, r2
 8001b18:	7819      	ldrb	r1, [r3, #0]
 8001b1a:	4aa3      	ldr	r2, [pc, #652]	; (8001da8 <HandleGui+0x5e0>)
 8001b1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b1e:	4413      	add	r3, r2
 8001b20:	460a      	mov	r2, r1
 8001b22:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001b24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b26:	3301      	adds	r3, #1
 8001b28:	673b      	str	r3, [r7, #112]	; 0x70
 8001b2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	ddef      	ble.n	8001b10 <HandleGui+0x348>
					}
				  Output = HandleKeyPad();
 8001b30:	f7ff fc96 	bl	8001460 <HandleKeyPad>
 8001b34:	6778      	str	r0, [r7, #116]	; 0x74
			  while(Output == 9999){
 8001b36:	499d      	ldr	r1, [pc, #628]	; (8001dac <HandleGui+0x5e4>)
 8001b38:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b3a:	f7ff fa1b 	bl	8000f74 <__aeabi_fcmpeq>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d1b4      	bne.n	8001aae <HandleGui+0x2e6>
			  }
			  if(Output == 8888){
 8001b44:	499a      	ldr	r1, [pc, #616]	; (8001db0 <HandleGui+0x5e8>)
 8001b46:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b48:	f7ff fa14 	bl	8000f74 <__aeabi_fcmpeq>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <HandleGui+0x390>
				 Output = ReflowParameters.firstHeatUpRate;
 8001b52:	4b98      	ldr	r3, [pc, #608]	; (8001db4 <HandleGui+0x5ec>)
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	677b      	str	r3, [r7, #116]	; 0x74
			  }

			  if(Output < 0.2)
 8001b58:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001b5a:	f7fe fd19 	bl	8000590 <__aeabi_f2d>
 8001b5e:	a390      	add	r3, pc, #576	; (adr r3, 8001da0 <HandleGui+0x5d8>)
 8001b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b64:	f7fe ffde 	bl	8000b24 <__aeabi_dcmplt>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HandleGui+0x3aa>
				  Output = 0.2;
 8001b6e:	4b92      	ldr	r3, [pc, #584]	; (8001db8 <HandleGui+0x5f0>)
 8001b70:	677b      	str	r3, [r7, #116]	; 0x74

		ReflowParameters.firstHeatUpRate = Output;
 8001b72:	4a90      	ldr	r2, [pc, #576]	; (8001db4 <HandleGui+0x5ec>)
 8001b74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b76:	60d3      	str	r3, [r2, #12]
		Update_Page_3();
 8001b78:	f7ff fcde 	bl	8001538 <Update_Page_3>
		NEXTION_CMD("page 3");
 8001b7c:	488f      	ldr	r0, [pc, #572]	; (8001dbc <HandleGui+0x5f4>)
 8001b7e:	f7ff fc05 	bl	800138c <NEXTION_CMD>
		calculateReflowCurve();
 8001b82:	f000 fcb9 	bl	80024f8 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b01", 5) == 0){
 8001b86:	2205      	movs	r2, #5
 8001b88:	498d      	ldr	r1, [pc, #564]	; (8001dc0 <HandleGui+0x5f8>)
 8001b8a:	4887      	ldr	r0, [pc, #540]	; (8001da8 <HandleGui+0x5e0>)
 8001b8c:	f005 fbca 	bl	8007324 <strncmp>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d146      	bne.n	8001c24 <HandleGui+0x45c>
			  float32_t Output =0;
 8001b96:	f04f 0300 	mov.w	r3, #0
 8001b9a:	66fb      	str	r3, [r7, #108]	; 0x6c
			  Output = HandleKeyPad();
 8001b9c:	f7ff fc60 	bl	8001460 <HandleKeyPad>
 8001ba0:	66f8      	str	r0, [r7, #108]	; 0x6c
			  while(Output == 9999){
 8001ba2:	e01d      	b.n	8001be0 <HandleGui+0x418>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001ba4:	4a87      	ldr	r2, [pc, #540]	; (8001dc4 <HandleGui+0x5fc>)
 8001ba6:	f107 0320 	add.w	r3, r7, #32
 8001baa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bae:	6018      	str	r0, [r3, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001bb8:	e00c      	b.n	8001bd4 <HandleGui+0x40c>
						UART_Recieved_Data[i]=defaultUart[i];
 8001bba:	f107 0220 	add.w	r2, r7, #32
 8001bbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bc0:	4413      	add	r3, r2
 8001bc2:	7819      	ldrb	r1, [r3, #0]
 8001bc4:	4a78      	ldr	r2, [pc, #480]	; (8001da8 <HandleGui+0x5e0>)
 8001bc6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bc8:	4413      	add	r3, r2
 8001bca:	460a      	mov	r2, r1
 8001bcc:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001bce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8001bd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bd6:	2b04      	cmp	r3, #4
 8001bd8:	ddef      	ble.n	8001bba <HandleGui+0x3f2>
					}
				  Output = HandleKeyPad();
 8001bda:	f7ff fc41 	bl	8001460 <HandleKeyPad>
 8001bde:	66f8      	str	r0, [r7, #108]	; 0x6c
			  while(Output == 9999){
 8001be0:	4972      	ldr	r1, [pc, #456]	; (8001dac <HandleGui+0x5e4>)
 8001be2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001be4:	f7ff f9c6 	bl	8000f74 <__aeabi_fcmpeq>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1da      	bne.n	8001ba4 <HandleGui+0x3dc>
			  }
			  if(Output == 8888){
 8001bee:	4970      	ldr	r1, [pc, #448]	; (8001db0 <HandleGui+0x5e8>)
 8001bf0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001bf2:	f7ff f9bf 	bl	8000f74 <__aeabi_fcmpeq>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <HandleGui+0x442>
				 Output = ReflowParameters.SoakTime;
 8001bfc:	4b6d      	ldr	r3, [pc, #436]	; (8001db4 <HandleGui+0x5ec>)
 8001bfe:	695b      	ldr	r3, [r3, #20]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff f91b 	bl	8000e3c <__aeabi_ui2f>
 8001c06:	4603      	mov	r3, r0
 8001c08:	66fb      	str	r3, [r7, #108]	; 0x6c
			  }
			ReflowParameters.SoakTime = Output;
 8001c0a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001c0c:	f7ff f9e4 	bl	8000fd8 <__aeabi_f2uiz>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4a68      	ldr	r2, [pc, #416]	; (8001db4 <HandleGui+0x5ec>)
 8001c14:	6153      	str	r3, [r2, #20]
			Update_Page_3();
 8001c16:	f7ff fc8f 	bl	8001538 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001c1a:	4868      	ldr	r0, [pc, #416]	; (8001dbc <HandleGui+0x5f4>)
 8001c1c:	f7ff fbb6 	bl	800138c <NEXTION_CMD>
			calculateReflowCurve();
 8001c20:	f000 fc6a 	bl	80024f8 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b02", 5) == 0){
 8001c24:	2205      	movs	r2, #5
 8001c26:	4968      	ldr	r1, [pc, #416]	; (8001dc8 <HandleGui+0x600>)
 8001c28:	485f      	ldr	r0, [pc, #380]	; (8001da8 <HandleGui+0x5e0>)
 8001c2a:	f005 fb7b 	bl	8007324 <strncmp>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d146      	bne.n	8001cc2 <HandleGui+0x4fa>
			  float32_t Output =0;
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	667b      	str	r3, [r7, #100]	; 0x64
			  Output = HandleKeyPad();
 8001c3a:	f7ff fc11 	bl	8001460 <HandleKeyPad>
 8001c3e:	6678      	str	r0, [r7, #100]	; 0x64
			  while(Output == 9999){
 8001c40:	e01d      	b.n	8001c7e <HandleGui+0x4b6>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001c42:	4a60      	ldr	r2, [pc, #384]	; (8001dc4 <HandleGui+0x5fc>)
 8001c44:	f107 0318 	add.w	r3, r7, #24
 8001c48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c4c:	6018      	str	r0, [r3, #0]
 8001c4e:	3304      	adds	r3, #4
 8001c50:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001c52:	2300      	movs	r3, #0
 8001c54:	663b      	str	r3, [r7, #96]	; 0x60
 8001c56:	e00c      	b.n	8001c72 <HandleGui+0x4aa>
						UART_Recieved_Data[i]=defaultUart[i];
 8001c58:	f107 0218 	add.w	r2, r7, #24
 8001c5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c5e:	4413      	add	r3, r2
 8001c60:	7819      	ldrb	r1, [r3, #0]
 8001c62:	4a51      	ldr	r2, [pc, #324]	; (8001da8 <HandleGui+0x5e0>)
 8001c64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c66:	4413      	add	r3, r2
 8001c68:	460a      	mov	r2, r1
 8001c6a:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001c6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c6e:	3301      	adds	r3, #1
 8001c70:	663b      	str	r3, [r7, #96]	; 0x60
 8001c72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c74:	2b04      	cmp	r3, #4
 8001c76:	ddef      	ble.n	8001c58 <HandleGui+0x490>
					}
				  Output = HandleKeyPad();
 8001c78:	f7ff fbf2 	bl	8001460 <HandleKeyPad>
 8001c7c:	6678      	str	r0, [r7, #100]	; 0x64
			  while(Output == 9999){
 8001c7e:	494b      	ldr	r1, [pc, #300]	; (8001dac <HandleGui+0x5e4>)
 8001c80:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001c82:	f7ff f977 	bl	8000f74 <__aeabi_fcmpeq>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1da      	bne.n	8001c42 <HandleGui+0x47a>
			  }
			  if(Output == 8888){
 8001c8c:	4948      	ldr	r1, [pc, #288]	; (8001db0 <HandleGui+0x5e8>)
 8001c8e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001c90:	f7ff f970 	bl	8000f74 <__aeabi_fcmpeq>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d006      	beq.n	8001ca8 <HandleGui+0x4e0>
				 Output = ReflowParameters.SoakTempeture;
 8001c9a:	4b46      	ldr	r3, [pc, #280]	; (8001db4 <HandleGui+0x5ec>)
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff f8cc 	bl	8000e3c <__aeabi_ui2f>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	667b      	str	r3, [r7, #100]	; 0x64
			  }
			ReflowParameters.SoakTempeture = Output;
 8001ca8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001caa:	f7ff f995 	bl	8000fd8 <__aeabi_f2uiz>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4a40      	ldr	r2, [pc, #256]	; (8001db4 <HandleGui+0x5ec>)
 8001cb2:	6113      	str	r3, [r2, #16]
			Update_Page_3();
 8001cb4:	f7ff fc40 	bl	8001538 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001cb8:	4840      	ldr	r0, [pc, #256]	; (8001dbc <HandleGui+0x5f4>)
 8001cba:	f7ff fb67 	bl	800138c <NEXTION_CMD>
			calculateReflowCurve();
 8001cbe:	f000 fc1b 	bl	80024f8 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b03", 5) == 0){
 8001cc2:	2205      	movs	r2, #5
 8001cc4:	4941      	ldr	r1, [pc, #260]	; (8001dcc <HandleGui+0x604>)
 8001cc6:	4838      	ldr	r0, [pc, #224]	; (8001da8 <HandleGui+0x5e0>)
 8001cc8:	f005 fb2c 	bl	8007324 <strncmp>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d14c      	bne.n	8001d6c <HandleGui+0x5a4>
			  float32_t Output =0;
 8001cd2:	f04f 0300 	mov.w	r3, #0
 8001cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
			  Output = HandleKeyPad();
 8001cd8:	f7ff fbc2 	bl	8001460 <HandleKeyPad>
 8001cdc:	65f8      	str	r0, [r7, #92]	; 0x5c
			  while(Output == 9999){
 8001cde:	e01d      	b.n	8001d1c <HandleGui+0x554>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001ce0:	4a38      	ldr	r2, [pc, #224]	; (8001dc4 <HandleGui+0x5fc>)
 8001ce2:	f107 0310 	add.w	r3, r7, #16
 8001ce6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001cea:	6018      	str	r0, [r3, #0]
 8001cec:	3304      	adds	r3, #4
 8001cee:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	65bb      	str	r3, [r7, #88]	; 0x58
 8001cf4:	e00c      	b.n	8001d10 <HandleGui+0x548>
						UART_Recieved_Data[i]=defaultUart[i];
 8001cf6:	f107 0210 	add.w	r2, r7, #16
 8001cfa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cfc:	4413      	add	r3, r2
 8001cfe:	7819      	ldrb	r1, [r3, #0]
 8001d00:	4a29      	ldr	r2, [pc, #164]	; (8001da8 <HandleGui+0x5e0>)
 8001d02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d04:	4413      	add	r3, r2
 8001d06:	460a      	mov	r2, r1
 8001d08:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001d0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001d10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d12:	2b04      	cmp	r3, #4
 8001d14:	ddef      	ble.n	8001cf6 <HandleGui+0x52e>
					}
				  Output = HandleKeyPad();
 8001d16:	f7ff fba3 	bl	8001460 <HandleKeyPad>
 8001d1a:	65f8      	str	r0, [r7, #92]	; 0x5c
			  while(Output == 9999){
 8001d1c:	4923      	ldr	r1, [pc, #140]	; (8001dac <HandleGui+0x5e4>)
 8001d1e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d20:	f7ff f928 	bl	8000f74 <__aeabi_fcmpeq>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1da      	bne.n	8001ce0 <HandleGui+0x518>
			  }
			  if(Output == 8888){
 8001d2a:	4921      	ldr	r1, [pc, #132]	; (8001db0 <HandleGui+0x5e8>)
 8001d2c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d2e:	f7ff f921 	bl	8000f74 <__aeabi_fcmpeq>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d002      	beq.n	8001d3e <HandleGui+0x576>
				 Output = ReflowParameters.secondHeatUpRate;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <HandleGui+0x5ec>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
			  }
			  if(Output < 0.2)
 8001d3e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001d40:	f7fe fc26 	bl	8000590 <__aeabi_f2d>
 8001d44:	a316      	add	r3, pc, #88	; (adr r3, 8001da0 <HandleGui+0x5d8>)
 8001d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4a:	f7fe feeb 	bl	8000b24 <__aeabi_dcmplt>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <HandleGui+0x590>
						  Output = 0.2;
 8001d54:	4b18      	ldr	r3, [pc, #96]	; (8001db8 <HandleGui+0x5f0>)
 8001d56:	65fb      	str	r3, [r7, #92]	; 0x5c
			ReflowParameters.secondHeatUpRate = Output;
 8001d58:	4a16      	ldr	r2, [pc, #88]	; (8001db4 <HandleGui+0x5ec>)
 8001d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d5c:	6193      	str	r3, [r2, #24]
			Update_Page_3();
 8001d5e:	f7ff fbeb 	bl	8001538 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001d62:	4816      	ldr	r0, [pc, #88]	; (8001dbc <HandleGui+0x5f4>)
 8001d64:	f7ff fb12 	bl	800138c <NEXTION_CMD>
			calculateReflowCurve();
 8001d68:	f000 fbc6 	bl	80024f8 <calculateReflowCurve>
		}


		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b04", 5) == 0){
 8001d6c:	2205      	movs	r2, #5
 8001d6e:	4918      	ldr	r1, [pc, #96]	; (8001dd0 <HandleGui+0x608>)
 8001d70:	480d      	ldr	r0, [pc, #52]	; (8001da8 <HandleGui+0x5e0>)
 8001d72:	f005 fad7 	bl	8007324 <strncmp>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d160      	bne.n	8001e3e <HandleGui+0x676>
			  float32_t Output =0;
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	657b      	str	r3, [r7, #84]	; 0x54
			  Output = HandleKeyPad();
 8001d82:	f7ff fb6d 	bl	8001460 <HandleKeyPad>
 8001d86:	6578      	str	r0, [r7, #84]	; 0x54
			  while(Output == 9999){
 8001d88:	e037      	b.n	8001dfa <HandleGui+0x632>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001d8a:	4a0e      	ldr	r2, [pc, #56]	; (8001dc4 <HandleGui+0x5fc>)
 8001d8c:	f107 0308 	add.w	r3, r7, #8
 8001d90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d94:	6018      	str	r0, [r3, #0]
 8001d96:	3304      	adds	r3, #4
 8001d98:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	653b      	str	r3, [r7, #80]	; 0x50
 8001d9e:	e026      	b.n	8001dee <HandleGui+0x626>
 8001da0:	9999999a 	.word	0x9999999a
 8001da4:	3fc99999 	.word	0x3fc99999
 8001da8:	20000004 	.word	0x20000004
 8001dac:	461c3c00 	.word	0x461c3c00
 8001db0:	460ae000 	.word	0x460ae000
 8001db4:	200012a8 	.word	0x200012a8
 8001db8:	3e4ccccd 	.word	0x3e4ccccd
 8001dbc:	0800ae28 	.word	0x0800ae28
 8001dc0:	0800ae30 	.word	0x0800ae30
 8001dc4:	0800aeb0 	.word	0x0800aeb0
 8001dc8:	0800ae38 	.word	0x0800ae38
 8001dcc:	0800ae40 	.word	0x0800ae40
 8001dd0:	0800ae48 	.word	0x0800ae48
						UART_Recieved_Data[i]=defaultUart[i];
 8001dd4:	f107 0208 	add.w	r2, r7, #8
 8001dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dda:	4413      	add	r3, r2
 8001ddc:	7819      	ldrb	r1, [r3, #0]
 8001dde:	4a24      	ldr	r2, [pc, #144]	; (8001e70 <HandleGui+0x6a8>)
 8001de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001de2:	4413      	add	r3, r2
 8001de4:	460a      	mov	r2, r1
 8001de6:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dea:	3301      	adds	r3, #1
 8001dec:	653b      	str	r3, [r7, #80]	; 0x50
 8001dee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001df0:	2b04      	cmp	r3, #4
 8001df2:	ddef      	ble.n	8001dd4 <HandleGui+0x60c>
					}
				  Output = HandleKeyPad();
 8001df4:	f7ff fb34 	bl	8001460 <HandleKeyPad>
 8001df8:	6578      	str	r0, [r7, #84]	; 0x54
			  while(Output == 9999){
 8001dfa:	491e      	ldr	r1, [pc, #120]	; (8001e74 <HandleGui+0x6ac>)
 8001dfc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001dfe:	f7ff f8b9 	bl	8000f74 <__aeabi_fcmpeq>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1c0      	bne.n	8001d8a <HandleGui+0x5c2>
			  }
			  if(Output == 8888){
 8001e08:	491b      	ldr	r1, [pc, #108]	; (8001e78 <HandleGui+0x6b0>)
 8001e0a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001e0c:	f7ff f8b2 	bl	8000f74 <__aeabi_fcmpeq>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d006      	beq.n	8001e24 <HandleGui+0x65c>
				 Output = ReflowParameters.ReflowTime;
 8001e16:	4b19      	ldr	r3, [pc, #100]	; (8001e7c <HandleGui+0x6b4>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff f80e 	bl	8000e3c <__aeabi_ui2f>
 8001e20:	4603      	mov	r3, r0
 8001e22:	657b      	str	r3, [r7, #84]	; 0x54
			  }
			ReflowParameters.ReflowTime = Output;
 8001e24:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001e26:	f7ff f8d7 	bl	8000fd8 <__aeabi_f2uiz>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <HandleGui+0x6b4>)
 8001e2e:	6213      	str	r3, [r2, #32]
			Update_Page_3();
 8001e30:	f7ff fb82 	bl	8001538 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001e34:	4812      	ldr	r0, [pc, #72]	; (8001e80 <HandleGui+0x6b8>)
 8001e36:	f7ff faa9 	bl	800138c <NEXTION_CMD>
			calculateReflowCurve();
 8001e3a:	f000 fb5d 	bl	80024f8 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b05", 5) == 0){
 8001e3e:	2205      	movs	r2, #5
 8001e40:	4910      	ldr	r1, [pc, #64]	; (8001e84 <HandleGui+0x6bc>)
 8001e42:	480b      	ldr	r0, [pc, #44]	; (8001e70 <HandleGui+0x6a8>)
 8001e44:	f005 fa6e 	bl	8007324 <strncmp>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d152      	bne.n	8001ef4 <HandleGui+0x72c>
			  float32_t Output =0;
 8001e4e:	f04f 0300 	mov.w	r3, #0
 8001e52:	64fb      	str	r3, [r7, #76]	; 0x4c
			  Output = HandleKeyPad();
 8001e54:	f7ff fb04 	bl	8001460 <HandleKeyPad>
 8001e58:	64f8      	str	r0, [r7, #76]	; 0x4c
			  while(Output == 9999){
 8001e5a:	e029      	b.n	8001eb0 <HandleGui+0x6e8>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001e5c:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <HandleGui+0x6c0>)
 8001e5e:	463b      	mov	r3, r7
 8001e60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e64:	6018      	str	r0, [r3, #0]
 8001e66:	3304      	adds	r3, #4
 8001e68:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e6e:	e019      	b.n	8001ea4 <HandleGui+0x6dc>
 8001e70:	20000004 	.word	0x20000004
 8001e74:	461c3c00 	.word	0x461c3c00
 8001e78:	460ae000 	.word	0x460ae000
 8001e7c:	200012a8 	.word	0x200012a8
 8001e80:	0800ae28 	.word	0x0800ae28
 8001e84:	0800ae50 	.word	0x0800ae50
 8001e88:	0800aeb0 	.word	0x0800aeb0
						UART_Recieved_Data[i]=defaultUart[i];
 8001e8c:	463a      	mov	r2, r7
 8001e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e90:	4413      	add	r3, r2
 8001e92:	7819      	ldrb	r1, [r3, #0]
 8001e94:	4a99      	ldr	r2, [pc, #612]	; (80020fc <HandleGui+0x934>)
 8001e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e98:	4413      	add	r3, r2
 8001e9a:	460a      	mov	r2, r1
 8001e9c:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001e9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	64bb      	str	r3, [r7, #72]	; 0x48
 8001ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	ddf0      	ble.n	8001e8c <HandleGui+0x6c4>
					}
				  Output = HandleKeyPad();
 8001eaa:	f7ff fad9 	bl	8001460 <HandleKeyPad>
 8001eae:	64f8      	str	r0, [r7, #76]	; 0x4c
			  while(Output == 9999){
 8001eb0:	4993      	ldr	r1, [pc, #588]	; (8002100 <HandleGui+0x938>)
 8001eb2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001eb4:	f7ff f85e 	bl	8000f74 <__aeabi_fcmpeq>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1ce      	bne.n	8001e5c <HandleGui+0x694>
			  }
			  if(Output == 8888){
 8001ebe:	4991      	ldr	r1, [pc, #580]	; (8002104 <HandleGui+0x93c>)
 8001ec0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001ec2:	f7ff f857 	bl	8000f74 <__aeabi_fcmpeq>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d006      	beq.n	8001eda <HandleGui+0x712>
				 Output = ReflowParameters.ReflowTempeture;
 8001ecc:	4b8e      	ldr	r3, [pc, #568]	; (8002108 <HandleGui+0x940>)
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe ffb3 	bl	8000e3c <__aeabi_ui2f>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	64fb      	str	r3, [r7, #76]	; 0x4c
			  }
			ReflowParameters.ReflowTempeture = Output;
 8001eda:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001edc:	f7ff f87c 	bl	8000fd8 <__aeabi_f2uiz>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4a89      	ldr	r2, [pc, #548]	; (8002108 <HandleGui+0x940>)
 8001ee4:	61d3      	str	r3, [r2, #28]
			Update_Page_3();
 8001ee6:	f7ff fb27 	bl	8001538 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001eea:	4888      	ldr	r0, [pc, #544]	; (800210c <HandleGui+0x944>)
 8001eec:	f7ff fa4e 	bl	800138c <NEXTION_CMD>
			calculateReflowCurve();
 8001ef0:	f000 fb02 	bl	80024f8 <calculateReflowCurve>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p3b06", 5) == 0){
 8001ef4:	2205      	movs	r2, #5
 8001ef6:	4986      	ldr	r1, [pc, #536]	; (8002110 <HandleGui+0x948>)
 8001ef8:	4880      	ldr	r0, [pc, #512]	; (80020fc <HandleGui+0x934>)
 8001efa:	f005 fa13 	bl	8007324 <strncmp>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <HandleGui+0x740>
			Update_Page_2();
 8001f04:	f7ff fc20 	bl	8001748 <Update_Page_2>
		}


		  if(strncmp((char *)UART_Recieved_Data, "p3b07", 5) == 0){
 8001f08:	2205      	movs	r2, #5
 8001f0a:	4982      	ldr	r1, [pc, #520]	; (8002114 <HandleGui+0x94c>)
 8001f0c:	487b      	ldr	r0, [pc, #492]	; (80020fc <HandleGui+0x934>)
 8001f0e:	f005 fa09 	bl	8007324 <strncmp>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d105      	bne.n	8001f24 <HandleGui+0x75c>
			Update_Page_0();
 8001f18:	f7ff fb64 	bl	80015e4 <Update_Page_0>
			Draw_Reflow_Curve();
 8001f1c:	f000 fc3e 	bl	800279c <Draw_Reflow_Curve>
			SaveReflowParameters();
 8001f20:	f7ff f998 	bl	8001254 <SaveReflowParameters>

		}


		  	// Save current parameters to Lead 138C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3bs0", 5) == 0){
 8001f24:	2205      	movs	r2, #5
 8001f26:	497c      	ldr	r1, [pc, #496]	; (8002118 <HandleGui+0x950>)
 8001f28:	4874      	ldr	r0, [pc, #464]	; (80020fc <HandleGui+0x934>)
 8001f2a:	f005 f9fb 	bl	8007324 <strncmp>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d11e      	bne.n	8001f72 <HandleGui+0x7aa>

			  ReflowParameters.firstHeatUpRate0 = ReflowParameters.firstHeatUpRate;
 8001f34:	4b74      	ldr	r3, [pc, #464]	; (8002108 <HandleGui+0x940>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	4a73      	ldr	r2, [pc, #460]	; (8002108 <HandleGui+0x940>)
 8001f3a:	6253      	str	r3, [r2, #36]	; 0x24
			  ReflowParameters.SoakTime0 = ReflowParameters.SoakTime;
 8001f3c:	4b72      	ldr	r3, [pc, #456]	; (8002108 <HandleGui+0x940>)
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	4a71      	ldr	r2, [pc, #452]	; (8002108 <HandleGui+0x940>)
 8001f42:	62d3      	str	r3, [r2, #44]	; 0x2c
			  ReflowParameters.SoakTempeture0 = ReflowParameters.SoakTempeture;
 8001f44:	4b70      	ldr	r3, [pc, #448]	; (8002108 <HandleGui+0x940>)
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	4a6f      	ldr	r2, [pc, #444]	; (8002108 <HandleGui+0x940>)
 8001f4a:	6293      	str	r3, [r2, #40]	; 0x28
			  ReflowParameters.secondHeatUpRate0 = ReflowParameters.secondHeatUpRate;
 8001f4c:	4b6e      	ldr	r3, [pc, #440]	; (8002108 <HandleGui+0x940>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	4a6d      	ldr	r2, [pc, #436]	; (8002108 <HandleGui+0x940>)
 8001f52:	6313      	str	r3, [r2, #48]	; 0x30
			  ReflowParameters.ReflowTime0 = ReflowParameters.ReflowTime;
 8001f54:	4b6c      	ldr	r3, [pc, #432]	; (8002108 <HandleGui+0x940>)
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	4a6b      	ldr	r2, [pc, #428]	; (8002108 <HandleGui+0x940>)
 8001f5a:	6393      	str	r3, [r2, #56]	; 0x38
			  ReflowParameters.ReflowTempeture0 = ReflowParameters.ReflowTempeture;
 8001f5c:	4b6a      	ldr	r3, [pc, #424]	; (8002108 <HandleGui+0x940>)
 8001f5e:	69db      	ldr	r3, [r3, #28]
 8001f60:	4a69      	ldr	r2, [pc, #420]	; (8002108 <HandleGui+0x940>)
 8001f62:	6353      	str	r3, [r2, #52]	; 0x34
			  Update_Page_3();
 8001f64:	f7ff fae8 	bl	8001538 <Update_Page_3>
			  // needed page refresh because of strange nextion timers behavior
			  NEXTION_CMD("page 3");
 8001f68:	4868      	ldr	r0, [pc, #416]	; (800210c <HandleGui+0x944>)
 8001f6a:	f7ff fa0f 	bl	800138c <NEXTION_CMD>
			  calculateReflowCurve();
 8001f6e:	f000 fac3 	bl	80024f8 <calculateReflowCurve>

		  }

			 // Load Lead 138C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3b08", 5) == 0){
 8001f72:	2205      	movs	r2, #5
 8001f74:	4969      	ldr	r1, [pc, #420]	; (800211c <HandleGui+0x954>)
 8001f76:	4861      	ldr	r0, [pc, #388]	; (80020fc <HandleGui+0x934>)
 8001f78:	f005 f9d4 	bl	8007324 <strncmp>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d11b      	bne.n	8001fba <HandleGui+0x7f2>

			  ReflowParameters.firstHeatUpRate = ReflowParameters.firstHeatUpRate0;
 8001f82:	4b61      	ldr	r3, [pc, #388]	; (8002108 <HandleGui+0x940>)
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	4a60      	ldr	r2, [pc, #384]	; (8002108 <HandleGui+0x940>)
 8001f88:	60d3      	str	r3, [r2, #12]
			  ReflowParameters.SoakTime = ReflowParameters.SoakTime0;
 8001f8a:	4b5f      	ldr	r3, [pc, #380]	; (8002108 <HandleGui+0x940>)
 8001f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8e:	4a5e      	ldr	r2, [pc, #376]	; (8002108 <HandleGui+0x940>)
 8001f90:	6153      	str	r3, [r2, #20]
			  ReflowParameters.SoakTempeture = ReflowParameters.SoakTempeture0;
 8001f92:	4b5d      	ldr	r3, [pc, #372]	; (8002108 <HandleGui+0x940>)
 8001f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f96:	4a5c      	ldr	r2, [pc, #368]	; (8002108 <HandleGui+0x940>)
 8001f98:	6113      	str	r3, [r2, #16]
			  ReflowParameters.secondHeatUpRate = ReflowParameters.secondHeatUpRate0;
 8001f9a:	4b5b      	ldr	r3, [pc, #364]	; (8002108 <HandleGui+0x940>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a5a      	ldr	r2, [pc, #360]	; (8002108 <HandleGui+0x940>)
 8001fa0:	6193      	str	r3, [r2, #24]
			  ReflowParameters.ReflowTime = ReflowParameters.ReflowTime0;
 8001fa2:	4b59      	ldr	r3, [pc, #356]	; (8002108 <HandleGui+0x940>)
 8001fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa6:	4a58      	ldr	r2, [pc, #352]	; (8002108 <HandleGui+0x940>)
 8001fa8:	6213      	str	r3, [r2, #32]
			  ReflowParameters.ReflowTempeture = ReflowParameters.ReflowTempeture0;
 8001faa:	4b57      	ldr	r3, [pc, #348]	; (8002108 <HandleGui+0x940>)
 8001fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fae:	4a56      	ldr	r2, [pc, #344]	; (8002108 <HandleGui+0x940>)
 8001fb0:	61d3      	str	r3, [r2, #28]
			  Update_Page_3();
 8001fb2:	f7ff fac1 	bl	8001538 <Update_Page_3>
			  //NEXTION_CMD("page 3");
			  calculateReflowCurve();
 8001fb6:	f000 fa9f 	bl	80024f8 <calculateReflowCurve>
		  }

		  	// Save current parameters to Lead 148C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3bs1", 5) == 0){
 8001fba:	2205      	movs	r2, #5
 8001fbc:	4958      	ldr	r1, [pc, #352]	; (8002120 <HandleGui+0x958>)
 8001fbe:	484f      	ldr	r0, [pc, #316]	; (80020fc <HandleGui+0x934>)
 8001fc0:	f005 f9b0 	bl	8007324 <strncmp>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d11e      	bne.n	8002008 <HandleGui+0x840>
			  ReflowParameters.firstHeatUpRate1 = ReflowParameters.firstHeatUpRate;
 8001fca:	4b4f      	ldr	r3, [pc, #316]	; (8002108 <HandleGui+0x940>)
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	4a4e      	ldr	r2, [pc, #312]	; (8002108 <HandleGui+0x940>)
 8001fd0:	63d3      	str	r3, [r2, #60]	; 0x3c
			  ReflowParameters.SoakTime1 = ReflowParameters.SoakTime;
 8001fd2:	4b4d      	ldr	r3, [pc, #308]	; (8002108 <HandleGui+0x940>)
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	4a4c      	ldr	r2, [pc, #304]	; (8002108 <HandleGui+0x940>)
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
			  ReflowParameters.SoakTempeture1 = ReflowParameters.SoakTempeture;
 8001fda:	4b4b      	ldr	r3, [pc, #300]	; (8002108 <HandleGui+0x940>)
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	4a4a      	ldr	r2, [pc, #296]	; (8002108 <HandleGui+0x940>)
 8001fe0:	6413      	str	r3, [r2, #64]	; 0x40
			  ReflowParameters.secondHeatUpRate1 = ReflowParameters.secondHeatUpRate;
 8001fe2:	4b49      	ldr	r3, [pc, #292]	; (8002108 <HandleGui+0x940>)
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	4a48      	ldr	r2, [pc, #288]	; (8002108 <HandleGui+0x940>)
 8001fe8:	6493      	str	r3, [r2, #72]	; 0x48
			  ReflowParameters.ReflowTime1 = ReflowParameters.ReflowTime;
 8001fea:	4b47      	ldr	r3, [pc, #284]	; (8002108 <HandleGui+0x940>)
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	4a46      	ldr	r2, [pc, #280]	; (8002108 <HandleGui+0x940>)
 8001ff0:	6513      	str	r3, [r2, #80]	; 0x50
			  ReflowParameters.ReflowTempeture1 = ReflowParameters.ReflowTempeture;
 8001ff2:	4b45      	ldr	r3, [pc, #276]	; (8002108 <HandleGui+0x940>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	4a44      	ldr	r2, [pc, #272]	; (8002108 <HandleGui+0x940>)
 8001ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
			  Update_Page_3();
 8001ffa:	f7ff fa9d 	bl	8001538 <Update_Page_3>
			  // needed page refresh because of strange nextion timers behavior
			  NEXTION_CMD("page 3");
 8001ffe:	4843      	ldr	r0, [pc, #268]	; (800210c <HandleGui+0x944>)
 8002000:	f7ff f9c4 	bl	800138c <NEXTION_CMD>
			  calculateReflowCurve();
 8002004:	f000 fa78 	bl	80024f8 <calculateReflowCurve>
		  }

			 // Load Lead 148C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3b09", 5) == 0){
 8002008:	2205      	movs	r2, #5
 800200a:	4946      	ldr	r1, [pc, #280]	; (8002124 <HandleGui+0x95c>)
 800200c:	483b      	ldr	r0, [pc, #236]	; (80020fc <HandleGui+0x934>)
 800200e:	f005 f989 	bl	8007324 <strncmp>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d11b      	bne.n	8002050 <HandleGui+0x888>

			  ReflowParameters.firstHeatUpRate = ReflowParameters.firstHeatUpRate1;
 8002018:	4b3b      	ldr	r3, [pc, #236]	; (8002108 <HandleGui+0x940>)
 800201a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800201c:	4a3a      	ldr	r2, [pc, #232]	; (8002108 <HandleGui+0x940>)
 800201e:	60d3      	str	r3, [r2, #12]
			  ReflowParameters.SoakTime = ReflowParameters.SoakTime1;
 8002020:	4b39      	ldr	r3, [pc, #228]	; (8002108 <HandleGui+0x940>)
 8002022:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002024:	4a38      	ldr	r2, [pc, #224]	; (8002108 <HandleGui+0x940>)
 8002026:	6153      	str	r3, [r2, #20]
			  ReflowParameters.SoakTempeture = ReflowParameters.SoakTempeture1;
 8002028:	4b37      	ldr	r3, [pc, #220]	; (8002108 <HandleGui+0x940>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	4a36      	ldr	r2, [pc, #216]	; (8002108 <HandleGui+0x940>)
 800202e:	6113      	str	r3, [r2, #16]
			  ReflowParameters.secondHeatUpRate = ReflowParameters.secondHeatUpRate1;
 8002030:	4b35      	ldr	r3, [pc, #212]	; (8002108 <HandleGui+0x940>)
 8002032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002034:	4a34      	ldr	r2, [pc, #208]	; (8002108 <HandleGui+0x940>)
 8002036:	6193      	str	r3, [r2, #24]
			  ReflowParameters.ReflowTime = ReflowParameters.ReflowTime1;
 8002038:	4b33      	ldr	r3, [pc, #204]	; (8002108 <HandleGui+0x940>)
 800203a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800203c:	4a32      	ldr	r2, [pc, #200]	; (8002108 <HandleGui+0x940>)
 800203e:	6213      	str	r3, [r2, #32]
			  ReflowParameters.ReflowTempeture = ReflowParameters.ReflowTempeture1;
 8002040:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HandleGui+0x940>)
 8002042:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002044:	4a30      	ldr	r2, [pc, #192]	; (8002108 <HandleGui+0x940>)
 8002046:	61d3      	str	r3, [r2, #28]
			  Update_Page_3();
 8002048:	f7ff fa76 	bl	8001538 <Update_Page_3>
			  //NEXTION_CMD("page 3");
			  calculateReflowCurve();
 800204c:	f000 fa54 	bl	80024f8 <calculateReflowCurve>
		  }

		  	// Save current parameters to Lead 183C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3bs2", 5) == 0){
 8002050:	2205      	movs	r2, #5
 8002052:	4935      	ldr	r1, [pc, #212]	; (8002128 <HandleGui+0x960>)
 8002054:	4829      	ldr	r0, [pc, #164]	; (80020fc <HandleGui+0x934>)
 8002056:	f005 f965 	bl	8007324 <strncmp>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d11e      	bne.n	800209e <HandleGui+0x8d6>
			  ReflowParameters.firstHeatUpRate2 = ReflowParameters.firstHeatUpRate;
 8002060:	4b29      	ldr	r3, [pc, #164]	; (8002108 <HandleGui+0x940>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	4a28      	ldr	r2, [pc, #160]	; (8002108 <HandleGui+0x940>)
 8002066:	6553      	str	r3, [r2, #84]	; 0x54
			  ReflowParameters.SoakTime2 = ReflowParameters.SoakTime;
 8002068:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HandleGui+0x940>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	4a26      	ldr	r2, [pc, #152]	; (8002108 <HandleGui+0x940>)
 800206e:	65d3      	str	r3, [r2, #92]	; 0x5c
			  ReflowParameters.SoakTempeture2 = ReflowParameters.SoakTempeture;
 8002070:	4b25      	ldr	r3, [pc, #148]	; (8002108 <HandleGui+0x940>)
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	4a24      	ldr	r2, [pc, #144]	; (8002108 <HandleGui+0x940>)
 8002076:	6593      	str	r3, [r2, #88]	; 0x58
			  ReflowParameters.secondHeatUpRate2 = ReflowParameters.secondHeatUpRate;
 8002078:	4b23      	ldr	r3, [pc, #140]	; (8002108 <HandleGui+0x940>)
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	4a22      	ldr	r2, [pc, #136]	; (8002108 <HandleGui+0x940>)
 800207e:	6613      	str	r3, [r2, #96]	; 0x60
			  ReflowParameters.ReflowTime2 = ReflowParameters.ReflowTime;
 8002080:	4b21      	ldr	r3, [pc, #132]	; (8002108 <HandleGui+0x940>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a20      	ldr	r2, [pc, #128]	; (8002108 <HandleGui+0x940>)
 8002086:	6693      	str	r3, [r2, #104]	; 0x68
			  ReflowParameters.ReflowTempeture2 = ReflowParameters.ReflowTempeture;
 8002088:	4b1f      	ldr	r3, [pc, #124]	; (8002108 <HandleGui+0x940>)
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	4a1e      	ldr	r2, [pc, #120]	; (8002108 <HandleGui+0x940>)
 800208e:	6653      	str	r3, [r2, #100]	; 0x64
			  Update_Page_3();
 8002090:	f7ff fa52 	bl	8001538 <Update_Page_3>
			  // needed page refresh because of strange nextion timers behavior
			  NEXTION_CMD("page 3");
 8002094:	481d      	ldr	r0, [pc, #116]	; (800210c <HandleGui+0x944>)
 8002096:	f7ff f979 	bl	800138c <NEXTION_CMD>
			  calculateReflowCurve();
 800209a:	f000 fa2d 	bl	80024f8 <calculateReflowCurve>
		  }

			 // Load Lead 183C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3b10", 5) == 0){
 800209e:	2205      	movs	r2, #5
 80020a0:	4922      	ldr	r1, [pc, #136]	; (800212c <HandleGui+0x964>)
 80020a2:	4816      	ldr	r0, [pc, #88]	; (80020fc <HandleGui+0x934>)
 80020a4:	f005 f93e 	bl	8007324 <strncmp>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d11b      	bne.n	80020e6 <HandleGui+0x91e>

			  ReflowParameters.firstHeatUpRate = ReflowParameters.firstHeatUpRate2;
 80020ae:	4b16      	ldr	r3, [pc, #88]	; (8002108 <HandleGui+0x940>)
 80020b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b2:	4a15      	ldr	r2, [pc, #84]	; (8002108 <HandleGui+0x940>)
 80020b4:	60d3      	str	r3, [r2, #12]
			  ReflowParameters.SoakTime = ReflowParameters.SoakTime2;
 80020b6:	4b14      	ldr	r3, [pc, #80]	; (8002108 <HandleGui+0x940>)
 80020b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ba:	4a13      	ldr	r2, [pc, #76]	; (8002108 <HandleGui+0x940>)
 80020bc:	6153      	str	r3, [r2, #20]
			  ReflowParameters.SoakTempeture = ReflowParameters.SoakTempeture2;
 80020be:	4b12      	ldr	r3, [pc, #72]	; (8002108 <HandleGui+0x940>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c2:	4a11      	ldr	r2, [pc, #68]	; (8002108 <HandleGui+0x940>)
 80020c4:	6113      	str	r3, [r2, #16]
			  ReflowParameters.secondHeatUpRate = ReflowParameters.secondHeatUpRate2;
 80020c6:	4b10      	ldr	r3, [pc, #64]	; (8002108 <HandleGui+0x940>)
 80020c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ca:	4a0f      	ldr	r2, [pc, #60]	; (8002108 <HandleGui+0x940>)
 80020cc:	6193      	str	r3, [r2, #24]
			  ReflowParameters.ReflowTime = ReflowParameters.ReflowTime2;
 80020ce:	4b0e      	ldr	r3, [pc, #56]	; (8002108 <HandleGui+0x940>)
 80020d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80020d2:	4a0d      	ldr	r2, [pc, #52]	; (8002108 <HandleGui+0x940>)
 80020d4:	6213      	str	r3, [r2, #32]
			  ReflowParameters.ReflowTempeture = ReflowParameters.ReflowTempeture2;
 80020d6:	4b0c      	ldr	r3, [pc, #48]	; (8002108 <HandleGui+0x940>)
 80020d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020da:	4a0b      	ldr	r2, [pc, #44]	; (8002108 <HandleGui+0x940>)
 80020dc:	61d3      	str	r3, [r2, #28]
			  Update_Page_3();
 80020de:	f7ff fa2b 	bl	8001538 <Update_Page_3>
			  //NEXTION_CMD("page 3");
			  calculateReflowCurve();
 80020e2:	f000 fa09 	bl	80024f8 <calculateReflowCurve>
		  }

		  	// Save current parameters to Lead 217C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3bs3", 5) == 0){
 80020e6:	2205      	movs	r2, #5
 80020e8:	4911      	ldr	r1, [pc, #68]	; (8002130 <HandleGui+0x968>)
 80020ea:	4804      	ldr	r0, [pc, #16]	; (80020fc <HandleGui+0x934>)
 80020ec:	f005 f91a 	bl	8007324 <strncmp>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d13c      	bne.n	8002170 <HandleGui+0x9a8>
			  ReflowParameters.firstHeatUpRate3 = ReflowParameters.firstHeatUpRate;
 80020f6:	4b04      	ldr	r3, [pc, #16]	; (8002108 <HandleGui+0x940>)
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	e01b      	b.n	8002134 <HandleGui+0x96c>
 80020fc:	20000004 	.word	0x20000004
 8002100:	461c3c00 	.word	0x461c3c00
 8002104:	460ae000 	.word	0x460ae000
 8002108:	200012a8 	.word	0x200012a8
 800210c:	0800ae28 	.word	0x0800ae28
 8002110:	0800ae58 	.word	0x0800ae58
 8002114:	0800ae60 	.word	0x0800ae60
 8002118:	0800ae68 	.word	0x0800ae68
 800211c:	0800ae70 	.word	0x0800ae70
 8002120:	0800ae78 	.word	0x0800ae78
 8002124:	0800ae80 	.word	0x0800ae80
 8002128:	0800ae88 	.word	0x0800ae88
 800212c:	0800ae90 	.word	0x0800ae90
 8002130:	0800ae98 	.word	0x0800ae98
 8002134:	4a5b      	ldr	r2, [pc, #364]	; (80022a4 <HandleGui+0xadc>)
 8002136:	66d3      	str	r3, [r2, #108]	; 0x6c
			  ReflowParameters.SoakTime3 = ReflowParameters.SoakTime;
 8002138:	4b5a      	ldr	r3, [pc, #360]	; (80022a4 <HandleGui+0xadc>)
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	4a59      	ldr	r2, [pc, #356]	; (80022a4 <HandleGui+0xadc>)
 800213e:	6753      	str	r3, [r2, #116]	; 0x74
			  ReflowParameters.SoakTempeture3 = ReflowParameters.SoakTempeture;
 8002140:	4b58      	ldr	r3, [pc, #352]	; (80022a4 <HandleGui+0xadc>)
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	4a57      	ldr	r2, [pc, #348]	; (80022a4 <HandleGui+0xadc>)
 8002146:	6713      	str	r3, [r2, #112]	; 0x70
			  ReflowParameters.secondHeatUpRate3 = ReflowParameters.secondHeatUpRate;
 8002148:	4b56      	ldr	r3, [pc, #344]	; (80022a4 <HandleGui+0xadc>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a55      	ldr	r2, [pc, #340]	; (80022a4 <HandleGui+0xadc>)
 800214e:	6793      	str	r3, [r2, #120]	; 0x78
			  ReflowParameters.ReflowTime3 = ReflowParameters.ReflowTime;
 8002150:	4b54      	ldr	r3, [pc, #336]	; (80022a4 <HandleGui+0xadc>)
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	4a53      	ldr	r2, [pc, #332]	; (80022a4 <HandleGui+0xadc>)
 8002156:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
			  ReflowParameters.ReflowTempeture3 = ReflowParameters.ReflowTempeture;
 800215a:	4b52      	ldr	r3, [pc, #328]	; (80022a4 <HandleGui+0xadc>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	4a51      	ldr	r2, [pc, #324]	; (80022a4 <HandleGui+0xadc>)
 8002160:	67d3      	str	r3, [r2, #124]	; 0x7c
			  Update_Page_3();
 8002162:	f7ff f9e9 	bl	8001538 <Update_Page_3>
			  // needed page refresh because of strange nextion timers behavior
			  NEXTION_CMD("page 3");
 8002166:	4850      	ldr	r0, [pc, #320]	; (80022a8 <HandleGui+0xae0>)
 8002168:	f7ff f910 	bl	800138c <NEXTION_CMD>
			  calculateReflowCurve();
 800216c:	f000 f9c4 	bl	80024f8 <calculateReflowCurve>
		  }

		  	// Load Lead 217C profile
		  if(strncmp((char *)UART_Recieved_Data, "p3b11", 5) == 0){
 8002170:	2205      	movs	r2, #5
 8002172:	494e      	ldr	r1, [pc, #312]	; (80022ac <HandleGui+0xae4>)
 8002174:	484e      	ldr	r0, [pc, #312]	; (80022b0 <HandleGui+0xae8>)
 8002176:	f005 f8d5 	bl	8007324 <strncmp>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d11c      	bne.n	80021ba <HandleGui+0x9f2>

			  ReflowParameters.firstHeatUpRate = ReflowParameters.firstHeatUpRate3;
 8002180:	4b48      	ldr	r3, [pc, #288]	; (80022a4 <HandleGui+0xadc>)
 8002182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002184:	4a47      	ldr	r2, [pc, #284]	; (80022a4 <HandleGui+0xadc>)
 8002186:	60d3      	str	r3, [r2, #12]
			  ReflowParameters.SoakTime = ReflowParameters.SoakTime3;
 8002188:	4b46      	ldr	r3, [pc, #280]	; (80022a4 <HandleGui+0xadc>)
 800218a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800218c:	4a45      	ldr	r2, [pc, #276]	; (80022a4 <HandleGui+0xadc>)
 800218e:	6153      	str	r3, [r2, #20]
			  ReflowParameters.SoakTempeture = ReflowParameters.SoakTempeture3;
 8002190:	4b44      	ldr	r3, [pc, #272]	; (80022a4 <HandleGui+0xadc>)
 8002192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002194:	4a43      	ldr	r2, [pc, #268]	; (80022a4 <HandleGui+0xadc>)
 8002196:	6113      	str	r3, [r2, #16]
			  ReflowParameters.secondHeatUpRate = ReflowParameters.secondHeatUpRate3;
 8002198:	4b42      	ldr	r3, [pc, #264]	; (80022a4 <HandleGui+0xadc>)
 800219a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800219c:	4a41      	ldr	r2, [pc, #260]	; (80022a4 <HandleGui+0xadc>)
 800219e:	6193      	str	r3, [r2, #24]
			  ReflowParameters.ReflowTime = ReflowParameters.ReflowTime3;
 80021a0:	4b40      	ldr	r3, [pc, #256]	; (80022a4 <HandleGui+0xadc>)
 80021a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021a6:	4a3f      	ldr	r2, [pc, #252]	; (80022a4 <HandleGui+0xadc>)
 80021a8:	6213      	str	r3, [r2, #32]
			  ReflowParameters.ReflowTempeture = ReflowParameters.ReflowTempeture3;
 80021aa:	4b3e      	ldr	r3, [pc, #248]	; (80022a4 <HandleGui+0xadc>)
 80021ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021ae:	4a3d      	ldr	r2, [pc, #244]	; (80022a4 <HandleGui+0xadc>)
 80021b0:	61d3      	str	r3, [r2, #28]
			  Update_Page_3();
 80021b2:	f7ff f9c1 	bl	8001538 <Update_Page_3>
			  //NEXTION_CMD("page 3");
			  calculateReflowCurve();
 80021b6:	f000 f99f 	bl	80024f8 <calculateReflowCurve>
		  }

		  // restore factory default profiles	(not all tested)
		  if(strncmp((char *)UART_Recieved_Data, "p3br7", 5) == 0){
 80021ba:	2205      	movs	r2, #5
 80021bc:	493d      	ldr	r1, [pc, #244]	; (80022b4 <HandleGui+0xaec>)
 80021be:	483c      	ldr	r0, [pc, #240]	; (80022b0 <HandleGui+0xae8>)
 80021c0:	f005 f8b0 	bl	8007324 <strncmp>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d168      	bne.n	800229c <HandleGui+0xad4>

			  	// Lead 217C https://www.chipquik.com/datasheets/TS391SNL50.pdf
				ReflowParameters.firstHeatUpRate3 = 0.75;
 80021ca:	4b36      	ldr	r3, [pc, #216]	; (80022a4 <HandleGui+0xadc>)
 80021cc:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 80021d0:	66da      	str	r2, [r3, #108]	; 0x6c
				ReflowParameters.SoakTime3 = 100;
 80021d2:	4b34      	ldr	r3, [pc, #208]	; (80022a4 <HandleGui+0xadc>)
 80021d4:	2264      	movs	r2, #100	; 0x64
 80021d6:	675a      	str	r2, [r3, #116]	; 0x74
				ReflowParameters.SoakTempeture3 = 175;
 80021d8:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <HandleGui+0xadc>)
 80021da:	22af      	movs	r2, #175	; 0xaf
 80021dc:	671a      	str	r2, [r3, #112]	; 0x70
				ReflowParameters.secondHeatUpRate3 = 1;
 80021de:	4b31      	ldr	r3, [pc, #196]	; (80022a4 <HandleGui+0xadc>)
 80021e0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021e4:	679a      	str	r2, [r3, #120]	; 0x78
				ReflowParameters.ReflowTime3 = 90;
 80021e6:	4b2f      	ldr	r3, [pc, #188]	; (80022a4 <HandleGui+0xadc>)
 80021e8:	225a      	movs	r2, #90	; 0x5a
 80021ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
				ReflowParameters.ReflowTempeture3 = 240;
 80021ee:	4b2d      	ldr	r3, [pc, #180]	; (80022a4 <HandleGui+0xadc>)
 80021f0:	22f0      	movs	r2, #240	; 0xf0
 80021f2:	67da      	str	r2, [r3, #124]	; 0x7c
				// Lead 183C https://www.chipquik.com/datasheets/TS391AX50.pdf
				ReflowParameters.firstHeatUpRate2 = 0.75;
 80021f4:	4b2b      	ldr	r3, [pc, #172]	; (80022a4 <HandleGui+0xadc>)
 80021f6:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 80021fa:	655a      	str	r2, [r3, #84]	; 0x54
				ReflowParameters.SoakTime2 = 100;
 80021fc:	4b29      	ldr	r3, [pc, #164]	; (80022a4 <HandleGui+0xadc>)
 80021fe:	2264      	movs	r2, #100	; 0x64
 8002200:	65da      	str	r2, [r3, #92]	; 0x5c
				ReflowParameters.SoakTempeture2 = 150;
 8002202:	4b28      	ldr	r3, [pc, #160]	; (80022a4 <HandleGui+0xadc>)
 8002204:	2296      	movs	r2, #150	; 0x96
 8002206:	659a      	str	r2, [r3, #88]	; 0x58
				ReflowParameters.secondHeatUpRate2 = 1;
 8002208:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <HandleGui+0xadc>)
 800220a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800220e:	661a      	str	r2, [r3, #96]	; 0x60
				ReflowParameters.ReflowTime2 = 100;
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HandleGui+0xadc>)
 8002212:	2264      	movs	r2, #100	; 0x64
 8002214:	669a      	str	r2, [r3, #104]	; 0x68
				ReflowParameters.ReflowTempeture2 = 230;
 8002216:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <HandleGui+0xadc>)
 8002218:	22e6      	movs	r2, #230	; 0xe6
 800221a:	665a      	str	r2, [r3, #100]	; 0x64
				// Lead 148C
				ReflowParameters.firstHeatUpRate1 = 0.75;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <HandleGui+0xadc>)
 800221e:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 8002222:	63da      	str	r2, [r3, #60]	; 0x3c
				ReflowParameters.SoakTime1 = 100;
 8002224:	4b1f      	ldr	r3, [pc, #124]	; (80022a4 <HandleGui+0xadc>)
 8002226:	2264      	movs	r2, #100	; 0x64
 8002228:	645a      	str	r2, [r3, #68]	; 0x44
				ReflowParameters.SoakTempeture1 = 140;
 800222a:	4b1e      	ldr	r3, [pc, #120]	; (80022a4 <HandleGui+0xadc>)
 800222c:	228c      	movs	r2, #140	; 0x8c
 800222e:	641a      	str	r2, [r3, #64]	; 0x40
				ReflowParameters.secondHeatUpRate1 = 1;
 8002230:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <HandleGui+0xadc>)
 8002232:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002236:	649a      	str	r2, [r3, #72]	; 0x48
				ReflowParameters.ReflowTime1 = 100;
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <HandleGui+0xadc>)
 800223a:	2264      	movs	r2, #100	; 0x64
 800223c:	651a      	str	r2, [r3, #80]	; 0x50
				ReflowParameters.ReflowTempeture1 = 175;
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <HandleGui+0xadc>)
 8002240:	22af      	movs	r2, #175	; 0xaf
 8002242:	64da      	str	r2, [r3, #76]	; 0x4c
				// Lead 138C http://www.chipquik.com/datasheets/TS391LT50.pdf
				ReflowParameters.firstHeatUpRate0 = 0.75;
 8002244:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <HandleGui+0xadc>)
 8002246:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 800224a:	625a      	str	r2, [r3, #36]	; 0x24
				ReflowParameters.SoakTime0 = 100;
 800224c:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <HandleGui+0xadc>)
 800224e:	2264      	movs	r2, #100	; 0x64
 8002250:	62da      	str	r2, [r3, #44]	; 0x2c
				ReflowParameters.SoakTempeture0 = 130;
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <HandleGui+0xadc>)
 8002254:	2282      	movs	r2, #130	; 0x82
 8002256:	629a      	str	r2, [r3, #40]	; 0x28
				ReflowParameters.secondHeatUpRate0 = 1;
 8002258:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <HandleGui+0xadc>)
 800225a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800225e:	631a      	str	r2, [r3, #48]	; 0x30
				ReflowParameters.ReflowTime0 = 100;
 8002260:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <HandleGui+0xadc>)
 8002262:	2264      	movs	r2, #100	; 0x64
 8002264:	639a      	str	r2, [r3, #56]	; 0x38
				ReflowParameters.ReflowTempeture0 = 165;
 8002266:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <HandleGui+0xadc>)
 8002268:	22a5      	movs	r2, #165	; 0xa5
 800226a:	635a      	str	r2, [r3, #52]	; 0x34
				// Lead default (138C)
				ReflowParameters.firstHeatUpRate = 0.75;
 800226c:	4b0d      	ldr	r3, [pc, #52]	; (80022a4 <HandleGui+0xadc>)
 800226e:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
 8002272:	60da      	str	r2, [r3, #12]
				ReflowParameters.SoakTime = 100;
 8002274:	4b0b      	ldr	r3, [pc, #44]	; (80022a4 <HandleGui+0xadc>)
 8002276:	2264      	movs	r2, #100	; 0x64
 8002278:	615a      	str	r2, [r3, #20]
				ReflowParameters.SoakTempeture = 130;
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <HandleGui+0xadc>)
 800227c:	2282      	movs	r2, #130	; 0x82
 800227e:	611a      	str	r2, [r3, #16]
				ReflowParameters.secondHeatUpRate = 1;
 8002280:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <HandleGui+0xadc>)
 8002282:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002286:	619a      	str	r2, [r3, #24]
				ReflowParameters.ReflowTime = 100;
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <HandleGui+0xadc>)
 800228a:	2264      	movs	r2, #100	; 0x64
 800228c:	621a      	str	r2, [r3, #32]
				ReflowParameters.ReflowTempeture = 165;
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <HandleGui+0xadc>)
 8002290:	22a5      	movs	r2, #165	; 0xa5
 8002292:	61da      	str	r2, [r3, #28]

				calculateReflowCurve();
 8002294:	f000 f930 	bl	80024f8 <calculateReflowCurve>
				Update_Page_0();
 8002298:	f7ff f9a4 	bl	80015e4 <Update_Page_0>
//	NEXTION_SenduInt("t1",ReflowParameters.SoakTime );
//	NEXTION_SenduInt("t2",ReflowParameters.SoakTempeture );
//	NEXTION_SendFloat("t3",ReflowParameters.secondHeatUpRate );
//	NEXTION_SenduInt("t4",ReflowParameters.ReflowTime );
//	NEXTION_SenduInt("t5",ReflowParameters.ReflowTempeture );
}
 800229c:	bf00      	nop
 800229e:	3790      	adds	r7, #144	; 0x90
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200012a8 	.word	0x200012a8
 80022a8:	0800ae28 	.word	0x0800ae28
 80022ac:	0800aea0 	.word	0x0800aea0
 80022b0:	20000004 	.word	0x20000004
 80022b4:	0800aea8 	.word	0x0800aea8

080022b8 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
/*	float32_t dx = 0.625/4; //275px / 880s / 500ms
	float32_t dy = 0.8333; //200px / 240 Grad
	uint32_t OffsetX = 35;
	uint32_t OffsetY = 230;
*/
	TempDrawCounter++;
 80022c0:	4b75      	ldr	r3, [pc, #468]	; (8002498 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3301      	adds	r3, #1
 80022c6:	4a74      	ldr	r2, [pc, #464]	; (8002498 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80022c8:	6013      	str	r3, [r2, #0]

	if (htim == &htim4) {
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a73      	ldr	r2, [pc, #460]	; (800249c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	f040 80da 	bne.w	8002488 <HAL_TIM_PeriodElapsedCallback+0x1d0>
		//Thermocouple alle 500ms auslesen:
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 80022d4:	2200      	movs	r2, #0
 80022d6:	2110      	movs	r1, #16
 80022d8:	4871      	ldr	r0, [pc, #452]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80022da:	f001 fe04 	bl	8003ee6 <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1, data, 2, 100);
 80022de:	2364      	movs	r3, #100	; 0x64
 80022e0:	2202      	movs	r2, #2
 80022e2:	4970      	ldr	r1, [pc, #448]	; (80024a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80022e4:	4870      	ldr	r0, [pc, #448]	; (80024a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80022e6:	f002 fab5 	bl	8004854 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80022ea:	2201      	movs	r2, #1
 80022ec:	2110      	movs	r1, #16
 80022ee:	486c      	ldr	r0, [pc, #432]	; (80024a0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80022f0:	f001 fdf9 	bl	8003ee6 <HAL_GPIO_WritePin>

		temp = ((((uint16_t) data[1] << 8) | data[2]) >> 3) * 0.249;
 80022f4:	4b6b      	ldr	r3, [pc, #428]	; (80024a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80022f6:	785b      	ldrb	r3, [r3, #1]
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	4a6a      	ldr	r2, [pc, #424]	; (80024a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80022fc:	7892      	ldrb	r2, [r2, #2]
 80022fe:	4313      	orrs	r3, r2
 8002300:	10db      	asrs	r3, r3, #3
 8002302:	4618      	mov	r0, r3
 8002304:	f7fe f932 	bl	800056c <__aeabi_i2d>
 8002308:	a361      	add	r3, pc, #388	; (adr r3, 8002490 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800230a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230e:	f7fe f997 	bl	8000640 <__aeabi_dmul>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	4610      	mov	r0, r2
 8002318:	4619      	mov	r1, r3
 800231a:	f7fe fc89 	bl	8000c30 <__aeabi_d2f>
 800231e:	4603      	mov	r3, r0
 8002320:	4a62      	ldr	r2, [pc, #392]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002322:	6013      	str	r3, [r2, #0]
		// some basic filter to reduce random and noisy temperature readings
		if ((fabs(temp - lastTemp) > 30) && (HAL_GetTick() > 4000))	{
 8002324:	4b61      	ldr	r3, [pc, #388]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a61      	ldr	r2, [pc, #388]	; (80024b0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800232a:	6812      	ldr	r2, [r2, #0]
 800232c:	4611      	mov	r1, r2
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fcd2 	bl	8000cd8 <__aeabi_fsub>
 8002334:	4603      	mov	r3, r0
 8002336:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800233a:	495e      	ldr	r1, [pc, #376]	; (80024b4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe fe41 	bl	8000fc4 <__aeabi_fcmpgt>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d00a      	beq.n	800235e <HAL_TIM_PeriodElapsedCallback+0xa6>
 8002348:	f001 f83c 	bl	80033c4 <HAL_GetTick>
 800234c:	4603      	mov	r3, r0
 800234e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002352:	d904      	bls.n	800235e <HAL_TIM_PeriodElapsedCallback+0xa6>
			temp = lastTemp;
 8002354:	4b56      	ldr	r3, [pc, #344]	; (80024b0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a54      	ldr	r2, [pc, #336]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800235a:	6013      	str	r3, [r2, #0]
 800235c:	e003      	b.n	8002366 <HAL_TIM_PeriodElapsedCallback+0xae>
		}
		else {
			lastTemp=temp;
 800235e:	4b53      	ldr	r3, [pc, #332]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a53      	ldr	r2, [pc, #332]	; (80024b0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002364:	6013      	str	r3, [r2, #0]
		}

		//Reflow Prozess Einleiten:
		if (ReflowEnable == 1) {
 8002366:	4b54      	ldr	r3, [pc, #336]	; (80024b8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b01      	cmp	r3, #1
 800236c:	f040 8085 	bne.w	800247a <HAL_TIM_PeriodElapsedCallback+0x1c2>
			//NextionDrawTemp(OffsetX + (uint32_t)((float32_t)(ReflowIndex)*dx), OffsetY - (uint32_t)((float32_t)(temp)*dy));

			if(ReflowIndex == PhaseIndex[0])
 8002370:	4b52      	ldr	r3, [pc, #328]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002372:	881a      	ldrh	r2, [r3, #0]
 8002374:	4b52      	ldr	r3, [pc, #328]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d103      	bne.n	8002384 <HAL_TIM_PeriodElapsedCallback+0xcc>
				sprintf(ConsoleMSG,"PREHEAT");
 800237c:	4951      	ldr	r1, [pc, #324]	; (80024c4 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800237e:	4852      	ldr	r0, [pc, #328]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002380:	f004 ffb0 	bl	80072e4 <siprintf>
			if(ReflowIndex == PhaseIndex[1])
 8002384:	4b4d      	ldr	r3, [pc, #308]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002386:	885a      	ldrh	r2, [r3, #2]
 8002388:	4b4d      	ldr	r3, [pc, #308]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d103      	bne.n	8002398 <HAL_TIM_PeriodElapsedCallback+0xe0>
				sprintf(ConsoleMSG,"SOAK");
 8002390:	494e      	ldr	r1, [pc, #312]	; (80024cc <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002392:	484d      	ldr	r0, [pc, #308]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002394:	f004 ffa6 	bl	80072e4 <siprintf>
			if(ReflowIndex == PhaseIndex[2])
 8002398:	4b48      	ldr	r3, [pc, #288]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800239a:	889a      	ldrh	r2, [r3, #4]
 800239c:	4b48      	ldr	r3, [pc, #288]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800239e:	881b      	ldrh	r3, [r3, #0]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d103      	bne.n	80023ac <HAL_TIM_PeriodElapsedCallback+0xf4>
				sprintf(ConsoleMSG,"HEAT UP");
 80023a4:	494a      	ldr	r1, [pc, #296]	; (80024d0 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80023a6:	4848      	ldr	r0, [pc, #288]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80023a8:	f004 ff9c 	bl	80072e4 <siprintf>
			if(ReflowIndex == PhaseIndex[3])
 80023ac:	4b43      	ldr	r3, [pc, #268]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 80023ae:	88da      	ldrh	r2, [r3, #6]
 80023b0:	4b43      	ldr	r3, [pc, #268]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80023b2:	881b      	ldrh	r3, [r3, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d103      	bne.n	80023c0 <HAL_TIM_PeriodElapsedCallback+0x108>
				sprintf(ConsoleMSG,"REFLOW");
 80023b8:	4946      	ldr	r1, [pc, #280]	; (80024d4 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80023ba:	4843      	ldr	r0, [pc, #268]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80023bc:	f004 ff92 	bl	80072e4 <siprintf>
//			if(ReflowIndex == PhaseIndex[4])
//				sprintf(ConsoleMSG,"COOL DOWN");

			//Regelabweichung
			float pid_error =  ReflowCurve[ReflowIndex] - temp;
 80023c0:	4b3f      	ldr	r3, [pc, #252]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80023c2:	881b      	ldrh	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b44      	ldr	r3, [pc, #272]	; (80024d8 <HAL_TIM_PeriodElapsedCallback+0x220>)
 80023c8:	5c9b      	ldrb	r3, [r3, r2]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fd3a 	bl	8000e44 <__aeabi_i2f>
 80023d0:	4602      	mov	r2, r0
 80023d2:	4b36      	ldr	r3, [pc, #216]	; (80024ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4619      	mov	r1, r3
 80023d8:	4610      	mov	r0, r2
 80023da:	f7fe fc7d 	bl	8000cd8 <__aeabi_fsub>
 80023de:	4603      	mov	r3, r0
 80023e0:	60fb      	str	r3, [r7, #12]
			//Stellgroesse
			duty =  arm_pid_f32(&PID, pid_error);
 80023e2:	68f9      	ldr	r1, [r7, #12]
 80023e4:	483d      	ldr	r0, [pc, #244]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 80023e6:	f7fe fef3 	bl	80011d0 <arm_pid_f32>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4a3c      	ldr	r2, [pc, #240]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80023ee:	6013      	str	r3, [r2, #0]

			//Stellgrößenbegrenzung und Anti-Wind-UP (update 27.03.2021)
			if (duty > 1000) {
 80023f0:	4b3b      	ldr	r3, [pc, #236]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	493b      	ldr	r1, [pc, #236]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe fde4 	bl	8000fc4 <__aeabi_fcmpgt>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <HAL_TIM_PeriodElapsedCallback+0x15a>
				duty = 1000;
 8002402:	4b37      	ldr	r3, [pc, #220]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002404:	4a37      	ldr	r2, [pc, #220]	; (80024e4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002406:	601a      	str	r2, [r3, #0]
				PID.Ki = 0;
 8002408:	4b34      	ldr	r3, [pc, #208]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	61da      	str	r2, [r3, #28]
 8002410:	e012      	b.n	8002438 <HAL_TIM_PeriodElapsedCallback+0x180>
			} else if (duty < 0) {
 8002412:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f04f 0100 	mov.w	r1, #0
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe fdb4 	bl	8000f88 <__aeabi_fcmplt>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d004      	beq.n	8002430 <HAL_TIM_PeriodElapsedCallback+0x178>
				duty = 0;
 8002426:	4b2e      	ldr	r3, [pc, #184]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	e003      	b.n	8002438 <HAL_TIM_PeriodElapsedCallback+0x180>
			}
			else{
				PID.Ki = ReflowParameters.Ki;
 8002430:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	4a29      	ldr	r2, [pc, #164]	; (80024dc <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002436:	61d3      	str	r3, [r2, #28]
			}

			//Dutycycle Anpassen
			htim1.Instance->CCR1 = (uint16_t)duty;
 8002438:	4b29      	ldr	r3, [pc, #164]	; (80024e0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fdcb 	bl	8000fd8 <__aeabi_f2uiz>
 8002442:	4603      	mov	r3, r0
 8002444:	b29a      	uxth	r2, r3
 8002446:	4b29      	ldr	r3, [pc, #164]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	635a      	str	r2, [r3, #52]	; 0x34

			ReflowIndex++;
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800244e:	881b      	ldrh	r3, [r3, #0]
 8002450:	3301      	adds	r3, #1
 8002452:	b29a      	uxth	r2, r3
 8002454:	4b1a      	ldr	r3, [pc, #104]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002456:	801a      	strh	r2, [r3, #0]
			//Abbruchbedingung
			if (ReflowIndex == PhaseIndex[4]) {
 8002458:	4b18      	ldr	r3, [pc, #96]	; (80024bc <HAL_TIM_PeriodElapsedCallback+0x204>)
 800245a:	891a      	ldrh	r2, [r3, #8]
 800245c:	4b18      	ldr	r3, [pc, #96]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	429a      	cmp	r2, r3
 8002462:	d111      	bne.n	8002488 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				sprintf(ConsoleMSG,"FINISHED, OPEN DOOR");
 8002464:	4922      	ldr	r1, [pc, #136]	; (80024f0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002466:	4818      	ldr	r0, [pc, #96]	; (80024c8 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002468:	f004 ff3c 	bl	80072e4 <siprintf>
					BuzzerEnable = 1;
 800246c:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800246e:	2201      	movs	r2, #1
 8002470:	701a      	strb	r2, [r3, #0]
					ReflowEnable = 0;
 8002472:	4b11      	ldr	r3, [pc, #68]	; (80024b8 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002474:	2200      	movs	r2, #0
 8002476:	701a      	strb	r2, [r3, #0]
			htim1.Instance->CCR1 = 0;
		}

	}

}
 8002478:	e006      	b.n	8002488 <HAL_TIM_PeriodElapsedCallback+0x1d0>
			ReflowIndex = 0;
 800247a:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <HAL_TIM_PeriodElapsedCallback+0x208>)
 800247c:	2200      	movs	r2, #0
 800247e:	801a      	strh	r2, [r3, #0]
			htim1.Instance->CCR1 = 0;
 8002480:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2200      	movs	r2, #0
 8002486:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002488:	bf00      	nop
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	645a1cac 	.word	0x645a1cac
 8002494:	3fcfdf3b 	.word	0x3fcfdf3b
 8002498:	20000230 	.word	0x20000230
 800249c:	20000240 	.word	0x20000240
 80024a0:	40010800 	.word	0x40010800
 80024a4:	20001330 	.word	0x20001330
 80024a8:	2000137c 	.word	0x2000137c
 80024ac:	200002c0 	.word	0x200002c0
 80024b0:	2000132c 	.word	0x2000132c
 80024b4:	41f00000 	.word	0x41f00000
 80024b8:	2000021c 	.word	0x2000021c
 80024bc:	20000224 	.word	0x20000224
 80024c0:	2000021e 	.word	0x2000021e
 80024c4:	0800aeb8 	.word	0x0800aeb8
 80024c8:	200013d8 	.word	0x200013d8
 80024cc:	0800aec0 	.word	0x0800aec0
 80024d0:	0800aec8 	.word	0x0800aec8
 80024d4:	0800aed0 	.word	0x0800aed0
 80024d8:	20000308 	.word	0x20000308
 80024dc:	20000288 	.word	0x20000288
 80024e0:	200013f4 	.word	0x200013f4
 80024e4:	447a0000 	.word	0x447a0000
 80024e8:	200012a8 	.word	0x200012a8
 80024ec:	20001334 	.word	0x20001334
 80024f0:	0800aed8 	.word	0x0800aed8
 80024f4:	2000021d 	.word	0x2000021d

080024f8 <calculateReflowCurve>:


void calculateReflowCurve(){
 80024f8:	b5b0      	push	{r4, r5, r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
	for(int i =0;i<4000;i++){
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
 8002502:	e007      	b.n	8002514 <calculateReflowCurve+0x1c>
		ReflowCurve[i]=0;
 8002504:	4aa0      	ldr	r2, [pc, #640]	; (8002788 <calculateReflowCurve+0x290>)
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	4413      	add	r3, r2
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<4000;i++){
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	3301      	adds	r3, #1
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800251a:	dbf3      	blt.n	8002504 <calculateReflowCurve+0xc>
	}

	int index = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
	float timestep = 0.5;
 8002520:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002524:	617b      	str	r3, [r7, #20]
	//First Heat Up:
	while (24 + timestep * ReflowParameters.firstHeatUpRate <= ReflowParameters.SoakTempeture) {
 8002526:	e01f      	b.n	8002568 <calculateReflowCurve+0x70>
	ReflowCurve[index] = 24 + timestep * ReflowParameters.firstHeatUpRate;
 8002528:	4b98      	ldr	r3, [pc, #608]	; (800278c <calculateReflowCurve+0x294>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	6979      	ldr	r1, [r7, #20]
 800252e:	4618      	mov	r0, r3
 8002530:	f7fd fe16 	bl	8000160 <__aeabi_fmul>
 8002534:	4603      	mov	r3, r0
 8002536:	4996      	ldr	r1, [pc, #600]	; (8002790 <calculateReflowCurve+0x298>)
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe fbcf 	bl	8000cdc <__addsf3>
 800253e:	4603      	mov	r3, r0
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe fd49 	bl	8000fd8 <__aeabi_f2uiz>
 8002546:	4603      	mov	r3, r0
 8002548:	b2d9      	uxtb	r1, r3
 800254a:	4a8f      	ldr	r2, [pc, #572]	; (8002788 <calculateReflowCurve+0x290>)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	4413      	add	r3, r2
 8002550:	460a      	mov	r2, r1
 8002552:	701a      	strb	r2, [r3, #0]
	index++;
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	3301      	adds	r3, #1
 8002558:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 800255a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800255e:	6978      	ldr	r0, [r7, #20]
 8002560:	f7fe fbbc 	bl	8000cdc <__addsf3>
 8002564:	4603      	mov	r3, r0
 8002566:	617b      	str	r3, [r7, #20]
	while (24 + timestep * ReflowParameters.firstHeatUpRate <= ReflowParameters.SoakTempeture) {
 8002568:	4b88      	ldr	r3, [pc, #544]	; (800278c <calculateReflowCurve+0x294>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	6979      	ldr	r1, [r7, #20]
 800256e:	4618      	mov	r0, r3
 8002570:	f7fd fdf6 	bl	8000160 <__aeabi_fmul>
 8002574:	4603      	mov	r3, r0
 8002576:	4986      	ldr	r1, [pc, #536]	; (8002790 <calculateReflowCurve+0x298>)
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe fbaf 	bl	8000cdc <__addsf3>
 800257e:	4603      	mov	r3, r0
 8002580:	461c      	mov	r4, r3
 8002582:	4b82      	ldr	r3, [pc, #520]	; (800278c <calculateReflowCurve+0x294>)
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe fc58 	bl	8000e3c <__aeabi_ui2f>
 800258c:	4603      	mov	r3, r0
 800258e:	4619      	mov	r1, r3
 8002590:	4620      	mov	r0, r4
 8002592:	f7fe fd03 	bl	8000f9c <__aeabi_fcmple>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1c5      	bne.n	8002528 <calculateReflowCurve+0x30>
	}
	PhaseIndex[1]=index;
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	b29a      	uxth	r2, r3
 80025a0:	4b7c      	ldr	r3, [pc, #496]	; (8002794 <calculateReflowCurve+0x29c>)
 80025a2:	805a      	strh	r2, [r3, #2]

	//Soak
	int Soakduration = 2*ReflowParameters.SoakTime;
 80025a4:	4b79      	ldr	r3, [pc, #484]	; (800278c <calculateReflowCurve+0x294>)
 80025a6:	695b      	ldr	r3, [r3, #20]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<Soakduration;i++){
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	e00a      	b.n	80025c8 <calculateReflowCurve+0xd0>
		ReflowCurve[index+i]=ReflowParameters.SoakTempeture;
 80025b2:	4b76      	ldr	r3, [pc, #472]	; (800278c <calculateReflowCurve+0x294>)
 80025b4:	6919      	ldr	r1, [r3, #16]
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	4413      	add	r3, r2
 80025bc:	b2c9      	uxtb	r1, r1
 80025be:	4a72      	ldr	r2, [pc, #456]	; (8002788 <calculateReflowCurve+0x290>)
 80025c0:	54d1      	strb	r1, [r2, r3]
	for(int i=0;i<Soakduration;i++){
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	3301      	adds	r3, #1
 80025c6:	613b      	str	r3, [r7, #16]
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dbf0      	blt.n	80025b2 <calculateReflowCurve+0xba>
	}

	//Second Heat Up:
	index = index + Soakduration;
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	4413      	add	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
	PhaseIndex[2]=index;
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	b29a      	uxth	r2, r3
 80025dc:	4b6d      	ldr	r3, [pc, #436]	; (8002794 <calculateReflowCurve+0x29c>)
 80025de:	809a      	strh	r2, [r3, #4]
	timestep = 0.5;
 80025e0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80025e4:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.SoakTempeture + timestep * ReflowParameters.secondHeatUpRate <= ReflowParameters.ReflowTempeture) {
 80025e6:	e02e      	b.n	8002646 <calculateReflowCurve+0x14e>
	ReflowCurve[index] = ReflowParameters.SoakTempeture + (uint8_t)timestep * ReflowParameters.secondHeatUpRate;
 80025e8:	4b68      	ldr	r3, [pc, #416]	; (800278c <calculateReflowCurve+0x294>)
 80025ea:	691b      	ldr	r3, [r3, #16]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fc25 	bl	8000e3c <__aeabi_ui2f>
 80025f2:	4604      	mov	r4, r0
 80025f4:	6978      	ldr	r0, [r7, #20]
 80025f6:	f7fe fcef 	bl	8000fd8 <__aeabi_f2uiz>
 80025fa:	4603      	mov	r3, r0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe fc20 	bl	8000e44 <__aeabi_i2f>
 8002604:	4602      	mov	r2, r0
 8002606:	4b61      	ldr	r3, [pc, #388]	; (800278c <calculateReflowCurve+0x294>)
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	4619      	mov	r1, r3
 800260c:	4610      	mov	r0, r2
 800260e:	f7fd fda7 	bl	8000160 <__aeabi_fmul>
 8002612:	4603      	mov	r3, r0
 8002614:	4619      	mov	r1, r3
 8002616:	4620      	mov	r0, r4
 8002618:	f7fe fb60 	bl	8000cdc <__addsf3>
 800261c:	4603      	mov	r3, r0
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fcda 	bl	8000fd8 <__aeabi_f2uiz>
 8002624:	4603      	mov	r3, r0
 8002626:	b2d9      	uxtb	r1, r3
 8002628:	4a57      	ldr	r2, [pc, #348]	; (8002788 <calculateReflowCurve+0x290>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	4413      	add	r3, r2
 800262e:	460a      	mov	r2, r1
 8002630:	701a      	strb	r2, [r3, #0]
	index++;
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	3301      	adds	r3, #1
 8002636:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 8002638:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800263c:	6978      	ldr	r0, [r7, #20]
 800263e:	f7fe fb4d 	bl	8000cdc <__addsf3>
 8002642:	4603      	mov	r3, r0
 8002644:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.SoakTempeture + timestep * ReflowParameters.secondHeatUpRate <= ReflowParameters.ReflowTempeture) {
 8002646:	4b51      	ldr	r3, [pc, #324]	; (800278c <calculateReflowCurve+0x294>)
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fbf6 	bl	8000e3c <__aeabi_ui2f>
 8002650:	4604      	mov	r4, r0
 8002652:	4b4e      	ldr	r3, [pc, #312]	; (800278c <calculateReflowCurve+0x294>)
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	6979      	ldr	r1, [r7, #20]
 8002658:	4618      	mov	r0, r3
 800265a:	f7fd fd81 	bl	8000160 <__aeabi_fmul>
 800265e:	4603      	mov	r3, r0
 8002660:	4619      	mov	r1, r3
 8002662:	4620      	mov	r0, r4
 8002664:	f7fe fb3a 	bl	8000cdc <__addsf3>
 8002668:	4603      	mov	r3, r0
 800266a:	461c      	mov	r4, r3
 800266c:	4b47      	ldr	r3, [pc, #284]	; (800278c <calculateReflowCurve+0x294>)
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fe fbe3 	bl	8000e3c <__aeabi_ui2f>
 8002676:	4603      	mov	r3, r0
 8002678:	4619      	mov	r1, r3
 800267a:	4620      	mov	r0, r4
 800267c:	f7fe fc8e 	bl	8000f9c <__aeabi_fcmple>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1b0      	bne.n	80025e8 <calculateReflowCurve+0xf0>
	}
	PhaseIndex[3]=index;
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	b29a      	uxth	r2, r3
 800268a:	4b42      	ldr	r3, [pc, #264]	; (8002794 <calculateReflowCurve+0x29c>)
 800268c:	80da      	strh	r2, [r3, #6]

	//Reflow
	int Reflowduration = 2*ReflowParameters.ReflowTime;
 800268e:	4b3f      	ldr	r3, [pc, #252]	; (800278c <calculateReflowCurve+0x294>)
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	607b      	str	r3, [r7, #4]

	for(int i=0;i<Reflowduration;i++){
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
 800269a:	e00a      	b.n	80026b2 <calculateReflowCurve+0x1ba>
		ReflowCurve[index+i]=ReflowParameters.ReflowTempeture;
 800269c:	4b3b      	ldr	r3, [pc, #236]	; (800278c <calculateReflowCurve+0x294>)
 800269e:	69d9      	ldr	r1, [r3, #28]
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4413      	add	r3, r2
 80026a6:	b2c9      	uxtb	r1, r1
 80026a8:	4a37      	ldr	r2, [pc, #220]	; (8002788 <calculateReflowCurve+0x290>)
 80026aa:	54d1      	strb	r1, [r2, r3]
	for(int i=0;i<Reflowduration;i++){
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	3301      	adds	r3, #1
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	dbf0      	blt.n	800269c <calculateReflowCurve+0x1a4>
	}

	index = index + Reflowduration;
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4413      	add	r3, r2
 80026c0:	61bb      	str	r3, [r7, #24]
	ReflowCurve[index]=0;
 80026c2:	4a31      	ldr	r2, [pc, #196]	; (8002788 <calculateReflowCurve+0x290>)
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	4413      	add	r3, r2
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
	PhaseIndex[4]=index;
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b30      	ldr	r3, [pc, #192]	; (8002794 <calculateReflowCurve+0x29c>)
 80026d2:	811a      	strh	r2, [r3, #8]

	//Cooldown
	timestep = 0.5;
 80026d4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80026d8:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.ReflowTempeture - timestep * 1.8 >= 24) {
 80026da:	e02b      	b.n	8002734 <calculateReflowCurve+0x23c>
	ReflowCurve[index] = ReflowParameters.ReflowTempeture - timestep * 1.8;
 80026dc:	4b2b      	ldr	r3, [pc, #172]	; (800278c <calculateReflowCurve+0x294>)
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fd ff33 	bl	800054c <__aeabi_ui2d>
 80026e6:	4604      	mov	r4, r0
 80026e8:	460d      	mov	r5, r1
 80026ea:	6978      	ldr	r0, [r7, #20]
 80026ec:	f7fd ff50 	bl	8000590 <__aeabi_f2d>
 80026f0:	a323      	add	r3, pc, #140	; (adr r3, 8002780 <calculateReflowCurve+0x288>)
 80026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f6:	f7fd ffa3 	bl	8000640 <__aeabi_dmul>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	4620      	mov	r0, r4
 8002700:	4629      	mov	r1, r5
 8002702:	f7fd fde5 	bl	80002d0 <__aeabi_dsub>
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	4610      	mov	r0, r2
 800270c:	4619      	mov	r1, r3
 800270e:	f7fe fa6f 	bl	8000bf0 <__aeabi_d2uiz>
 8002712:	4603      	mov	r3, r0
 8002714:	b2d9      	uxtb	r1, r3
 8002716:	4a1c      	ldr	r2, [pc, #112]	; (8002788 <calculateReflowCurve+0x290>)
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	4413      	add	r3, r2
 800271c:	460a      	mov	r2, r1
 800271e:	701a      	strb	r2, [r3, #0]
	index++;
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	3301      	adds	r3, #1
 8002724:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 8002726:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800272a:	6978      	ldr	r0, [r7, #20]
 800272c:	f7fe fad6 	bl	8000cdc <__addsf3>
 8002730:	4603      	mov	r3, r0
 8002732:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.ReflowTempeture - timestep * 1.8 >= 24) {
 8002734:	4b15      	ldr	r3, [pc, #84]	; (800278c <calculateReflowCurve+0x294>)
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd ff07 	bl	800054c <__aeabi_ui2d>
 800273e:	4604      	mov	r4, r0
 8002740:	460d      	mov	r5, r1
 8002742:	6978      	ldr	r0, [r7, #20]
 8002744:	f7fd ff24 	bl	8000590 <__aeabi_f2d>
 8002748:	a30d      	add	r3, pc, #52	; (adr r3, 8002780 <calculateReflowCurve+0x288>)
 800274a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274e:	f7fd ff77 	bl	8000640 <__aeabi_dmul>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4620      	mov	r0, r4
 8002758:	4629      	mov	r1, r5
 800275a:	f7fd fdb9 	bl	80002d0 <__aeabi_dsub>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4610      	mov	r0, r2
 8002764:	4619      	mov	r1, r3
 8002766:	f04f 0200 	mov.w	r2, #0
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <calculateReflowCurve+0x2a0>)
 800276c:	f7fe f9ee 	bl	8000b4c <__aeabi_dcmpge>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1b2      	bne.n	80026dc <calculateReflowCurve+0x1e4>

	}
}
 8002776:	bf00      	nop
 8002778:	bf00      	nop
 800277a:	3720      	adds	r7, #32
 800277c:	46bd      	mov	sp, r7
 800277e:	bdb0      	pop	{r4, r5, r7, pc}
 8002780:	cccccccd 	.word	0xcccccccd
 8002784:	3ffccccc 	.word	0x3ffccccc
 8002788:	20000308 	.word	0x20000308
 800278c:	200012a8 	.word	0x200012a8
 8002790:	41c00000 	.word	0x41c00000
 8002794:	20000224 	.word	0x20000224
 8002798:	40380000 	.word	0x40380000

0800279c <Draw_Reflow_Curve>:


void Draw_Reflow_Curve()	{
 800279c:	b590      	push	{r4, r7, lr}
 800279e:	b087      	sub	sp, #28
 80027a0:	af00      	add	r7, sp, #0
	float32_t dx = 0.625 / 4; //275px / 880s / 500 ms
 80027a2:	4b24      	ldr	r3, [pc, #144]	; (8002834 <Draw_Reflow_Curve+0x98>)
 80027a4:	613b      	str	r3, [r7, #16]
	float32_t dy = 0.8333; //200px / 240 Grad
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <Draw_Reflow_Curve+0x9c>)
 80027a8:	60fb      	str	r3, [r7, #12]
	uint32_t OffsetX = 35;
 80027aa:	2323      	movs	r3, #35	; 0x23
 80027ac:	60bb      	str	r3, [r7, #8]
	uint32_t OffsetY = 230;
 80027ae:	23e6      	movs	r3, #230	; 0xe6
 80027b0:	607b      	str	r3, [r7, #4]
	uint32_t index = 0;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]

	while(ReflowCurve[index] != 0){
 80027b6:	e030      	b.n	800281a <Draw_Reflow_Curve+0x7e>

		NextionDrawDot(OffsetX + (uint32_t)((float32_t)(index)*dx), OffsetY - (uint32_t)((float32_t)(ReflowCurve[index])*dy));
 80027b8:	6978      	ldr	r0, [r7, #20]
 80027ba:	f7fe fb3f 	bl	8000e3c <__aeabi_ui2f>
 80027be:	4603      	mov	r3, r0
 80027c0:	6939      	ldr	r1, [r7, #16]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fccc 	bl	8000160 <__aeabi_fmul>
 80027c8:	4603      	mov	r3, r0
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe fc04 	bl	8000fd8 <__aeabi_f2uiz>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	18d4      	adds	r4, r2, r3
 80027d6:	4a19      	ldr	r2, [pc, #100]	; (800283c <Draw_Reflow_Curve+0xa0>)
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	4413      	add	r3, r2
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe fb2c 	bl	8000e3c <__aeabi_ui2f>
 80027e4:	4603      	mov	r3, r0
 80027e6:	68f9      	ldr	r1, [r7, #12]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fd fcb9 	bl	8000160 <__aeabi_fmul>
 80027ee:	4603      	mov	r3, r0
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7fe fbf1 	bl	8000fd8 <__aeabi_f2uiz>
 80027f6:	4602      	mov	r2, r0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	1a9b      	subs	r3, r3, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	4620      	mov	r0, r4
 8002800:	f7fe fde2 	bl	80013c8 <NextionDrawDot>
		index= index + 4;
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	3304      	adds	r3, #4
 8002808:	617b      	str	r3, [r7, #20]

		if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0)
 800280a:	2205      	movs	r2, #5
 800280c:	490c      	ldr	r1, [pc, #48]	; (8002840 <Draw_Reflow_Curve+0xa4>)
 800280e:	480d      	ldr	r0, [pc, #52]	; (8002844 <Draw_Reflow_Curve+0xa8>)
 8002810:	f004 fd88 	bl	8007324 <strncmp>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d006      	beq.n	8002828 <Draw_Reflow_Curve+0x8c>
	while(ReflowCurve[index] != 0){
 800281a:	4a08      	ldr	r2, [pc, #32]	; (800283c <Draw_Reflow_Curve+0xa0>)
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	4413      	add	r3, r2
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1c8      	bne.n	80027b8 <Draw_Reflow_Curve+0x1c>
			break;
	}
}
 8002826:	e000      	b.n	800282a <Draw_Reflow_Curve+0x8e>
			break;
 8002828:	bf00      	nop
}
 800282a:	bf00      	nop
 800282c:	371c      	adds	r7, #28
 800282e:	46bd      	mov	sp, r7
 8002830:	bd90      	pop	{r4, r7, pc}
 8002832:	bf00      	nop
 8002834:	3e200000 	.word	0x3e200000
 8002838:	3f555326 	.word	0x3f555326
 800283c:	20000308 	.word	0x20000308
 8002840:	0800add0 	.word	0x0800add0
 8002844:	20000004 	.word	0x20000004

08002848 <startReflow>:


void startReflow()	{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
	ReflowEnable = 1;
 800284c:	4b07      	ldr	r3, [pc, #28]	; (800286c <startReflow+0x24>)
 800284e:	2201      	movs	r2, #1
 8002850:	701a      	strb	r2, [r3, #0]
	NEXTION_CMD("page 0");
 8002852:	4807      	ldr	r0, [pc, #28]	; (8002870 <startReflow+0x28>)
 8002854:	f7fe fd9a 	bl	800138c <NEXTION_CMD>
	Draw_Reflow_Curve();
 8002858:	f7ff ffa0 	bl	800279c <Draw_Reflow_Curve>
	TempDrawCounter = 0;
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <startReflow+0x2c>)
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
	Update_Page_0();
 8002862:	f7fe febf 	bl	80015e4 <Update_Page_0>
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	2000021c 	.word	0x2000021c
 8002870:	0800aeec 	.word	0x0800aeec
 8002874:	20000230 	.word	0x20000230

08002878 <stopReflow>:


void stopReflow()	{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0

	if ( ReflowEnable == 1 )	{
 800287c:	4b08      	ldr	r3, [pc, #32]	; (80028a0 <stopReflow+0x28>)
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d10b      	bne.n	800289c <stopReflow+0x24>
		ReflowEnable = 0;
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <stopReflow+0x28>)
 8002886:	2200      	movs	r2, #0
 8002888:	701a      	strb	r2, [r3, #0]
		TempDrawEnable = 0;
 800288a:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <stopReflow+0x2c>)
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
		sprintf(ConsoleMSG,"STOPPED");
 8002890:	4905      	ldr	r1, [pc, #20]	; (80028a8 <stopReflow+0x30>)
 8002892:	4806      	ldr	r0, [pc, #24]	; (80028ac <stopReflow+0x34>)
 8002894:	f004 fd26 	bl	80072e4 <siprintf>
		Update_Page_0();
 8002898:	f7fe fea4 	bl	80015e4 <Update_Page_0>
	}
}
 800289c:	bf00      	nop
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	2000021c 	.word	0x2000021c
 80028a4:	2000022e 	.word	0x2000022e
 80028a8:	0800aef4 	.word	0x0800aef4
 80028ac:	200013d8 	.word	0x200013d8

080028b0 <beepBeep>:


void beepBeep()	{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0

	  if (BuzzerEnable == 1)	{
 80028b4:	4b2a      	ldr	r3, [pc, #168]	; (8002960 <beepBeep+0xb0>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d14e      	bne.n	800295a <beepBeep+0xaa>

		  if (HAL_GPIO_ReadPin(BUZZER_GPIO_Port, BUZZER_Pin) && ((HAL_GetTick() - TimerBUZZER) > 100))	{
 80028bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028c0:	4828      	ldr	r0, [pc, #160]	; (8002964 <beepBeep+0xb4>)
 80028c2:	f001 faf9 	bl	8003eb8 <HAL_GPIO_ReadPin>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <beepBeep+0x44>
 80028cc:	f000 fd7a 	bl	80033c4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	4b25      	ldr	r3, [pc, #148]	; (8002968 <beepBeep+0xb8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b64      	cmp	r3, #100	; 0x64
 80028da:	d90b      	bls.n	80028f4 <beepBeep+0x44>
			  TimerBUZZER = HAL_GetTick();
 80028dc:	f000 fd72 	bl	80033c4 <HAL_GetTick>
 80028e0:	4603      	mov	r3, r0
 80028e2:	4a21      	ldr	r2, [pc, #132]	; (8002968 <beepBeep+0xb8>)
 80028e4:	6013      	str	r3, [r2, #0]
			  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 80028e6:	2200      	movs	r2, #0
 80028e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028ec:	481d      	ldr	r0, [pc, #116]	; (8002964 <beepBeep+0xb4>)
 80028ee:	f001 fafa 	bl	8003ee6 <HAL_GPIO_WritePin>
 80028f2:	e032      	b.n	800295a <beepBeep+0xaa>
		  	}

		  else if (!(HAL_GPIO_ReadPin(BUZZER_GPIO_Port, BUZZER_Pin)) && ((HAL_GetTick() - TimerBUZZER) > 200) && (beep<2))	{
 80028f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028f8:	481a      	ldr	r0, [pc, #104]	; (8002964 <beepBeep+0xb4>)
 80028fa:	f001 fadd 	bl	8003eb8 <HAL_GPIO_ReadPin>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d11d      	bne.n	8002940 <beepBeep+0x90>
 8002904:	f000 fd5e 	bl	80033c4 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	4b17      	ldr	r3, [pc, #92]	; (8002968 <beepBeep+0xb8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2bc8      	cmp	r3, #200	; 0xc8
 8002912:	d915      	bls.n	8002940 <beepBeep+0x90>
 8002914:	4b15      	ldr	r3, [pc, #84]	; (800296c <beepBeep+0xbc>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d811      	bhi.n	8002940 <beepBeep+0x90>
			  TimerBUZZER = HAL_GetTick();
 800291c:	f000 fd52 	bl	80033c4 <HAL_GetTick>
 8002920:	4603      	mov	r3, r0
 8002922:	4a11      	ldr	r2, [pc, #68]	; (8002968 <beepBeep+0xb8>)
 8002924:	6013      	str	r3, [r2, #0]
			  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 8002926:	2201      	movs	r2, #1
 8002928:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800292c:	480d      	ldr	r0, [pc, #52]	; (8002964 <beepBeep+0xb4>)
 800292e:	f001 fada 	bl	8003ee6 <HAL_GPIO_WritePin>
			  beep++;
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <beepBeep+0xbc>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	3301      	adds	r3, #1
 8002938:	b2da      	uxtb	r2, r3
 800293a:	4b0c      	ldr	r3, [pc, #48]	; (800296c <beepBeep+0xbc>)
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	e00c      	b.n	800295a <beepBeep+0xaa>
		  	}
		  else	{
			  if ((HAL_GetTick() - TimerBUZZER) > 4000)	{
 8002940:	f000 fd40 	bl	80033c4 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	4b08      	ldr	r3, [pc, #32]	; (8002968 <beepBeep+0xb8>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002950:	d903      	bls.n	800295a <beepBeep+0xaa>
			 		beep=0;
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <beepBeep+0xbc>)
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
			 	}
		  }
	  }

}
 8002958:	e7ff      	b.n	800295a <beepBeep+0xaa>
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	2000021d 	.word	0x2000021d
 8002964:	40010800 	.word	0x40010800
 8002968:	200013d4 	.word	0x200013d4
 800296c:	200013f1 	.word	0x200013f1

08002970 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	Flash_Read_Data(0x0801FC00, (uint32_t *)&ReflowParameters);
 8002974:	4938      	ldr	r1, [pc, #224]	; (8002a58 <main+0xe8>)
 8002976:	4839      	ldr	r0, [pc, #228]	; (8002a5c <main+0xec>)
 8002978:	f7fe fc0c 	bl	8001194 <Flash_Read_Data>
	calculateReflowCurve();
 800297c:	f7ff fdbc 	bl	80024f8 <calculateReflowCurve>

	PID.Kp = ReflowParameters.KP;
 8002980:	4b35      	ldr	r3, [pc, #212]	; (8002a58 <main+0xe8>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a36      	ldr	r2, [pc, #216]	; (8002a60 <main+0xf0>)
 8002986:	6193      	str	r3, [r2, #24]
	PID.Ki = ReflowParameters.Ki;
 8002988:	4b33      	ldr	r3, [pc, #204]	; (8002a58 <main+0xe8>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	4a34      	ldr	r2, [pc, #208]	; (8002a60 <main+0xf0>)
 800298e:	61d3      	str	r3, [r2, #28]
	PID.Kd = ReflowParameters.KD;
 8002990:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <main+0xe8>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	4a32      	ldr	r2, [pc, #200]	; (8002a60 <main+0xf0>)
 8002996:	6213      	str	r3, [r2, #32]

	arm_pid_init_f32(&PID, 1);
 8002998:	2101      	movs	r1, #1
 800299a:	4831      	ldr	r0, [pc, #196]	; (8002a60 <main+0xf0>)
 800299c:	f003 ffe4 	bl	8006968 <arm_pid_init_f32>
	 beep=0;
 80029a0:	4b30      	ldr	r3, [pc, #192]	; (8002a64 <main+0xf4>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029a6:	f000 fcb5 	bl	8003314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029aa:	f000 f875 	bl	8002a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029ae:	f000 f9ed 	bl	8002d8c <MX_GPIO_Init>
  MX_SPI1_Init();
 80029b2:	f000 f8b7 	bl	8002b24 <MX_SPI1_Init>
  MX_TIM4_Init();
 80029b6:	f000 f971 	bl	8002c9c <MX_TIM4_Init>
  MX_TIM1_Init();
 80029ba:	f000 f8eb 	bl	8002b94 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80029be:	f000 f9bb 	bl	8002d38 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  TimerBUZZER = HAL_GetTick();
 80029c2:	f000 fcff 	bl	80033c4 <HAL_GetTick>
 80029c6:	4603      	mov	r3, r0
 80029c8:	4a27      	ldr	r2, [pc, #156]	; (8002a68 <main+0xf8>)
 80029ca:	6013      	str	r3, [r2, #0]
  TimerGui = HAL_GetTick();
 80029cc:	f000 fcfa 	bl	80033c4 <HAL_GetTick>
 80029d0:	4603      	mov	r3, r0
 80029d2:	4a26      	ldr	r2, [pc, #152]	; (8002a6c <main+0xfc>)
 80029d4:	6013      	str	r3, [r2, #0]

  HAL_TIM_Base_Start_IT(&htim4);
 80029d6:	4826      	ldr	r0, [pc, #152]	; (8002a70 <main+0x100>)
 80029d8:	f002 fb38 	bl	800504c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80029dc:	2100      	movs	r1, #0
 80029de:	4825      	ldr	r0, [pc, #148]	; (8002a74 <main+0x104>)
 80029e0:	f002 fbd6 	bl	8005190 <HAL_TIM_PWM_Start>

  htim1.Instance->CCR1 = 10;
 80029e4:	4b23      	ldr	r3, [pc, #140]	; (8002a74 <main+0x104>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	220a      	movs	r2, #10
 80029ea:	635a      	str	r2, [r3, #52]	; 0x34

  //startReflow();
  HAL_Delay(2000);
 80029ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80029f0:	f000 fcf2 	bl	80033d8 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 80029f4:	2205      	movs	r2, #5
 80029f6:	4920      	ldr	r1, [pc, #128]	; (8002a78 <main+0x108>)
 80029f8:	4820      	ldr	r0, [pc, #128]	; (8002a7c <main+0x10c>)
 80029fa:	f003 fb5d 	bl	80060b8 <HAL_UART_Receive_IT>
  sprintf(ConsoleMSG,"IDLE");
 80029fe:	4920      	ldr	r1, [pc, #128]	; (8002a80 <main+0x110>)
 8002a00:	4820      	ldr	r0, [pc, #128]	; (8002a84 <main+0x114>)
 8002a02:	f004 fc6f 	bl	80072e4 <siprintf>
  Update_Page_0();
 8002a06:	f7fe fded 	bl	80015e4 <Update_Page_0>
  Draw_Reflow_Curve();
 8002a0a:	f7ff fec7 	bl	800279c <Draw_Reflow_Curve>
  HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 8002a0e:	2205      	movs	r2, #5
 8002a10:	4919      	ldr	r1, [pc, #100]	; (8002a78 <main+0x108>)
 8002a12:	481a      	ldr	r0, [pc, #104]	; (8002a7c <main+0x10c>)
 8002a14:	f003 fb50 	bl	80060b8 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (HAL_GetTick() - TimerGui > 505)	{
 8002a18:	f000 fcd4 	bl	80033c4 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b13      	ldr	r3, [pc, #76]	; (8002a6c <main+0xfc>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	f5b3 7ffd 	cmp.w	r3, #506	; 0x1fa
 8002a28:	d306      	bcc.n	8002a38 <main+0xc8>
		  TimerGui = HAL_GetTick();
 8002a2a:	f000 fccb 	bl	80033c4 <HAL_GetTick>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	4a0e      	ldr	r2, [pc, #56]	; (8002a6c <main+0xfc>)
 8002a32:	6013      	str	r3, [r2, #0]
		  HandleGui();
 8002a34:	f7fe fec8 	bl	80017c8 <HandleGui>
		 /* if(strncmp((char *)UART_Recieved_Data, "p0xxx", 5) == 0)	{
			  debug = 5;
		  }
		  */
	  	}
		if ((ReflowEnable == 1) && (ReflowIndex == PhaseIndex[4])) {
 8002a38:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <main+0x118>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d108      	bne.n	8002a52 <main+0xe2>
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <main+0x11c>)
 8002a42:	891a      	ldrh	r2, [r3, #8]
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <main+0x120>)
 8002a46:	881b      	ldrh	r3, [r3, #0]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d102      	bne.n	8002a52 <main+0xe2>
			BuzzerEnable = 1;
 8002a4c:	4b11      	ldr	r3, [pc, #68]	; (8002a94 <main+0x124>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
		}

	  beepBeep();
 8002a52:	f7ff ff2d 	bl	80028b0 <beepBeep>
	  if (HAL_GetTick() - TimerGui > 505)	{
 8002a56:	e7df      	b.n	8002a18 <main+0xa8>
 8002a58:	200012a8 	.word	0x200012a8
 8002a5c:	0801fc00 	.word	0x0801fc00
 8002a60:	20000288 	.word	0x20000288
 8002a64:	200013f1 	.word	0x200013f1
 8002a68:	200013d4 	.word	0x200013d4
 8002a6c:	200013f8 	.word	0x200013f8
 8002a70:	20000240 	.word	0x20000240
 8002a74:	20001334 	.word	0x20001334
 8002a78:	20000004 	.word	0x20000004
 8002a7c:	200002c4 	.word	0x200002c4
 8002a80:	0800aefc 	.word	0x0800aefc
 8002a84:	200013d8 	.word	0x200013d8
 8002a88:	2000021c 	.word	0x2000021c
 8002a8c:	20000224 	.word	0x20000224
 8002a90:	2000021e 	.word	0x2000021e
 8002a94:	2000021d 	.word	0x2000021d

08002a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b090      	sub	sp, #64	; 0x40
 8002a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a9e:	f107 0318 	add.w	r3, r7, #24
 8002aa2:	2228      	movs	r2, #40	; 0x28
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f003 ffb4 	bl	8006a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aac:	1d3b      	adds	r3, r7, #4
 8002aae:	2200      	movs	r2, #0
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
 8002ab4:	609a      	str	r2, [r3, #8]
 8002ab6:	60da      	str	r2, [r3, #12]
 8002ab8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002aba:	2301      	movs	r3, #1
 8002abc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002abe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ac2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002acc:	2302      	movs	r3, #2
 8002ace:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ad0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ad4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8002ad6:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002ada:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002adc:	f107 0318 	add.w	r3, r7, #24
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f001 fa19 	bl	8003f18 <HAL_RCC_OscConfig>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002aec:	f000 f99c 	bl	8002e28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af0:	230f      	movs	r3, #15
 8002af2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002af4:	2302      	movs	r3, #2
 8002af6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2102      	movs	r1, #2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f001 fc84 	bl	8004418 <HAL_RCC_ClockConfig>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002b16:	f000 f987 	bl	8002e28 <Error_Handler>
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	3740      	adds	r7, #64	; 0x40
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b28:	4b18      	ldr	r3, [pc, #96]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b2a:	4a19      	ldr	r2, [pc, #100]	; (8002b90 <MX_SPI1_Init+0x6c>)
 8002b2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b2e:	4b17      	ldr	r3, [pc, #92]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002b36:	4b15      	ldr	r3, [pc, #84]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b3c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002b3e:	4b13      	ldr	r3, [pc, #76]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b46:	4b11      	ldr	r3, [pc, #68]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b52:	4b0e      	ldr	r3, [pc, #56]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002b5a:	4b0c      	ldr	r3, [pc, #48]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b5c:	2238      	movs	r2, #56	; 0x38
 8002b5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b60:	4b0a      	ldr	r3, [pc, #40]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b66:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b6c:	4b07      	ldr	r3, [pc, #28]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002b72:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b74:	220a      	movs	r2, #10
 8002b76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b78:	4804      	ldr	r0, [pc, #16]	; (8002b8c <MX_SPI1_Init+0x68>)
 8002b7a:	f001 fde7 	bl	800474c <HAL_SPI_Init>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8002b84:	f000 f950 	bl	8002e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b88:	bf00      	nop
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	2000137c 	.word	0x2000137c
 8002b90:	40013000 	.word	0x40013000

08002b94 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b092      	sub	sp, #72	; 0x48
 8002b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ba4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ba8:	2200      	movs	r2, #0
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	605a      	str	r2, [r3, #4]
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	60da      	str	r2, [r3, #12]
 8002bb2:	611a      	str	r2, [r3, #16]
 8002bb4:	615a      	str	r2, [r3, #20]
 8002bb6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	2220      	movs	r2, #32
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f003 ff28 	bl	8006a14 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bc4:	4b33      	ldr	r3, [pc, #204]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bc6:	4a34      	ldr	r2, [pc, #208]	; (8002c98 <MX_TIM1_Init+0x104>)
 8002bc8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000;
 8002bca:	4b32      	ldr	r3, [pc, #200]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bcc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002bd0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bd2:	4b30      	ldr	r3, [pc, #192]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002bd8:	4b2e      	ldr	r3, [pc, #184]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bda:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002bde:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002be0:	4b2c      	ldr	r3, [pc, #176]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002be6:	4b2b      	ldr	r3, [pc, #172]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bec:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002bf2:	4828      	ldr	r0, [pc, #160]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002bf4:	f002 fa7c 	bl	80050f0 <HAL_TIM_PWM_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002bfe:	f000 f913 	bl	8002e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c02:	2300      	movs	r3, #0
 8002c04:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c06:	2300      	movs	r3, #0
 8002c08:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c0a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4820      	ldr	r0, [pc, #128]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002c12:	f003 f8b1 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8002c1c:	f000 f904 	bl	8002e28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002c20:	2370      	movs	r3, #112	; 0x70
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002c24:	2300      	movs	r3, #0
 8002c26:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c34:	2300      	movs	r3, #0
 8002c36:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c40:	2200      	movs	r2, #0
 8002c42:	4619      	mov	r1, r3
 8002c44:	4813      	ldr	r0, [pc, #76]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002c46:	f002 fc4d 	bl	80054e4 <HAL_TIM_PWM_ConfigChannel>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8002c50:	f000 f8ea 	bl	8002e28 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c54:	2300      	movs	r3, #0
 8002c56:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c6c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	4619      	mov	r1, r3
 8002c76:	4807      	ldr	r0, [pc, #28]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002c78:	f003 f8dc 	bl	8005e34 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8002c82:	f000 f8d1 	bl	8002e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c86:	4803      	ldr	r0, [pc, #12]	; (8002c94 <MX_TIM1_Init+0x100>)
 8002c88:	f000 f994 	bl	8002fb4 <HAL_TIM_MspPostInit>

}
 8002c8c:	bf00      	nop
 8002c8e:	3748      	adds	r7, #72	; 0x48
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20001334 	.word	0x20001334
 8002c98:	40012c00 	.word	0x40012c00

08002c9c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ca2:	f107 0308 	add.w	r3, r7, #8
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	609a      	str	r2, [r3, #8]
 8002cae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb0:	463b      	mov	r3, r7
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002cb8:	4b1d      	ldr	r3, [pc, #116]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cba:	4a1e      	ldr	r2, [pc, #120]	; (8002d34 <MX_TIM4_Init+0x98>)
 8002cbc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64000;
 8002cbe:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cc0:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8002cc4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc6:	4b1a      	ldr	r3, [pc, #104]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8002ccc:	4b18      	ldr	r3, [pc, #96]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002cd2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd4:	4b16      	ldr	r3, [pc, #88]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cda:	4b15      	ldr	r3, [pc, #84]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002ce0:	4813      	ldr	r0, [pc, #76]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002ce2:	f002 f963 	bl	8004fac <HAL_TIM_Base_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002cec:	f000 f89c 	bl	8002e28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cf4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002cf6:	f107 0308 	add.w	r3, r7, #8
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	480c      	ldr	r0, [pc, #48]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002cfe:	f002 fcaf 	bl	8005660 <HAL_TIM_ConfigClockSource>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002d08:	f000 f88e 	bl	8002e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d10:	2300      	movs	r3, #0
 8002d12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d14:	463b      	mov	r3, r7
 8002d16:	4619      	mov	r1, r3
 8002d18:	4805      	ldr	r0, [pc, #20]	; (8002d30 <MX_TIM4_Init+0x94>)
 8002d1a:	f003 f82d 	bl	8005d78 <HAL_TIMEx_MasterConfigSynchronization>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002d24:	f000 f880 	bl	8002e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002d28:	bf00      	nop
 8002d2a:	3718      	adds	r7, #24
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	20000240 	.word	0x20000240
 8002d34:	40000800 	.word	0x40000800

08002d38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d3c:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d3e:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <MX_USART1_UART_Init+0x50>)
 8002d40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8002d42:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d44:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002d48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d50:	4b0c      	ldr	r3, [pc, #48]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d5c:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d5e:	220c      	movs	r2, #12
 8002d60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d62:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d68:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d6e:	4805      	ldr	r0, [pc, #20]	; (8002d84 <MX_USART1_UART_Init+0x4c>)
 8002d70:	f003 f8c3 	bl	8005efa <HAL_UART_Init>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d7a:	f000 f855 	bl	8002e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200002c4 	.word	0x200002c4
 8002d88:	40013800 	.word	0x40013800

08002d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d92:	f107 0308 	add.w	r3, r7, #8
 8002d96:	2200      	movs	r2, #0
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	605a      	str	r2, [r3, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
 8002d9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002da0:	4b1f      	ldr	r3, [pc, #124]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	4a1e      	ldr	r2, [pc, #120]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002da6:	f043 0320 	orr.w	r3, r3, #32
 8002daa:	6193      	str	r3, [r2, #24]
 8002dac:	4b1c      	ldr	r3, [pc, #112]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	f003 0320 	and.w	r3, r3, #32
 8002db4:	607b      	str	r3, [r7, #4]
 8002db6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db8:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002dba:	699b      	ldr	r3, [r3, #24]
 8002dbc:	4a18      	ldr	r2, [pc, #96]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002dbe:	f043 0304 	orr.w	r3, r3, #4
 8002dc2:	6193      	str	r3, [r2, #24]
 8002dc4:	4b16      	ldr	r3, [pc, #88]	; (8002e20 <MX_GPIO_Init+0x94>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	603b      	str	r3, [r7, #0]
 8002dce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f248 0110 	movw	r1, #32784	; 0x8010
 8002dd6:	4813      	ldr	r0, [pc, #76]	; (8002e24 <MX_GPIO_Init+0x98>)
 8002dd8:	f001 f885 	bl	8003ee6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8002ddc:	2310      	movs	r3, #16
 8002dde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de0:	2301      	movs	r3, #1
 8002de2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de8:	2302      	movs	r3, #2
 8002dea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002dec:	f107 0308 	add.w	r3, r7, #8
 8002df0:	4619      	mov	r1, r3
 8002df2:	480c      	ldr	r0, [pc, #48]	; (8002e24 <MX_GPIO_Init+0x98>)
 8002df4:	f000 fedc 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002df8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dfc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e02:	2302      	movs	r3, #2
 8002e04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e06:	2302      	movs	r3, #2
 8002e08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002e0a:	f107 0308 	add.w	r3, r7, #8
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4804      	ldr	r0, [pc, #16]	; (8002e24 <MX_GPIO_Init+0x98>)
 8002e12:	f000 fecd 	bl	8003bb0 <HAL_GPIO_Init>

}
 8002e16:	bf00      	nop
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40010800 	.word	0x40010800

08002e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e2c:	b672      	cpsid	i
}
 8002e2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e30:	e7fe      	b.n	8002e30 <Error_Handler+0x8>
	...

08002e34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e3a:	4b15      	ldr	r3, [pc, #84]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	4a14      	ldr	r2, [pc, #80]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6193      	str	r3, [r2, #24]
 8002e46:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e54:	69db      	ldr	r3, [r3, #28]
 8002e56:	4a0e      	ldr	r2, [pc, #56]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e5c:	61d3      	str	r3, [r2, #28]
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <HAL_MspInit+0x5c>)
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	; (8002e94 <HAL_MspInit+0x60>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e76:	60fb      	str	r3, [r7, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	4a04      	ldr	r2, [pc, #16]	; (8002e94 <HAL_MspInit+0x60>)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e86:	bf00      	nop
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	40021000 	.word	0x40021000
 8002e94:	40010000 	.word	0x40010000

08002e98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea0:	f107 0310 	add.w	r3, r7, #16
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1b      	ldr	r2, [pc, #108]	; (8002f20 <HAL_SPI_MspInit+0x88>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d12f      	bne.n	8002f18 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002eb8:	4b1a      	ldr	r3, [pc, #104]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	4a19      	ldr	r2, [pc, #100]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002ebe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ec2:	6193      	str	r3, [r2, #24]
 8002ec4:	4b17      	ldr	r3, [pc, #92]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed0:	4b14      	ldr	r3, [pc, #80]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	4a13      	ldr	r2, [pc, #76]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002ed6:	f043 0304 	orr.w	r3, r3, #4
 8002eda:	6193      	str	r3, [r2, #24]
 8002edc:	4b11      	ldr	r3, [pc, #68]	; (8002f24 <HAL_SPI_MspInit+0x8c>)
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ee8:	2320      	movs	r3, #32
 8002eea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eec:	2302      	movs	r3, #2
 8002eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	f107 0310 	add.w	r3, r7, #16
 8002ef8:	4619      	mov	r1, r3
 8002efa:	480b      	ldr	r0, [pc, #44]	; (8002f28 <HAL_SPI_MspInit+0x90>)
 8002efc:	f000 fe58 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f00:	2340      	movs	r3, #64	; 0x40
 8002f02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f04:	2300      	movs	r3, #0
 8002f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f0c:	f107 0310 	add.w	r3, r7, #16
 8002f10:	4619      	mov	r1, r3
 8002f12:	4805      	ldr	r0, [pc, #20]	; (8002f28 <HAL_SPI_MspInit+0x90>)
 8002f14:	f000 fe4c 	bl	8003bb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002f18:	bf00      	nop
 8002f1a:	3720      	adds	r7, #32
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40013000 	.word	0x40013000
 8002f24:	40021000 	.word	0x40021000
 8002f28:	40010800 	.word	0x40010800

08002f2c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a09      	ldr	r2, [pc, #36]	; (8002f60 <HAL_TIM_PWM_MspInit+0x34>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d10b      	bne.n	8002f56 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f3e:	4b09      	ldr	r3, [pc, #36]	; (8002f64 <HAL_TIM_PWM_MspInit+0x38>)
 8002f40:	699b      	ldr	r3, [r3, #24]
 8002f42:	4a08      	ldr	r2, [pc, #32]	; (8002f64 <HAL_TIM_PWM_MspInit+0x38>)
 8002f44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f48:	6193      	str	r3, [r2, #24]
 8002f4a:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_TIM_PWM_MspInit+0x38>)
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002f56:	bf00      	nop
 8002f58:	3714      	adds	r7, #20
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bc80      	pop	{r7}
 8002f5e:	4770      	bx	lr
 8002f60:	40012c00 	.word	0x40012c00
 8002f64:	40021000 	.word	0x40021000

08002f68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a0d      	ldr	r2, [pc, #52]	; (8002fac <HAL_TIM_Base_MspInit+0x44>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d113      	bne.n	8002fa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <HAL_TIM_Base_MspInit+0x48>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	4a0c      	ldr	r2, [pc, #48]	; (8002fb0 <HAL_TIM_Base_MspInit+0x48>)
 8002f80:	f043 0304 	orr.w	r3, r3, #4
 8002f84:	61d3      	str	r3, [r2, #28]
 8002f86:	4b0a      	ldr	r3, [pc, #40]	; (8002fb0 <HAL_TIM_Base_MspInit+0x48>)
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002f92:	2200      	movs	r2, #0
 8002f94:	2101      	movs	r1, #1
 8002f96:	201e      	movs	r0, #30
 8002f98:	f000 fb19 	bl	80035ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f9c:	201e      	movs	r0, #30
 8002f9e:	f000 fb32 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002fa2:	bf00      	nop
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40000800 	.word	0x40000800
 8002fb0:	40021000 	.word	0x40021000

08002fb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b088      	sub	sp, #32
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fbc:	f107 0310 	add.w	r3, r7, #16
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a10      	ldr	r2, [pc, #64]	; (8003010 <HAL_TIM_MspPostInit+0x5c>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d118      	bne.n	8003006 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fd4:	4b0f      	ldr	r3, [pc, #60]	; (8003014 <HAL_TIM_MspPostInit+0x60>)
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	4a0e      	ldr	r2, [pc, #56]	; (8003014 <HAL_TIM_MspPostInit+0x60>)
 8002fda:	f043 0304 	orr.w	r3, r3, #4
 8002fde:	6193      	str	r3, [r2, #24]
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <HAL_TIM_MspPostInit+0x60>)
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	f003 0304 	and.w	r3, r3, #4
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002fec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ff0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffa:	f107 0310 	add.w	r3, r7, #16
 8002ffe:	4619      	mov	r1, r3
 8003000:	4805      	ldr	r0, [pc, #20]	; (8003018 <HAL_TIM_MspPostInit+0x64>)
 8003002:	f000 fdd5 	bl	8003bb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003006:	bf00      	nop
 8003008:	3720      	adds	r7, #32
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40012c00 	.word	0x40012c00
 8003014:	40021000 	.word	0x40021000
 8003018:	40010800 	.word	0x40010800

0800301c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b088      	sub	sp, #32
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003024:	f107 0310 	add.w	r3, r7, #16
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a20      	ldr	r2, [pc, #128]	; (80030b8 <HAL_UART_MspInit+0x9c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d139      	bne.n	80030b0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800303c:	4b1f      	ldr	r3, [pc, #124]	; (80030bc <HAL_UART_MspInit+0xa0>)
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	4a1e      	ldr	r2, [pc, #120]	; (80030bc <HAL_UART_MspInit+0xa0>)
 8003042:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003046:	6193      	str	r3, [r2, #24]
 8003048:	4b1c      	ldr	r3, [pc, #112]	; (80030bc <HAL_UART_MspInit+0xa0>)
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003054:	4b19      	ldr	r3, [pc, #100]	; (80030bc <HAL_UART_MspInit+0xa0>)
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_UART_MspInit+0xa0>)
 800305a:	f043 0304 	orr.w	r3, r3, #4
 800305e:	6193      	str	r3, [r2, #24]
 8003060:	4b16      	ldr	r3, [pc, #88]	; (80030bc <HAL_UART_MspInit+0xa0>)
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f003 0304 	and.w	r3, r3, #4
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800306c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003070:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003072:	2302      	movs	r3, #2
 8003074:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003076:	2303      	movs	r3, #3
 8003078:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800307a:	f107 0310 	add.w	r3, r7, #16
 800307e:	4619      	mov	r1, r3
 8003080:	480f      	ldr	r0, [pc, #60]	; (80030c0 <HAL_UART_MspInit+0xa4>)
 8003082:	f000 fd95 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800308a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003090:	2300      	movs	r3, #0
 8003092:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003094:	f107 0310 	add.w	r3, r7, #16
 8003098:	4619      	mov	r1, r3
 800309a:	4809      	ldr	r0, [pc, #36]	; (80030c0 <HAL_UART_MspInit+0xa4>)
 800309c:	f000 fd88 	bl	8003bb0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80030a0:	2200      	movs	r2, #0
 80030a2:	2100      	movs	r1, #0
 80030a4:	2025      	movs	r0, #37	; 0x25
 80030a6:	f000 fa92 	bl	80035ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030aa:	2025      	movs	r0, #37	; 0x25
 80030ac:	f000 faab 	bl	8003606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80030b0:	bf00      	nop
 80030b2:	3720      	adds	r7, #32
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40013800 	.word	0x40013800
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40010800 	.word	0x40010800

080030c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030c8:	e7fe      	b.n	80030c8 <NMI_Handler+0x4>

080030ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030ce:	e7fe      	b.n	80030ce <HardFault_Handler+0x4>

080030d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030d4:	e7fe      	b.n	80030d4 <MemManage_Handler+0x4>

080030d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030d6:	b480      	push	{r7}
 80030d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030da:	e7fe      	b.n	80030da <BusFault_Handler+0x4>

080030dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e0:	e7fe      	b.n	80030e0 <UsageFault_Handler+0x4>

080030e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr

080030ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr

080030fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800310a:	f000 f949 	bl	80033a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003118:	4802      	ldr	r0, [pc, #8]	; (8003124 <TIM4_IRQHandler+0x10>)
 800311a:	f002 f8db 	bl	80052d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800311e:	bf00      	nop
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000240 	.word	0x20000240

08003128 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800312c:	4802      	ldr	r0, [pc, #8]	; (8003138 <USART1_IRQHandler+0x10>)
 800312e:	f002 fff3 	bl	8006118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	200002c4 	.word	0x200002c4

0800313c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
	return 1;
 8003140:	2301      	movs	r3, #1
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <_kill>:

int _kill(int pid, int sig)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003154:	f003 fc34 	bl	80069c0 <__errno>
 8003158:	4603      	mov	r3, r0
 800315a:	2216      	movs	r2, #22
 800315c:	601a      	str	r2, [r3, #0]
	return -1;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <_exit>:

void _exit (int status)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003172:	f04f 31ff 	mov.w	r1, #4294967295
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff ffe7 	bl	800314a <_kill>
	while (1) {}		/* Make sure we hang here */
 800317c:	e7fe      	b.n	800317c <_exit+0x12>

0800317e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	e00a      	b.n	80031a6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003190:	f3af 8000 	nop.w
 8003194:	4601      	mov	r1, r0
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	1c5a      	adds	r2, r3, #1
 800319a:	60ba      	str	r2, [r7, #8]
 800319c:	b2ca      	uxtb	r2, r1
 800319e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	3301      	adds	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	dbf0      	blt.n	8003190 <_read+0x12>
	}

return len;
 80031ae:	687b      	ldr	r3, [r7, #4]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	e009      	b.n	80031de <_write+0x26>
	{
		__io_putchar(*ptr++);
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	60ba      	str	r2, [r7, #8]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	3301      	adds	r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	dbf1      	blt.n	80031ca <_write+0x12>
	}
	return len;
 80031e6:	687b      	ldr	r3, [r7, #4]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <_close>:

int _close(int file)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
	return -1;
 80031f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr

08003206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003216:	605a      	str	r2, [r3, #4]
	return 0;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <_isatty>:

int _isatty(int file)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
	return 1;
 800322c:	2301      	movs	r3, #1
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr

08003238 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
	return 0;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr

08003250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003258:	4a14      	ldr	r2, [pc, #80]	; (80032ac <_sbrk+0x5c>)
 800325a:	4b15      	ldr	r3, [pc, #84]	; (80032b0 <_sbrk+0x60>)
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003264:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <_sbrk+0x64>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d102      	bne.n	8003272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <_sbrk+0x64>)
 800326e:	4a12      	ldr	r2, [pc, #72]	; (80032b8 <_sbrk+0x68>)
 8003270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	429a      	cmp	r2, r3
 800327e:	d207      	bcs.n	8003290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003280:	f003 fb9e 	bl	80069c0 <__errno>
 8003284:	4603      	mov	r3, r0
 8003286:	220c      	movs	r2, #12
 8003288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800328a:	f04f 33ff 	mov.w	r3, #4294967295
 800328e:	e009      	b.n	80032a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <_sbrk+0x64>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003296:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	4a05      	ldr	r2, [pc, #20]	; (80032b4 <_sbrk+0x64>)
 80032a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20005000 	.word	0x20005000
 80032b0:	00000400 	.word	0x00000400
 80032b4:	20000234 	.word	0x20000234
 80032b8:	20001430 	.word	0x20001430

080032bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032c0:	bf00      	nop
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80032c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80032ca:	e003      	b.n	80032d4 <LoopCopyDataInit>

080032cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80032ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80032d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80032d2:	3104      	adds	r1, #4

080032d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80032d4:	480a      	ldr	r0, [pc, #40]	; (8003300 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80032d6:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80032d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80032da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80032dc:	d3f6      	bcc.n	80032cc <CopyDataInit>
  ldr r2, =_sbss
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80032e0:	e002      	b.n	80032e8 <LoopFillZerobss>

080032e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80032e2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80032e4:	f842 3b04 	str.w	r3, [r2], #4

080032e8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80032e8:	4b08      	ldr	r3, [pc, #32]	; (800330c <LoopFillZerobss+0x24>)
  cmp r2, r3
 80032ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80032ec:	d3f9      	bcc.n	80032e2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80032ee:	f7ff ffe5 	bl	80032bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032f2:	f003 fb6b 	bl	80069cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032f6:	f7ff fb3b 	bl	8002970 <main>
  bx lr
 80032fa:	4770      	bx	lr
  ldr r3, =_sidata
 80032fc:	0800b3e4 	.word	0x0800b3e4
  ldr r0, =_sdata
 8003300:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003304:	200001ec 	.word	0x200001ec
  ldr r2, =_sbss
 8003308:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 800330c:	20001430 	.word	0x20001430

08003310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003310:	e7fe      	b.n	8003310 <ADC1_2_IRQHandler>
	...

08003314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003318:	4b08      	ldr	r3, [pc, #32]	; (800333c <HAL_Init+0x28>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a07      	ldr	r2, [pc, #28]	; (800333c <HAL_Init+0x28>)
 800331e:	f043 0310 	orr.w	r3, r3, #16
 8003322:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003324:	2003      	movs	r0, #3
 8003326:	f000 f947 	bl	80035b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800332a:	2000      	movs	r0, #0
 800332c:	f000 f808 	bl	8003340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003330:	f7ff fd80 	bl	8002e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	40022000 	.word	0x40022000

08003340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003348:	4b12      	ldr	r3, [pc, #72]	; (8003394 <HAL_InitTick+0x54>)
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	4b12      	ldr	r3, [pc, #72]	; (8003398 <HAL_InitTick+0x58>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	4619      	mov	r1, r3
 8003352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003356:	fbb3 f3f1 	udiv	r3, r3, r1
 800335a:	fbb2 f3f3 	udiv	r3, r2, r3
 800335e:	4618      	mov	r0, r3
 8003360:	f000 f95f 	bl	8003622 <HAL_SYSTICK_Config>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e00e      	b.n	800338c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b0f      	cmp	r3, #15
 8003372:	d80a      	bhi.n	800338a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003374:	2200      	movs	r2, #0
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	f04f 30ff 	mov.w	r0, #4294967295
 800337c:	f000 f927 	bl	80035ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003380:	4a06      	ldr	r2, [pc, #24]	; (800339c <HAL_InitTick+0x5c>)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
 8003388:	e000      	b.n	800338c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
}
 800338c:	4618      	mov	r0, r3
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	2000000c 	.word	0x2000000c
 8003398:	20000014 	.word	0x20000014
 800339c:	20000010 	.word	0x20000010

080033a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <HAL_IncTick+0x1c>)
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	4b05      	ldr	r3, [pc, #20]	; (80033c0 <HAL_IncTick+0x20>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4413      	add	r3, r2
 80033b0:	4a03      	ldr	r2, [pc, #12]	; (80033c0 <HAL_IncTick+0x20>)
 80033b2:	6013      	str	r3, [r2, #0]
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	20000014 	.word	0x20000014
 80033c0:	200013fc 	.word	0x200013fc

080033c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  return uwTick;
 80033c8:	4b02      	ldr	r3, [pc, #8]	; (80033d4 <HAL_GetTick+0x10>)
 80033ca:	681b      	ldr	r3, [r3, #0]
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr
 80033d4:	200013fc 	.word	0x200013fc

080033d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff fff0 	bl	80033c4 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d005      	beq.n	80033fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	; (800341c <HAL_Delay+0x44>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033fe:	bf00      	nop
 8003400:	f7ff ffe0 	bl	80033c4 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d8f7      	bhi.n	8003400 <HAL_Delay+0x28>
  {
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000014 	.word	0x20000014

08003420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003430:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800343c:	4013      	ands	r3, r2
 800343e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003448:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800344c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003452:	4a04      	ldr	r2, [pc, #16]	; (8003464 <__NVIC_SetPriorityGrouping+0x44>)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	60d3      	str	r3, [r2, #12]
}
 8003458:	bf00      	nop
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <__NVIC_GetPriorityGrouping+0x18>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	0a1b      	lsrs	r3, r3, #8
 8003472:	f003 0307 	and.w	r3, r3, #7
}
 8003476:	4618      	mov	r0, r3
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	2b00      	cmp	r3, #0
 8003494:	db0b      	blt.n	80034ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	f003 021f 	and.w	r2, r3, #31
 800349c:	4906      	ldr	r1, [pc, #24]	; (80034b8 <__NVIC_EnableIRQ+0x34>)
 800349e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	2001      	movs	r0, #1
 80034a6:	fa00 f202 	lsl.w	r2, r0, r2
 80034aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr
 80034b8:	e000e100 	.word	0xe000e100

080034bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	4603      	mov	r3, r0
 80034c4:	6039      	str	r1, [r7, #0]
 80034c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	db0a      	blt.n	80034e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	b2da      	uxtb	r2, r3
 80034d4:	490c      	ldr	r1, [pc, #48]	; (8003508 <__NVIC_SetPriority+0x4c>)
 80034d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034da:	0112      	lsls	r2, r2, #4
 80034dc:	b2d2      	uxtb	r2, r2
 80034de:	440b      	add	r3, r1
 80034e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034e4:	e00a      	b.n	80034fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	b2da      	uxtb	r2, r3
 80034ea:	4908      	ldr	r1, [pc, #32]	; (800350c <__NVIC_SetPriority+0x50>)
 80034ec:	79fb      	ldrb	r3, [r7, #7]
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	3b04      	subs	r3, #4
 80034f4:	0112      	lsls	r2, r2, #4
 80034f6:	b2d2      	uxtb	r2, r2
 80034f8:	440b      	add	r3, r1
 80034fa:	761a      	strb	r2, [r3, #24]
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	e000e100 	.word	0xe000e100
 800350c:	e000ed00 	.word	0xe000ed00

08003510 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003510:	b480      	push	{r7}
 8003512:	b089      	sub	sp, #36	; 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	f1c3 0307 	rsb	r3, r3, #7
 800352a:	2b04      	cmp	r3, #4
 800352c:	bf28      	it	cs
 800352e:	2304      	movcs	r3, #4
 8003530:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3304      	adds	r3, #4
 8003536:	2b06      	cmp	r3, #6
 8003538:	d902      	bls.n	8003540 <NVIC_EncodePriority+0x30>
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	3b03      	subs	r3, #3
 800353e:	e000      	b.n	8003542 <NVIC_EncodePriority+0x32>
 8003540:	2300      	movs	r3, #0
 8003542:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003544:	f04f 32ff 	mov.w	r2, #4294967295
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43da      	mvns	r2, r3
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	401a      	ands	r2, r3
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003558:	f04f 31ff 	mov.w	r1, #4294967295
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	fa01 f303 	lsl.w	r3, r1, r3
 8003562:	43d9      	mvns	r1, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003568:	4313      	orrs	r3, r2
         );
}
 800356a:	4618      	mov	r0, r3
 800356c:	3724      	adds	r7, #36	; 0x24
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr

08003574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3b01      	subs	r3, #1
 8003580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003584:	d301      	bcc.n	800358a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003586:	2301      	movs	r3, #1
 8003588:	e00f      	b.n	80035aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800358a:	4a0a      	ldr	r2, [pc, #40]	; (80035b4 <SysTick_Config+0x40>)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3b01      	subs	r3, #1
 8003590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003592:	210f      	movs	r1, #15
 8003594:	f04f 30ff 	mov.w	r0, #4294967295
 8003598:	f7ff ff90 	bl	80034bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800359c:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <SysTick_Config+0x40>)
 800359e:	2200      	movs	r2, #0
 80035a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035a2:	4b04      	ldr	r3, [pc, #16]	; (80035b4 <SysTick_Config+0x40>)
 80035a4:	2207      	movs	r2, #7
 80035a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	e000e010 	.word	0xe000e010

080035b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f7ff ff2d 	bl	8003420 <__NVIC_SetPriorityGrouping>
}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b086      	sub	sp, #24
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	4603      	mov	r3, r0
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	607a      	str	r2, [r7, #4]
 80035da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035e0:	f7ff ff42 	bl	8003468 <__NVIC_GetPriorityGrouping>
 80035e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	68b9      	ldr	r1, [r7, #8]
 80035ea:	6978      	ldr	r0, [r7, #20]
 80035ec:	f7ff ff90 	bl	8003510 <NVIC_EncodePriority>
 80035f0:	4602      	mov	r2, r0
 80035f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f6:	4611      	mov	r1, r2
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff ff5f 	bl	80034bc <__NVIC_SetPriority>
}
 80035fe:	bf00      	nop
 8003600:	3718      	adds	r7, #24
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	b082      	sub	sp, #8
 800360a:	af00      	add	r7, sp, #0
 800360c:	4603      	mov	r3, r0
 800360e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003614:	4618      	mov	r0, r3
 8003616:	f7ff ff35 	bl	8003484 <__NVIC_EnableIRQ>
}
 800361a:	bf00      	nop
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b082      	sub	sp, #8
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff ffa2 	bl	8003574 <SysTick_Config>
 8003630:	4603      	mov	r3, r0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800363a:	b480      	push	{r7}
 800363c:	b085      	sub	sp, #20
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800364c:	2b02      	cmp	r3, #2
 800364e:	d008      	beq.n	8003662 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2204      	movs	r2, #4
 8003654:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e020      	b.n	80036a4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 020e 	bic.w	r2, r2, #14
 8003670:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0201 	bic.w	r2, r2, #1
 8003680:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368a:	2101      	movs	r1, #1
 800368c:	fa01 f202 	lsl.w	r2, r1, r2
 8003690:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr
	...

080036b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036b8:	2300      	movs	r3, #0
 80036ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d005      	beq.n	80036d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2204      	movs	r2, #4
 80036ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	73fb      	strb	r3, [r7, #15]
 80036d0:	e051      	b.n	8003776 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f022 020e 	bic.w	r2, r2, #14
 80036e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a22      	ldr	r2, [pc, #136]	; (8003780 <HAL_DMA_Abort_IT+0xd0>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d029      	beq.n	8003750 <HAL_DMA_Abort_IT+0xa0>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a20      	ldr	r2, [pc, #128]	; (8003784 <HAL_DMA_Abort_IT+0xd4>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d022      	beq.n	800374c <HAL_DMA_Abort_IT+0x9c>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a1f      	ldr	r2, [pc, #124]	; (8003788 <HAL_DMA_Abort_IT+0xd8>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d01a      	beq.n	8003746 <HAL_DMA_Abort_IT+0x96>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a1d      	ldr	r2, [pc, #116]	; (800378c <HAL_DMA_Abort_IT+0xdc>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d012      	beq.n	8003740 <HAL_DMA_Abort_IT+0x90>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1c      	ldr	r2, [pc, #112]	; (8003790 <HAL_DMA_Abort_IT+0xe0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00a      	beq.n	800373a <HAL_DMA_Abort_IT+0x8a>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1a      	ldr	r2, [pc, #104]	; (8003794 <HAL_DMA_Abort_IT+0xe4>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d102      	bne.n	8003734 <HAL_DMA_Abort_IT+0x84>
 800372e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003732:	e00e      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 8003734:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003738:	e00b      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 800373a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800373e:	e008      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 8003740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003744:	e005      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 8003746:	f44f 7380 	mov.w	r3, #256	; 0x100
 800374a:	e002      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 800374c:	2310      	movs	r3, #16
 800374e:	e000      	b.n	8003752 <HAL_DMA_Abort_IT+0xa2>
 8003750:	2301      	movs	r3, #1
 8003752:	4a11      	ldr	r2, [pc, #68]	; (8003798 <HAL_DMA_Abort_IT+0xe8>)
 8003754:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376a:	2b00      	cmp	r3, #0
 800376c:	d003      	beq.n	8003776 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	4798      	blx	r3
    } 
  }
  return status;
 8003776:	7bfb      	ldrb	r3, [r7, #15]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	40020008 	.word	0x40020008
 8003784:	4002001c 	.word	0x4002001c
 8003788:	40020030 	.word	0x40020030
 800378c:	40020044 	.word	0x40020044
 8003790:	40020058 	.word	0x40020058
 8003794:	4002006c 	.word	0x4002006c
 8003798:	40020000 	.word	0x40020000

0800379c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800379c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80037b6:	4b2f      	ldr	r3, [pc, #188]	; (8003874 <HAL_FLASH_Program+0xd8>)
 80037b8:	7e1b      	ldrb	r3, [r3, #24]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_FLASH_Program+0x26>
 80037be:	2302      	movs	r3, #2
 80037c0:	e054      	b.n	800386c <HAL_FLASH_Program+0xd0>
 80037c2:	4b2c      	ldr	r3, [pc, #176]	; (8003874 <HAL_FLASH_Program+0xd8>)
 80037c4:	2201      	movs	r2, #1
 80037c6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80037c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80037cc:	f000 f8b2 	bl	8003934 <FLASH_WaitForLastOperation>
 80037d0:	4603      	mov	r3, r0
 80037d2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80037d4:	7dfb      	ldrb	r3, [r7, #23]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d144      	bne.n	8003864 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d102      	bne.n	80037e6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80037e0:	2301      	movs	r3, #1
 80037e2:	757b      	strb	r3, [r7, #21]
 80037e4:	e007      	b.n	80037f6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d102      	bne.n	80037f2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80037ec:	2302      	movs	r3, #2
 80037ee:	757b      	strb	r3, [r7, #21]
 80037f0:	e001      	b.n	80037f6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80037f2:	2304      	movs	r3, #4
 80037f4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80037f6:	2300      	movs	r3, #0
 80037f8:	75bb      	strb	r3, [r7, #22]
 80037fa:	e02d      	b.n	8003858 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80037fc:	7dbb      	ldrb	r3, [r7, #22]
 80037fe:	005a      	lsls	r2, r3, #1
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	eb02 0c03 	add.w	ip, r2, r3
 8003806:	7dbb      	ldrb	r3, [r7, #22]
 8003808:	0119      	lsls	r1, r3, #4
 800380a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800380e:	f1c1 0620 	rsb	r6, r1, #32
 8003812:	f1a1 0020 	sub.w	r0, r1, #32
 8003816:	fa22 f401 	lsr.w	r4, r2, r1
 800381a:	fa03 f606 	lsl.w	r6, r3, r6
 800381e:	4334      	orrs	r4, r6
 8003820:	fa23 f000 	lsr.w	r0, r3, r0
 8003824:	4304      	orrs	r4, r0
 8003826:	fa23 f501 	lsr.w	r5, r3, r1
 800382a:	b2a3      	uxth	r3, r4
 800382c:	4619      	mov	r1, r3
 800382e:	4660      	mov	r0, ip
 8003830:	f000 f864 	bl	80038fc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003834:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003838:	f000 f87c 	bl	8003934 <FLASH_WaitForLastOperation>
 800383c:	4603      	mov	r3, r0
 800383e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <HAL_FLASH_Program+0xdc>)
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	4a0c      	ldr	r2, [pc, #48]	; (8003878 <HAL_FLASH_Program+0xdc>)
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800384c:	7dfb      	ldrb	r3, [r7, #23]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d107      	bne.n	8003862 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003852:	7dbb      	ldrb	r3, [r7, #22]
 8003854:	3301      	adds	r3, #1
 8003856:	75bb      	strb	r3, [r7, #22]
 8003858:	7dba      	ldrb	r2, [r7, #22]
 800385a:	7d7b      	ldrb	r3, [r7, #21]
 800385c:	429a      	cmp	r2, r3
 800385e:	d3cd      	bcc.n	80037fc <HAL_FLASH_Program+0x60>
 8003860:	e000      	b.n	8003864 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003862:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003864:	4b03      	ldr	r3, [pc, #12]	; (8003874 <HAL_FLASH_Program+0xd8>)
 8003866:	2200      	movs	r2, #0
 8003868:	761a      	strb	r2, [r3, #24]

  return status;
 800386a:	7dfb      	ldrb	r3, [r7, #23]
}
 800386c:	4618      	mov	r0, r3
 800386e:	371c      	adds	r7, #28
 8003870:	46bd      	mov	sp, r7
 8003872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003874:	20001400 	.word	0x20001400
 8003878:	40022000 	.word	0x40022000

0800387c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003882:	2300      	movs	r3, #0
 8003884:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003886:	4b0d      	ldr	r3, [pc, #52]	; (80038bc <HAL_FLASH_Unlock+0x40>)
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00d      	beq.n	80038ae <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003892:	4b0a      	ldr	r3, [pc, #40]	; (80038bc <HAL_FLASH_Unlock+0x40>)
 8003894:	4a0a      	ldr	r2, [pc, #40]	; (80038c0 <HAL_FLASH_Unlock+0x44>)
 8003896:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003898:	4b08      	ldr	r3, [pc, #32]	; (80038bc <HAL_FLASH_Unlock+0x40>)
 800389a:	4a0a      	ldr	r2, [pc, #40]	; (80038c4 <HAL_FLASH_Unlock+0x48>)
 800389c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800389e:	4b07      	ldr	r3, [pc, #28]	; (80038bc <HAL_FLASH_Unlock+0x40>)
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d001      	beq.n	80038ae <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80038ae:	79fb      	ldrb	r3, [r7, #7]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40022000 	.word	0x40022000
 80038c0:	45670123 	.word	0x45670123
 80038c4:	cdef89ab 	.word	0xcdef89ab

080038c8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80038cc:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_FLASH_Lock+0x1c>)
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	4a04      	ldr	r2, [pc, #16]	; (80038e4 <HAL_FLASH_Lock+0x1c>)
 80038d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	46bd      	mov	sp, r7
 80038de:	bc80      	pop	{r7}
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40022000 	.word	0x40022000

080038e8 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80038ec:	4b02      	ldr	r3, [pc, #8]	; (80038f8 <HAL_FLASH_GetError+0x10>)
 80038ee:	69db      	ldr	r3, [r3, #28]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr
 80038f8:	20001400 	.word	0x20001400

080038fc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003908:	4b08      	ldr	r3, [pc, #32]	; (800392c <FLASH_Program_HalfWord+0x30>)
 800390a:	2200      	movs	r2, #0
 800390c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800390e:	4b08      	ldr	r3, [pc, #32]	; (8003930 <FLASH_Program_HalfWord+0x34>)
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	4a07      	ldr	r2, [pc, #28]	; (8003930 <FLASH_Program_HalfWord+0x34>)
 8003914:	f043 0301 	orr.w	r3, r3, #1
 8003918:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	887a      	ldrh	r2, [r7, #2]
 800391e:	801a      	strh	r2, [r3, #0]
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	bc80      	pop	{r7}
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20001400 	.word	0x20001400
 8003930:	40022000 	.word	0x40022000

08003934 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800393c:	f7ff fd42 	bl	80033c4 <HAL_GetTick>
 8003940:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003942:	e010      	b.n	8003966 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394a:	d00c      	beq.n	8003966 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d007      	beq.n	8003962 <FLASH_WaitForLastOperation+0x2e>
 8003952:	f7ff fd37 	bl	80033c4 <HAL_GetTick>
 8003956:	4602      	mov	r2, r0
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	429a      	cmp	r2, r3
 8003960:	d201      	bcs.n	8003966 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e025      	b.n	80039b2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003966:	4b15      	ldr	r3, [pc, #84]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1e8      	bne.n	8003944 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003972:	4b12      	ldr	r3, [pc, #72]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f003 0320 	and.w	r3, r3, #32
 800397a:	2b00      	cmp	r3, #0
 800397c:	d002      	beq.n	8003984 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800397e:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 8003980:	2220      	movs	r2, #32
 8003982:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003984:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10b      	bne.n	80039a8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003990:	4b0a      	ldr	r3, [pc, #40]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 8003992:	69db      	ldr	r3, [r3, #28]
 8003994:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003998:	2b00      	cmp	r3, #0
 800399a:	d105      	bne.n	80039a8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800399c:	4b07      	ldr	r3, [pc, #28]	; (80039bc <FLASH_WaitForLastOperation+0x88>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80039a8:	f000 f80a 	bl	80039c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e000      	b.n	80039b2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40022000 	.word	0x40022000

080039c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80039ca:	4b23      	ldr	r3, [pc, #140]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0310 	and.w	r3, r3, #16
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d009      	beq.n	80039ea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80039d6:	4b21      	ldr	r3, [pc, #132]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	f043 0302 	orr.w	r3, r3, #2
 80039de:	4a1f      	ldr	r2, [pc, #124]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 80039e0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f043 0310 	orr.w	r3, r3, #16
 80039e8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80039ea:	4b1b      	ldr	r3, [pc, #108]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d009      	beq.n	8003a0a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80039f6:	4b19      	ldr	r3, [pc, #100]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 80039f8:	69db      	ldr	r3, [r3, #28]
 80039fa:	f043 0301 	orr.w	r3, r3, #1
 80039fe:	4a17      	ldr	r2, [pc, #92]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 8003a00:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f043 0304 	orr.w	r3, r3, #4
 8003a08:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003a0a:	4b13      	ldr	r3, [pc, #76]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00b      	beq.n	8003a2e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003a16:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f043 0304 	orr.w	r3, r3, #4
 8003a1e:	4a0f      	ldr	r2, [pc, #60]	; (8003a5c <FLASH_SetErrorCode+0x9c>)
 8003a20:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003a22:	4b0d      	ldr	r3, [pc, #52]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a24:	69db      	ldr	r3, [r3, #28]
 8003a26:	4a0c      	ldr	r2, [pc, #48]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a28:	f023 0301 	bic.w	r3, r3, #1
 8003a2c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	f240 1201 	movw	r2, #257	; 0x101
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d106      	bne.n	8003a46 <FLASH_SetErrorCode+0x86>
 8003a38:	4b07      	ldr	r3, [pc, #28]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	4a06      	ldr	r2, [pc, #24]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a3e:	f023 0301 	bic.w	r3, r3, #1
 8003a42:	61d3      	str	r3, [r2, #28]
}  
 8003a44:	e002      	b.n	8003a4c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003a46:	4a04      	ldr	r2, [pc, #16]	; (8003a58 <FLASH_SetErrorCode+0x98>)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	60d3      	str	r3, [r2, #12]
}  
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40022000 	.word	0x40022000
 8003a5c:	20001400 	.word	0x20001400

08003a60 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003a72:	4b2f      	ldr	r3, [pc, #188]	; (8003b30 <HAL_FLASHEx_Erase+0xd0>)
 8003a74:	7e1b      	ldrb	r3, [r3, #24]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_FLASHEx_Erase+0x1e>
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e053      	b.n	8003b26 <HAL_FLASHEx_Erase+0xc6>
 8003a7e:	4b2c      	ldr	r3, [pc, #176]	; (8003b30 <HAL_FLASHEx_Erase+0xd0>)
 8003a80:	2201      	movs	r2, #1
 8003a82:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d116      	bne.n	8003aba <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003a8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003a90:	f7ff ff50 	bl	8003934 <FLASH_WaitForLastOperation>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d141      	bne.n	8003b1e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003a9a:	2001      	movs	r0, #1
 8003a9c:	f000 f84c 	bl	8003b38 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003aa0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003aa4:	f7ff ff46 	bl	8003934 <FLASH_WaitForLastOperation>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003aac:	4b21      	ldr	r3, [pc, #132]	; (8003b34 <HAL_FLASHEx_Erase+0xd4>)
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	4a20      	ldr	r2, [pc, #128]	; (8003b34 <HAL_FLASHEx_Erase+0xd4>)
 8003ab2:	f023 0304 	bic.w	r3, r3, #4
 8003ab6:	6113      	str	r3, [r2, #16]
 8003ab8:	e031      	b.n	8003b1e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003aba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003abe:	f7ff ff39 	bl	8003934 <FLASH_WaitForLastOperation>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d12a      	bne.n	8003b1e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	f04f 32ff 	mov.w	r2, #4294967295
 8003ace:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	e019      	b.n	8003b0c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003ad8:	68b8      	ldr	r0, [r7, #8]
 8003ada:	f000 f849 	bl	8003b70 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ade:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ae2:	f7ff ff27 	bl	8003934 <FLASH_WaitForLastOperation>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003aea:	4b12      	ldr	r3, [pc, #72]	; (8003b34 <HAL_FLASHEx_Erase+0xd4>)
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	4a11      	ldr	r2, [pc, #68]	; (8003b34 <HAL_FLASHEx_Erase+0xd4>)
 8003af0:	f023 0302 	bic.w	r3, r3, #2
 8003af4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d003      	beq.n	8003b04 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	601a      	str	r2, [r3, #0]
            break;
 8003b02:	e00c      	b.n	8003b1e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b0a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	029a      	lsls	r2, r3, #10
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d3dc      	bcc.n	8003ad8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003b1e:	4b04      	ldr	r3, [pc, #16]	; (8003b30 <HAL_FLASHEx_Erase+0xd0>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	761a      	strb	r2, [r3, #24]

  return status;
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20001400 	.word	0x20001400
 8003b34:	40022000 	.word	0x40022000

08003b38 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003b40:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <FLASH_MassErase+0x30>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003b46:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <FLASH_MassErase+0x34>)
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	4a08      	ldr	r2, [pc, #32]	; (8003b6c <FLASH_MassErase+0x34>)
 8003b4c:	f043 0304 	orr.w	r3, r3, #4
 8003b50:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003b52:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <FLASH_MassErase+0x34>)
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	4a05      	ldr	r2, [pc, #20]	; (8003b6c <FLASH_MassErase+0x34>)
 8003b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b5c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr
 8003b68:	20001400 	.word	0x20001400
 8003b6c:	40022000 	.word	0x40022000

08003b70 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003b78:	4b0b      	ldr	r3, [pc, #44]	; (8003ba8 <FLASH_PageErase+0x38>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <FLASH_PageErase+0x3c>)
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <FLASH_PageErase+0x3c>)
 8003b84:	f043 0302 	orr.w	r3, r3, #2
 8003b88:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003b8a:	4a08      	ldr	r2, [pc, #32]	; (8003bac <FLASH_PageErase+0x3c>)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003b90:	4b06      	ldr	r3, [pc, #24]	; (8003bac <FLASH_PageErase+0x3c>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	4a05      	ldr	r2, [pc, #20]	; (8003bac <FLASH_PageErase+0x3c>)
 8003b96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b9a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bc80      	pop	{r7}
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	20001400 	.word	0x20001400
 8003bac:	40022000 	.word	0x40022000

08003bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b08b      	sub	sp, #44	; 0x2c
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bc2:	e169      	b.n	8003e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	69fa      	ldr	r2, [r7, #28]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	f040 8158 	bne.w	8003e92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	4a9a      	ldr	r2, [pc, #616]	; (8003e50 <HAL_GPIO_Init+0x2a0>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d05e      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
 8003bec:	4a98      	ldr	r2, [pc, #608]	; (8003e50 <HAL_GPIO_Init+0x2a0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d875      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003bf2:	4a98      	ldr	r2, [pc, #608]	; (8003e54 <HAL_GPIO_Init+0x2a4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d058      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
 8003bf8:	4a96      	ldr	r2, [pc, #600]	; (8003e54 <HAL_GPIO_Init+0x2a4>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d86f      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003bfe:	4a96      	ldr	r2, [pc, #600]	; (8003e58 <HAL_GPIO_Init+0x2a8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d052      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
 8003c04:	4a94      	ldr	r2, [pc, #592]	; (8003e58 <HAL_GPIO_Init+0x2a8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d869      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003c0a:	4a94      	ldr	r2, [pc, #592]	; (8003e5c <HAL_GPIO_Init+0x2ac>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d04c      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
 8003c10:	4a92      	ldr	r2, [pc, #584]	; (8003e5c <HAL_GPIO_Init+0x2ac>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d863      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003c16:	4a92      	ldr	r2, [pc, #584]	; (8003e60 <HAL_GPIO_Init+0x2b0>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d046      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
 8003c1c:	4a90      	ldr	r2, [pc, #576]	; (8003e60 <HAL_GPIO_Init+0x2b0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d85d      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003c22:	2b12      	cmp	r3, #18
 8003c24:	d82a      	bhi.n	8003c7c <HAL_GPIO_Init+0xcc>
 8003c26:	2b12      	cmp	r3, #18
 8003c28:	d859      	bhi.n	8003cde <HAL_GPIO_Init+0x12e>
 8003c2a:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <HAL_GPIO_Init+0x80>)
 8003c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c30:	08003cab 	.word	0x08003cab
 8003c34:	08003c85 	.word	0x08003c85
 8003c38:	08003c97 	.word	0x08003c97
 8003c3c:	08003cd9 	.word	0x08003cd9
 8003c40:	08003cdf 	.word	0x08003cdf
 8003c44:	08003cdf 	.word	0x08003cdf
 8003c48:	08003cdf 	.word	0x08003cdf
 8003c4c:	08003cdf 	.word	0x08003cdf
 8003c50:	08003cdf 	.word	0x08003cdf
 8003c54:	08003cdf 	.word	0x08003cdf
 8003c58:	08003cdf 	.word	0x08003cdf
 8003c5c:	08003cdf 	.word	0x08003cdf
 8003c60:	08003cdf 	.word	0x08003cdf
 8003c64:	08003cdf 	.word	0x08003cdf
 8003c68:	08003cdf 	.word	0x08003cdf
 8003c6c:	08003cdf 	.word	0x08003cdf
 8003c70:	08003cdf 	.word	0x08003cdf
 8003c74:	08003c8d 	.word	0x08003c8d
 8003c78:	08003ca1 	.word	0x08003ca1
 8003c7c:	4a79      	ldr	r2, [pc, #484]	; (8003e64 <HAL_GPIO_Init+0x2b4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d013      	beq.n	8003caa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c82:	e02c      	b.n	8003cde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	623b      	str	r3, [r7, #32]
          break;
 8003c8a:	e029      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	3304      	adds	r3, #4
 8003c92:	623b      	str	r3, [r7, #32]
          break;
 8003c94:	e024      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	3308      	adds	r3, #8
 8003c9c:	623b      	str	r3, [r7, #32]
          break;
 8003c9e:	e01f      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	330c      	adds	r3, #12
 8003ca6:	623b      	str	r3, [r7, #32]
          break;
 8003ca8:	e01a      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d102      	bne.n	8003cb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003cb2:	2304      	movs	r3, #4
 8003cb4:	623b      	str	r3, [r7, #32]
          break;
 8003cb6:	e013      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d105      	bne.n	8003ccc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cc0:	2308      	movs	r3, #8
 8003cc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69fa      	ldr	r2, [r7, #28]
 8003cc8:	611a      	str	r2, [r3, #16]
          break;
 8003cca:	e009      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ccc:	2308      	movs	r3, #8
 8003cce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	69fa      	ldr	r2, [r7, #28]
 8003cd4:	615a      	str	r2, [r3, #20]
          break;
 8003cd6:	e003      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	623b      	str	r3, [r7, #32]
          break;
 8003cdc:	e000      	b.n	8003ce0 <HAL_GPIO_Init+0x130>
          break;
 8003cde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	2bff      	cmp	r3, #255	; 0xff
 8003ce4:	d801      	bhi.n	8003cea <HAL_GPIO_Init+0x13a>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	e001      	b.n	8003cee <HAL_GPIO_Init+0x13e>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	3304      	adds	r3, #4
 8003cee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2bff      	cmp	r3, #255	; 0xff
 8003cf4:	d802      	bhi.n	8003cfc <HAL_GPIO_Init+0x14c>
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	e002      	b.n	8003d02 <HAL_GPIO_Init+0x152>
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	3b08      	subs	r3, #8
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	210f      	movs	r1, #15
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	401a      	ands	r2, r3
 8003d14:	6a39      	ldr	r1, [r7, #32]
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f000 80b1 	beq.w	8003e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d30:	4b4d      	ldr	r3, [pc, #308]	; (8003e68 <HAL_GPIO_Init+0x2b8>)
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	4a4c      	ldr	r2, [pc, #304]	; (8003e68 <HAL_GPIO_Init+0x2b8>)
 8003d36:	f043 0301 	orr.w	r3, r3, #1
 8003d3a:	6193      	str	r3, [r2, #24]
 8003d3c:	4b4a      	ldr	r3, [pc, #296]	; (8003e68 <HAL_GPIO_Init+0x2b8>)
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d48:	4a48      	ldr	r2, [pc, #288]	; (8003e6c <HAL_GPIO_Init+0x2bc>)
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	089b      	lsrs	r3, r3, #2
 8003d4e:	3302      	adds	r3, #2
 8003d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	f003 0303 	and.w	r3, r3, #3
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	220f      	movs	r2, #15
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a40      	ldr	r2, [pc, #256]	; (8003e70 <HAL_GPIO_Init+0x2c0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d013      	beq.n	8003d9c <HAL_GPIO_Init+0x1ec>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a3f      	ldr	r2, [pc, #252]	; (8003e74 <HAL_GPIO_Init+0x2c4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d00d      	beq.n	8003d98 <HAL_GPIO_Init+0x1e8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a3e      	ldr	r2, [pc, #248]	; (8003e78 <HAL_GPIO_Init+0x2c8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d007      	beq.n	8003d94 <HAL_GPIO_Init+0x1e4>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a3d      	ldr	r2, [pc, #244]	; (8003e7c <HAL_GPIO_Init+0x2cc>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d101      	bne.n	8003d90 <HAL_GPIO_Init+0x1e0>
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e006      	b.n	8003d9e <HAL_GPIO_Init+0x1ee>
 8003d90:	2304      	movs	r3, #4
 8003d92:	e004      	b.n	8003d9e <HAL_GPIO_Init+0x1ee>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e002      	b.n	8003d9e <HAL_GPIO_Init+0x1ee>
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e000      	b.n	8003d9e <HAL_GPIO_Init+0x1ee>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da0:	f002 0203 	and.w	r2, r2, #3
 8003da4:	0092      	lsls	r2, r2, #2
 8003da6:	4093      	lsls	r3, r2
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003dae:	492f      	ldr	r1, [pc, #188]	; (8003e6c <HAL_GPIO_Init+0x2bc>)
 8003db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db2:	089b      	lsrs	r3, r3, #2
 8003db4:	3302      	adds	r3, #2
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d006      	beq.n	8003dd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003dc8:	4b2d      	ldr	r3, [pc, #180]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	492c      	ldr	r1, [pc, #176]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	600b      	str	r3, [r1, #0]
 8003dd4:	e006      	b.n	8003de4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003dd6:	4b2a      	ldr	r3, [pc, #168]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	4928      	ldr	r1, [pc, #160]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d006      	beq.n	8003dfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003df0:	4b23      	ldr	r3, [pc, #140]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	4922      	ldr	r1, [pc, #136]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	604b      	str	r3, [r1, #4]
 8003dfc:	e006      	b.n	8003e0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003dfe:	4b20      	ldr	r3, [pc, #128]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	43db      	mvns	r3, r3
 8003e06:	491e      	ldr	r1, [pc, #120]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e08:	4013      	ands	r3, r2
 8003e0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d006      	beq.n	8003e26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e18:	4b19      	ldr	r3, [pc, #100]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	4918      	ldr	r1, [pc, #96]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	608b      	str	r3, [r1, #8]
 8003e24:	e006      	b.n	8003e34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e26:	4b16      	ldr	r3, [pc, #88]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	4914      	ldr	r1, [pc, #80]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d021      	beq.n	8003e84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e40:	4b0f      	ldr	r3, [pc, #60]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	490e      	ldr	r1, [pc, #56]	; (8003e80 <HAL_GPIO_Init+0x2d0>)
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60cb      	str	r3, [r1, #12]
 8003e4c:	e021      	b.n	8003e92 <HAL_GPIO_Init+0x2e2>
 8003e4e:	bf00      	nop
 8003e50:	10320000 	.word	0x10320000
 8003e54:	10310000 	.word	0x10310000
 8003e58:	10220000 	.word	0x10220000
 8003e5c:	10210000 	.word	0x10210000
 8003e60:	10120000 	.word	0x10120000
 8003e64:	10110000 	.word	0x10110000
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40010800 	.word	0x40010800
 8003e74:	40010c00 	.word	0x40010c00
 8003e78:	40011000 	.word	0x40011000
 8003e7c:	40011400 	.word	0x40011400
 8003e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e84:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <HAL_GPIO_Init+0x304>)
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	4909      	ldr	r1, [pc, #36]	; (8003eb4 <HAL_GPIO_Init+0x304>)
 8003e8e:	4013      	ands	r3, r2
 8003e90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	3301      	adds	r3, #1
 8003e96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f47f ae8e 	bne.w	8003bc4 <HAL_GPIO_Init+0x14>
  }
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	372c      	adds	r7, #44	; 0x2c
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bc80      	pop	{r7}
 8003eb2:	4770      	bx	lr
 8003eb4:	40010400 	.word	0x40010400

08003eb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	887b      	ldrh	r3, [r7, #2]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d002      	beq.n	8003ed6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
 8003ed4:	e001      	b.n	8003eda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	460b      	mov	r3, r1
 8003ef0:	807b      	strh	r3, [r7, #2]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ef6:	787b      	ldrb	r3, [r7, #1]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003efc:	887a      	ldrh	r2, [r7, #2]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f02:	e003      	b.n	8003f0c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f04:	887b      	ldrh	r3, [r7, #2]
 8003f06:	041a      	lsls	r2, r3, #16
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	611a      	str	r2, [r3, #16]
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr
	...

08003f18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e26c      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 8087 	beq.w	8004046 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f38:	4b92      	ldr	r3, [pc, #584]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 030c 	and.w	r3, r3, #12
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d00c      	beq.n	8003f5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f44:	4b8f      	ldr	r3, [pc, #572]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 030c 	and.w	r3, r3, #12
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d112      	bne.n	8003f76 <HAL_RCC_OscConfig+0x5e>
 8003f50:	4b8c      	ldr	r3, [pc, #560]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f5c:	d10b      	bne.n	8003f76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5e:	4b89      	ldr	r3, [pc, #548]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d06c      	beq.n	8004044 <HAL_RCC_OscConfig+0x12c>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d168      	bne.n	8004044 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e246      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f7e:	d106      	bne.n	8003f8e <HAL_RCC_OscConfig+0x76>
 8003f80:	4b80      	ldr	r3, [pc, #512]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a7f      	ldr	r2, [pc, #508]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	e02e      	b.n	8003fec <HAL_RCC_OscConfig+0xd4>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x98>
 8003f96:	4b7b      	ldr	r3, [pc, #492]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a7a      	ldr	r2, [pc, #488]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	4b78      	ldr	r3, [pc, #480]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a77      	ldr	r2, [pc, #476]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	e01d      	b.n	8003fec <HAL_RCC_OscConfig+0xd4>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fb8:	d10c      	bne.n	8003fd4 <HAL_RCC_OscConfig+0xbc>
 8003fba:	4b72      	ldr	r3, [pc, #456]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a71      	ldr	r2, [pc, #452]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	4b6f      	ldr	r3, [pc, #444]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a6e      	ldr	r2, [pc, #440]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	e00b      	b.n	8003fec <HAL_RCC_OscConfig+0xd4>
 8003fd4:	4b6b      	ldr	r3, [pc, #428]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a6a      	ldr	r2, [pc, #424]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	4b68      	ldr	r3, [pc, #416]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a67      	ldr	r2, [pc, #412]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8003fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d013      	beq.n	800401c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff4:	f7ff f9e6 	bl	80033c4 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ffc:	f7ff f9e2 	bl	80033c4 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b64      	cmp	r3, #100	; 0x64
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e1fa      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400e:	4b5d      	ldr	r3, [pc, #372]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d0f0      	beq.n	8003ffc <HAL_RCC_OscConfig+0xe4>
 800401a:	e014      	b.n	8004046 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800401c:	f7ff f9d2 	bl	80033c4 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004024:	f7ff f9ce 	bl	80033c4 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b64      	cmp	r3, #100	; 0x64
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e1e6      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004036:	4b53      	ldr	r3, [pc, #332]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x10c>
 8004042:	e000      	b.n	8004046 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d063      	beq.n	800411a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004052:	4b4c      	ldr	r3, [pc, #304]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f003 030c 	and.w	r3, r3, #12
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00b      	beq.n	8004076 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800405e:	4b49      	ldr	r3, [pc, #292]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b08      	cmp	r3, #8
 8004068:	d11c      	bne.n	80040a4 <HAL_RCC_OscConfig+0x18c>
 800406a:	4b46      	ldr	r3, [pc, #280]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d116      	bne.n	80040a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004076:	4b43      	ldr	r3, [pc, #268]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_RCC_OscConfig+0x176>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d001      	beq.n	800408e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e1ba      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408e:	4b3d      	ldr	r3, [pc, #244]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	4939      	ldr	r1, [pc, #228]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a2:	e03a      	b.n	800411a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d020      	beq.n	80040ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040ac:	4b36      	ldr	r3, [pc, #216]	; (8004188 <HAL_RCC_OscConfig+0x270>)
 80040ae:	2201      	movs	r2, #1
 80040b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b2:	f7ff f987 	bl	80033c4 <HAL_GetTick>
 80040b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b8:	e008      	b.n	80040cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ba:	f7ff f983 	bl	80033c4 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e19b      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040cc:	4b2d      	ldr	r3, [pc, #180]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d0f0      	beq.n	80040ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d8:	4b2a      	ldr	r3, [pc, #168]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	4927      	ldr	r1, [pc, #156]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	600b      	str	r3, [r1, #0]
 80040ec:	e015      	b.n	800411a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ee:	4b26      	ldr	r3, [pc, #152]	; (8004188 <HAL_RCC_OscConfig+0x270>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f4:	f7ff f966 	bl	80033c4 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040fc:	f7ff f962 	bl	80033c4 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e17a      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410e:	4b1d      	ldr	r3, [pc, #116]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b00      	cmp	r3, #0
 8004124:	d03a      	beq.n	800419c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d019      	beq.n	8004162 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800412e:	4b17      	ldr	r3, [pc, #92]	; (800418c <HAL_RCC_OscConfig+0x274>)
 8004130:	2201      	movs	r2, #1
 8004132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004134:	f7ff f946 	bl	80033c4 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800413c:	f7ff f942 	bl	80033c4 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e15a      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414e:	4b0d      	ldr	r3, [pc, #52]	; (8004184 <HAL_RCC_OscConfig+0x26c>)
 8004150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0f0      	beq.n	800413c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800415a:	2001      	movs	r0, #1
 800415c:	f000 fad8 	bl	8004710 <RCC_Delay>
 8004160:	e01c      	b.n	800419c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004162:	4b0a      	ldr	r3, [pc, #40]	; (800418c <HAL_RCC_OscConfig+0x274>)
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004168:	f7ff f92c 	bl	80033c4 <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800416e:	e00f      	b.n	8004190 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004170:	f7ff f928 	bl	80033c4 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d908      	bls.n	8004190 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e140      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	42420000 	.word	0x42420000
 800418c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004190:	4b9e      	ldr	r3, [pc, #632]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1e9      	bne.n	8004170 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f000 80a6 	beq.w	80042f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041aa:	2300      	movs	r3, #0
 80041ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041ae:	4b97      	ldr	r3, [pc, #604]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10d      	bne.n	80041d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ba:	4b94      	ldr	r3, [pc, #592]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	4a93      	ldr	r2, [pc, #588]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80041c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041c4:	61d3      	str	r3, [r2, #28]
 80041c6:	4b91      	ldr	r3, [pc, #580]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ce:	60bb      	str	r3, [r7, #8]
 80041d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041d2:	2301      	movs	r3, #1
 80041d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d6:	4b8e      	ldr	r3, [pc, #568]	; (8004410 <HAL_RCC_OscConfig+0x4f8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d118      	bne.n	8004214 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041e2:	4b8b      	ldr	r3, [pc, #556]	; (8004410 <HAL_RCC_OscConfig+0x4f8>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a8a      	ldr	r2, [pc, #552]	; (8004410 <HAL_RCC_OscConfig+0x4f8>)
 80041e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ee:	f7ff f8e9 	bl	80033c4 <HAL_GetTick>
 80041f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f4:	e008      	b.n	8004208 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041f6:	f7ff f8e5 	bl	80033c4 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b64      	cmp	r3, #100	; 0x64
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e0fd      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004208:	4b81      	ldr	r3, [pc, #516]	; (8004410 <HAL_RCC_OscConfig+0x4f8>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004210:	2b00      	cmp	r3, #0
 8004212:	d0f0      	beq.n	80041f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d106      	bne.n	800422a <HAL_RCC_OscConfig+0x312>
 800421c:	4b7b      	ldr	r3, [pc, #492]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	4a7a      	ldr	r2, [pc, #488]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004222:	f043 0301 	orr.w	r3, r3, #1
 8004226:	6213      	str	r3, [r2, #32]
 8004228:	e02d      	b.n	8004286 <HAL_RCC_OscConfig+0x36e>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10c      	bne.n	800424c <HAL_RCC_OscConfig+0x334>
 8004232:	4b76      	ldr	r3, [pc, #472]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	4a75      	ldr	r2, [pc, #468]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004238:	f023 0301 	bic.w	r3, r3, #1
 800423c:	6213      	str	r3, [r2, #32]
 800423e:	4b73      	ldr	r3, [pc, #460]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	4a72      	ldr	r2, [pc, #456]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004244:	f023 0304 	bic.w	r3, r3, #4
 8004248:	6213      	str	r3, [r2, #32]
 800424a:	e01c      	b.n	8004286 <HAL_RCC_OscConfig+0x36e>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b05      	cmp	r3, #5
 8004252:	d10c      	bne.n	800426e <HAL_RCC_OscConfig+0x356>
 8004254:	4b6d      	ldr	r3, [pc, #436]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	4a6c      	ldr	r2, [pc, #432]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 800425a:	f043 0304 	orr.w	r3, r3, #4
 800425e:	6213      	str	r3, [r2, #32]
 8004260:	4b6a      	ldr	r3, [pc, #424]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	4a69      	ldr	r2, [pc, #420]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004266:	f043 0301 	orr.w	r3, r3, #1
 800426a:	6213      	str	r3, [r2, #32]
 800426c:	e00b      	b.n	8004286 <HAL_RCC_OscConfig+0x36e>
 800426e:	4b67      	ldr	r3, [pc, #412]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	4a66      	ldr	r2, [pc, #408]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004274:	f023 0301 	bic.w	r3, r3, #1
 8004278:	6213      	str	r3, [r2, #32]
 800427a:	4b64      	ldr	r3, [pc, #400]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	4a63      	ldr	r2, [pc, #396]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004280:	f023 0304 	bic.w	r3, r3, #4
 8004284:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d015      	beq.n	80042ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428e:	f7ff f899 	bl	80033c4 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004294:	e00a      	b.n	80042ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004296:	f7ff f895 	bl	80033c4 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e0ab      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ac:	4b57      	ldr	r3, [pc, #348]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0ee      	beq.n	8004296 <HAL_RCC_OscConfig+0x37e>
 80042b8:	e014      	b.n	80042e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ba:	f7ff f883 	bl	80033c4 <HAL_GetTick>
 80042be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042c0:	e00a      	b.n	80042d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c2:	f7ff f87f 	bl	80033c4 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e095      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042d8:	4b4c      	ldr	r3, [pc, #304]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1ee      	bne.n	80042c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042e4:	7dfb      	ldrb	r3, [r7, #23]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d105      	bne.n	80042f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ea:	4b48      	ldr	r3, [pc, #288]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	4a47      	ldr	r2, [pc, #284]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80042f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 8081 	beq.w	8004402 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004300:	4b42      	ldr	r3, [pc, #264]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 030c 	and.w	r3, r3, #12
 8004308:	2b08      	cmp	r3, #8
 800430a:	d061      	beq.n	80043d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	69db      	ldr	r3, [r3, #28]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d146      	bne.n	80043a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004314:	4b3f      	ldr	r3, [pc, #252]	; (8004414 <HAL_RCC_OscConfig+0x4fc>)
 8004316:	2200      	movs	r2, #0
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431a:	f7ff f853 	bl	80033c4 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004322:	f7ff f84f 	bl	80033c4 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e067      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004334:	4b35      	ldr	r3, [pc, #212]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1f0      	bne.n	8004322 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a1b      	ldr	r3, [r3, #32]
 8004344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004348:	d108      	bne.n	800435c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800434a:	4b30      	ldr	r3, [pc, #192]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	492d      	ldr	r1, [pc, #180]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004358:	4313      	orrs	r3, r2
 800435a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800435c:	4b2b      	ldr	r3, [pc, #172]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a19      	ldr	r1, [r3, #32]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436c:	430b      	orrs	r3, r1
 800436e:	4927      	ldr	r1, [pc, #156]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004374:	4b27      	ldr	r3, [pc, #156]	; (8004414 <HAL_RCC_OscConfig+0x4fc>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437a:	f7ff f823 	bl	80033c4 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004382:	f7ff f81f 	bl	80033c4 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e037      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004394:	4b1d      	ldr	r3, [pc, #116]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0f0      	beq.n	8004382 <HAL_RCC_OscConfig+0x46a>
 80043a0:	e02f      	b.n	8004402 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a2:	4b1c      	ldr	r3, [pc, #112]	; (8004414 <HAL_RCC_OscConfig+0x4fc>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a8:	f7ff f80c 	bl	80033c4 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7ff f808 	bl	80033c4 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e020      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043c2:	4b12      	ldr	r3, [pc, #72]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f0      	bne.n	80043b0 <HAL_RCC_OscConfig+0x498>
 80043ce:	e018      	b.n	8004402 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e013      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_RCC_OscConfig+0x4f4>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d001      	beq.n	8004402 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40021000 	.word	0x40021000
 8004410:	40007000 	.word	0x40007000
 8004414:	42420060 	.word	0x42420060

08004418 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0d0      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800442c:	4b6a      	ldr	r3, [pc, #424]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	683a      	ldr	r2, [r7, #0]
 8004436:	429a      	cmp	r2, r3
 8004438:	d910      	bls.n	800445c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800443a:	4b67      	ldr	r3, [pc, #412]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f023 0207 	bic.w	r2, r3, #7
 8004442:	4965      	ldr	r1, [pc, #404]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	4313      	orrs	r3, r2
 8004448:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b63      	ldr	r3, [pc, #396]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0b8      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004474:	4b59      	ldr	r3, [pc, #356]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	4a58      	ldr	r2, [pc, #352]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800447e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800448c:	4b53      	ldr	r3, [pc, #332]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	4a52      	ldr	r2, [pc, #328]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004492:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004496:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004498:	4b50      	ldr	r3, [pc, #320]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	494d      	ldr	r1, [pc, #308]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d040      	beq.n	8004538 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044be:	4b47      	ldr	r3, [pc, #284]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d115      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e07f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d107      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d6:	4b41      	ldr	r3, [pc, #260]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d109      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e073      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e6:	4b3d      	ldr	r3, [pc, #244]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e06b      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044f6:	4b39      	ldr	r3, [pc, #228]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	f023 0203 	bic.w	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	4936      	ldr	r1, [pc, #216]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004504:	4313      	orrs	r3, r2
 8004506:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004508:	f7fe ff5c 	bl	80033c4 <HAL_GetTick>
 800450c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450e:	e00a      	b.n	8004526 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004510:	f7fe ff58 	bl	80033c4 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	f241 3288 	movw	r2, #5000	; 0x1388
 800451e:	4293      	cmp	r3, r2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e053      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004526:	4b2d      	ldr	r3, [pc, #180]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f003 020c 	and.w	r2, r3, #12
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	429a      	cmp	r2, r3
 8004536:	d1eb      	bne.n	8004510 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004538:	4b27      	ldr	r3, [pc, #156]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	683a      	ldr	r2, [r7, #0]
 8004542:	429a      	cmp	r2, r3
 8004544:	d210      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004546:	4b24      	ldr	r3, [pc, #144]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f023 0207 	bic.w	r2, r3, #7
 800454e:	4922      	ldr	r1, [pc, #136]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	4313      	orrs	r3, r2
 8004554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004556:	4b20      	ldr	r3, [pc, #128]	; (80045d8 <HAL_RCC_ClockConfig+0x1c0>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e032      	b.n	80045ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004574:	4b19      	ldr	r3, [pc, #100]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4916      	ldr	r1, [pc, #88]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004582:	4313      	orrs	r3, r2
 8004584:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004592:	4b12      	ldr	r3, [pc, #72]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	490e      	ldr	r1, [pc, #56]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045a6:	f000 f821 	bl	80045ec <HAL_RCC_GetSysClockFreq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4b0b      	ldr	r3, [pc, #44]	; (80045dc <HAL_RCC_ClockConfig+0x1c4>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	490a      	ldr	r1, [pc, #40]	; (80045e0 <HAL_RCC_ClockConfig+0x1c8>)
 80045b8:	5ccb      	ldrb	r3, [r1, r3]
 80045ba:	fa22 f303 	lsr.w	r3, r2, r3
 80045be:	4a09      	ldr	r2, [pc, #36]	; (80045e4 <HAL_RCC_ClockConfig+0x1cc>)
 80045c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045c2:	4b09      	ldr	r3, [pc, #36]	; (80045e8 <HAL_RCC_ClockConfig+0x1d0>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fe feba 	bl	8003340 <HAL_InitTick>

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	40022000 	.word	0x40022000
 80045dc:	40021000 	.word	0x40021000
 80045e0:	0800af14 	.word	0x0800af14
 80045e4:	2000000c 	.word	0x2000000c
 80045e8:	20000010 	.word	0x20000010

080045ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ec:	b490      	push	{r4, r7}
 80045ee:	b08a      	sub	sp, #40	; 0x28
 80045f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80045f2:	4b2a      	ldr	r3, [pc, #168]	; (800469c <HAL_RCC_GetSysClockFreq+0xb0>)
 80045f4:	1d3c      	adds	r4, r7, #4
 80045f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80045f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80045fc:	f240 2301 	movw	r3, #513	; 0x201
 8004600:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	61fb      	str	r3, [r7, #28]
 8004606:	2300      	movs	r3, #0
 8004608:	61bb      	str	r3, [r7, #24]
 800460a:	2300      	movs	r3, #0
 800460c:	627b      	str	r3, [r7, #36]	; 0x24
 800460e:	2300      	movs	r3, #0
 8004610:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004612:	2300      	movs	r3, #0
 8004614:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004616:	4b22      	ldr	r3, [pc, #136]	; (80046a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b04      	cmp	r3, #4
 8004624:	d002      	beq.n	800462c <HAL_RCC_GetSysClockFreq+0x40>
 8004626:	2b08      	cmp	r3, #8
 8004628:	d003      	beq.n	8004632 <HAL_RCC_GetSysClockFreq+0x46>
 800462a:	e02d      	b.n	8004688 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800462c:	4b1d      	ldr	r3, [pc, #116]	; (80046a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800462e:	623b      	str	r3, [r7, #32]
      break;
 8004630:	e02d      	b.n	800468e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	0c9b      	lsrs	r3, r3, #18
 8004636:	f003 030f 	and.w	r3, r3, #15
 800463a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800463e:	4413      	add	r3, r2
 8004640:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004644:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d013      	beq.n	8004678 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004650:	4b13      	ldr	r3, [pc, #76]	; (80046a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	0c5b      	lsrs	r3, r3, #17
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800465e:	4413      	add	r3, r2
 8004660:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004664:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	4a0e      	ldr	r2, [pc, #56]	; (80046a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800466a:	fb02 f203 	mul.w	r2, r2, r3
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	fbb2 f3f3 	udiv	r3, r2, r3
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
 8004676:	e004      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	4a0b      	ldr	r2, [pc, #44]	; (80046a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800467c:	fb02 f303 	mul.w	r3, r2, r3
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004684:	623b      	str	r3, [r7, #32]
      break;
 8004686:	e002      	b.n	800468e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004688:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800468a:	623b      	str	r3, [r7, #32]
      break;
 800468c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800468e:	6a3b      	ldr	r3, [r7, #32]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3728      	adds	r7, #40	; 0x28
 8004694:	46bd      	mov	sp, r7
 8004696:	bc90      	pop	{r4, r7}
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	0800af04 	.word	0x0800af04
 80046a0:	40021000 	.word	0x40021000
 80046a4:	007a1200 	.word	0x007a1200
 80046a8:	003d0900 	.word	0x003d0900

080046ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046b0:	4b02      	ldr	r3, [pc, #8]	; (80046bc <HAL_RCC_GetHCLKFreq+0x10>)
 80046b2:	681b      	ldr	r3, [r3, #0]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr
 80046bc:	2000000c 	.word	0x2000000c

080046c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046c4:	f7ff fff2 	bl	80046ac <HAL_RCC_GetHCLKFreq>
 80046c8:	4602      	mov	r2, r0
 80046ca:	4b05      	ldr	r3, [pc, #20]	; (80046e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	0a1b      	lsrs	r3, r3, #8
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	4903      	ldr	r1, [pc, #12]	; (80046e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046d6:	5ccb      	ldrb	r3, [r1, r3]
 80046d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046dc:	4618      	mov	r0, r3
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	40021000 	.word	0x40021000
 80046e4:	0800af24 	.word	0x0800af24

080046e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046ec:	f7ff ffde 	bl	80046ac <HAL_RCC_GetHCLKFreq>
 80046f0:	4602      	mov	r2, r0
 80046f2:	4b05      	ldr	r3, [pc, #20]	; (8004708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	0adb      	lsrs	r3, r3, #11
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	4903      	ldr	r1, [pc, #12]	; (800470c <HAL_RCC_GetPCLK2Freq+0x24>)
 80046fe:	5ccb      	ldrb	r3, [r1, r3]
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004704:	4618      	mov	r0, r3
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40021000 	.word	0x40021000
 800470c:	0800af24 	.word	0x0800af24

08004710 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004718:	4b0a      	ldr	r3, [pc, #40]	; (8004744 <RCC_Delay+0x34>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a0a      	ldr	r2, [pc, #40]	; (8004748 <RCC_Delay+0x38>)
 800471e:	fba2 2303 	umull	r2, r3, r2, r3
 8004722:	0a5b      	lsrs	r3, r3, #9
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	fb02 f303 	mul.w	r3, r2, r3
 800472a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800472c:	bf00      	nop
  }
  while (Delay --);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1e5a      	subs	r2, r3, #1
 8004732:	60fa      	str	r2, [r7, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1f9      	bne.n	800472c <RCC_Delay+0x1c>
}
 8004738:	bf00      	nop
 800473a:	bf00      	nop
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr
 8004744:	2000000c 	.word	0x2000000c
 8004748:	10624dd3 	.word	0x10624dd3

0800474c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e076      	b.n	800484c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004762:	2b00      	cmp	r3, #0
 8004764:	d108      	bne.n	8004778 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800476e:	d009      	beq.n	8004784 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	61da      	str	r2, [r3, #28]
 8004776:	e005      	b.n	8004784 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d106      	bne.n	80047a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fe fb7a 	bl	8002e98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	431a      	orrs	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	431a      	orrs	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004808:	ea42 0103 	orr.w	r1, r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004810:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	0c1a      	lsrs	r2, r3, #16
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f002 0204 	and.w	r2, r2, #4
 800482a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800483a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004864:	2300      	movs	r3, #0
 8004866:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004870:	d112      	bne.n	8004898 <HAL_SPI_Receive+0x44>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10e      	bne.n	8004898 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2204      	movs	r2, #4
 800487e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004882:	88fa      	ldrh	r2, [r7, #6]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4613      	mov	r3, r2
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	68f8      	ldr	r0, [r7, #12]
 8004890:	f000 f8f1 	bl	8004a76 <HAL_SPI_TransmitReceive>
 8004894:	4603      	mov	r3, r0
 8004896:	e0ea      	b.n	8004a6e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d101      	bne.n	80048a6 <HAL_SPI_Receive+0x52>
 80048a2:	2302      	movs	r3, #2
 80048a4:	e0e3      	b.n	8004a6e <HAL_SPI_Receive+0x21a>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048ae:	f7fe fd89 	bl	80033c4 <HAL_GetTick>
 80048b2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d002      	beq.n	80048c6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80048c0:	2302      	movs	r3, #2
 80048c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048c4:	e0ca      	b.n	8004a5c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d002      	beq.n	80048d2 <HAL_SPI_Receive+0x7e>
 80048cc:	88fb      	ldrh	r3, [r7, #6]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d102      	bne.n	80048d8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80048d6:	e0c1      	b.n	8004a5c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2204      	movs	r2, #4
 80048dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	88fa      	ldrh	r2, [r7, #6]
 80048f0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	88fa      	ldrh	r2, [r7, #6]
 80048f6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800491e:	d10f      	bne.n	8004940 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800492e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800493e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800494a:	2b40      	cmp	r3, #64	; 0x40
 800494c:	d007      	beq.n	800495e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800495c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d162      	bne.n	8004a2c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004966:	e02e      	b.n	80049c6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b01      	cmp	r3, #1
 8004974:	d115      	bne.n	80049a2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f103 020c 	add.w	r2, r3, #12
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004982:	7812      	ldrb	r2, [r2, #0]
 8004984:	b2d2      	uxtb	r2, r2
 8004986:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	1c5a      	adds	r2, r3, #1
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049a0:	e011      	b.n	80049c6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049a2:	f7fe fd0f 	bl	80033c4 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	683a      	ldr	r2, [r7, #0]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d803      	bhi.n	80049ba <HAL_SPI_Receive+0x166>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b8:	d102      	bne.n	80049c0 <HAL_SPI_Receive+0x16c>
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d102      	bne.n	80049c6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	75fb      	strb	r3, [r7, #23]
          goto error;
 80049c4:	e04a      	b.n	8004a5c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1cb      	bne.n	8004968 <HAL_SPI_Receive+0x114>
 80049d0:	e031      	b.n	8004a36 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d113      	bne.n	8004a08 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68da      	ldr	r2, [r3, #12]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ea:	b292      	uxth	r2, r2
 80049ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f2:	1c9a      	adds	r2, r3, #2
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a06:	e011      	b.n	8004a2c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a08:	f7fe fcdc 	bl	80033c4 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d803      	bhi.n	8004a20 <HAL_SPI_Receive+0x1cc>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1e:	d102      	bne.n	8004a26 <HAL_SPI_Receive+0x1d2>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d102      	bne.n	8004a2c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004a2a:	e017      	b.n	8004a5c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1cd      	bne.n	80049d2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	6839      	ldr	r1, [r7, #0]
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 fa46 	bl	8004ecc <SPI_EndRxTransaction>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	75fb      	strb	r3, [r7, #23]
 8004a58:	e000      	b.n	8004a5c <HAL_SPI_Receive+0x208>
  }

error :
 8004a5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b08c      	sub	sp, #48	; 0x30
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
 8004a82:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004a84:	2301      	movs	r3, #1
 8004a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d101      	bne.n	8004a9c <HAL_SPI_TransmitReceive+0x26>
 8004a98:	2302      	movs	r3, #2
 8004a9a:	e18a      	b.n	8004db2 <HAL_SPI_TransmitReceive+0x33c>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004aa4:	f7fe fc8e 	bl	80033c4 <HAL_GetTick>
 8004aa8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ab0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004aba:	887b      	ldrh	r3, [r7, #2]
 8004abc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004abe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d00f      	beq.n	8004ae6 <HAL_SPI_TransmitReceive+0x70>
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004acc:	d107      	bne.n	8004ade <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d103      	bne.n	8004ade <HAL_SPI_TransmitReceive+0x68>
 8004ad6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	d003      	beq.n	8004ae6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004ade:	2302      	movs	r3, #2
 8004ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004ae4:	e15b      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_SPI_TransmitReceive+0x82>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <HAL_SPI_TransmitReceive+0x82>
 8004af2:	887b      	ldrh	r3, [r7, #2]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d103      	bne.n	8004b00 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004afe:	e14e      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d003      	beq.n	8004b14 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2205      	movs	r2, #5
 8004b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	887a      	ldrh	r2, [r7, #2]
 8004b24:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	887a      	ldrh	r2, [r7, #2]
 8004b2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	887a      	ldrh	r2, [r7, #2]
 8004b36:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	887a      	ldrh	r2, [r7, #2]
 8004b3c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b54:	2b40      	cmp	r3, #64	; 0x40
 8004b56:	d007      	beq.n	8004b68 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b70:	d178      	bne.n	8004c64 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <HAL_SPI_TransmitReceive+0x10a>
 8004b7a:	8b7b      	ldrh	r3, [r7, #26]
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d166      	bne.n	8004c4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b84:	881a      	ldrh	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b90:	1c9a      	adds	r2, r3, #2
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ba4:	e053      	b.n	8004c4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d11b      	bne.n	8004bec <HAL_SPI_TransmitReceive+0x176>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d016      	beq.n	8004bec <HAL_SPI_TransmitReceive+0x176>
 8004bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d113      	bne.n	8004bec <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	881a      	ldrh	r2, [r3, #0]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	1c9a      	adds	r2, r3, #2
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d119      	bne.n	8004c2e <HAL_SPI_TransmitReceive+0x1b8>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d014      	beq.n	8004c2e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0e:	b292      	uxth	r2, r2
 8004c10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	1c9a      	adds	r2, r3, #2
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004c2e:	f7fe fbc9 	bl	80033c4 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d807      	bhi.n	8004c4e <HAL_SPI_TransmitReceive+0x1d8>
 8004c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c44:	d003      	beq.n	8004c4e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004c4c:	e0a7      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1a6      	bne.n	8004ba6 <HAL_SPI_TransmitReceive+0x130>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1a1      	bne.n	8004ba6 <HAL_SPI_TransmitReceive+0x130>
 8004c62:	e07c      	b.n	8004d5e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d002      	beq.n	8004c72 <HAL_SPI_TransmitReceive+0x1fc>
 8004c6c:	8b7b      	ldrh	r3, [r7, #26]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d16b      	bne.n	8004d4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	330c      	adds	r3, #12
 8004c7c:	7812      	ldrb	r2, [r2, #0]
 8004c7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c98:	e057      	b.n	8004d4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d11c      	bne.n	8004ce2 <HAL_SPI_TransmitReceive+0x26c>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d017      	beq.n	8004ce2 <HAL_SPI_TransmitReceive+0x26c>
 8004cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d114      	bne.n	8004ce2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	330c      	adds	r3, #12
 8004cc2:	7812      	ldrb	r2, [r2, #0]
 8004cc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d119      	bne.n	8004d24 <HAL_SPI_TransmitReceive+0x2ae>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d014      	beq.n	8004d24 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68da      	ldr	r2, [r3, #12]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d04:	b2d2      	uxtb	r2, r2
 8004d06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	1c5a      	adds	r2, r3, #1
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d20:	2301      	movs	r3, #1
 8004d22:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d24:	f7fe fb4e 	bl	80033c4 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d803      	bhi.n	8004d3c <HAL_SPI_TransmitReceive+0x2c6>
 8004d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_TransmitReceive+0x2cc>
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d103      	bne.n	8004d4a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004d48:	e029      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d4e:	b29b      	uxth	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d1a2      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x224>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d19d      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 f904 	bl	8004f70 <SPI_EndRxTxTransaction>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d006      	beq.n	8004d7c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004d7a:	e010      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	e000      	b.n	8004d9e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004d9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3730      	adds	r7, #48	; 0x30
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
	...

08004dbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	603b      	str	r3, [r7, #0]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004dcc:	f7fe fafa 	bl	80033c4 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd4:	1a9b      	subs	r3, r3, r2
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	4413      	add	r3, r2
 8004dda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ddc:	f7fe faf2 	bl	80033c4 <HAL_GetTick>
 8004de0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004de2:	4b39      	ldr	r3, [pc, #228]	; (8004ec8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	015b      	lsls	r3, r3, #5
 8004de8:	0d1b      	lsrs	r3, r3, #20
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	fb02 f303 	mul.w	r3, r2, r3
 8004df0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004df2:	e054      	b.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfa:	d050      	beq.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dfc:	f7fe fae2 	bl	80033c4 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d902      	bls.n	8004e12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d13d      	bne.n	8004e8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004e20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e2a:	d111      	bne.n	8004e50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e34:	d004      	beq.n	8004e40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e3e:	d107      	bne.n	8004e50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e58:	d10f      	bne.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e017      	b.n	8004ebe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	bf0c      	ite	eq
 8004eae:	2301      	moveq	r3, #1
 8004eb0:	2300      	movne	r3, #0
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d19b      	bne.n	8004df4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3720      	adds	r7, #32
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	2000000c 	.word	0x2000000c

08004ecc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af02      	add	r7, sp, #8
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ee0:	d111      	bne.n	8004f06 <SPI_EndRxTransaction+0x3a>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eea:	d004      	beq.n	8004ef6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d107      	bne.n	8004f06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f04:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f0e:	d117      	bne.n	8004f40 <SPI_EndRxTransaction+0x74>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f18:	d112      	bne.n	8004f40 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	9300      	str	r3, [sp, #0]
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	2200      	movs	r2, #0
 8004f22:	2101      	movs	r1, #1
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f7ff ff49 	bl	8004dbc <SPI_WaitFlagStateUntilTimeout>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d01a      	beq.n	8004f66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f34:	f043 0220 	orr.w	r2, r3, #32
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e013      	b.n	8004f68 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2200      	movs	r2, #0
 8004f48:	2180      	movs	r1, #128	; 0x80
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f7ff ff36 	bl	8004dbc <SPI_WaitFlagStateUntilTimeout>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f5a:	f043 0220 	orr.w	r2, r3, #32
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e000      	b.n	8004f68 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	2200      	movs	r2, #0
 8004f84:	2180      	movs	r1, #128	; 0x80
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f7ff ff18 	bl	8004dbc <SPI_WaitFlagStateUntilTimeout>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d007      	beq.n	8004fa2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f96:	f043 0220 	orr.w	r2, r3, #32
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e000      	b.n	8004fa4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3710      	adds	r7, #16
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e041      	b.n	8005042 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d106      	bne.n	8004fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fd ffc8 	bl	8002f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3304      	adds	r3, #4
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4610      	mov	r0, r2
 8004fec:	f000 fc20 	bl	8005830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b01      	cmp	r3, #1
 800505e:	d001      	beq.n	8005064 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e03a      	b.n	80050da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68da      	ldr	r2, [r3, #12]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0201 	orr.w	r2, r2, #1
 800507a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a18      	ldr	r2, [pc, #96]	; (80050e4 <HAL_TIM_Base_Start_IT+0x98>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00e      	beq.n	80050a4 <HAL_TIM_Base_Start_IT+0x58>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800508e:	d009      	beq.n	80050a4 <HAL_TIM_Base_Start_IT+0x58>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a14      	ldr	r2, [pc, #80]	; (80050e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d004      	beq.n	80050a4 <HAL_TIM_Base_Start_IT+0x58>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a13      	ldr	r2, [pc, #76]	; (80050ec <HAL_TIM_Base_Start_IT+0xa0>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d111      	bne.n	80050c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0307 	and.w	r3, r3, #7
 80050ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b06      	cmp	r3, #6
 80050b4:	d010      	beq.n	80050d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0201 	orr.w	r2, r2, #1
 80050c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c6:	e007      	b.n	80050d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0201 	orr.w	r2, r2, #1
 80050d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr
 80050e4:	40012c00 	.word	0x40012c00
 80050e8:	40000400 	.word	0x40000400
 80050ec:	40000800 	.word	0x40000800

080050f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e041      	b.n	8005186 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	d106      	bne.n	800511c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7fd ff08 	bl	8002f2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3304      	adds	r3, #4
 800512c:	4619      	mov	r1, r3
 800512e:	4610      	mov	r0, r2
 8005130:	f000 fb7e 	bl	8005830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d109      	bne.n	80051b4 <HAL_TIM_PWM_Start+0x24>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	bf14      	ite	ne
 80051ac:	2301      	movne	r3, #1
 80051ae:	2300      	moveq	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	e022      	b.n	80051fa <HAL_TIM_PWM_Start+0x6a>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d109      	bne.n	80051ce <HAL_TIM_PWM_Start+0x3e>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	bf14      	ite	ne
 80051c6:	2301      	movne	r3, #1
 80051c8:	2300      	moveq	r3, #0
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	e015      	b.n	80051fa <HAL_TIM_PWM_Start+0x6a>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d109      	bne.n	80051e8 <HAL_TIM_PWM_Start+0x58>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	2b01      	cmp	r3, #1
 80051de:	bf14      	ite	ne
 80051e0:	2301      	movne	r3, #1
 80051e2:	2300      	moveq	r3, #0
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	e008      	b.n	80051fa <HAL_TIM_PWM_Start+0x6a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	bf14      	ite	ne
 80051f4:	2301      	movne	r3, #1
 80051f6:	2300      	moveq	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d001      	beq.n	8005202 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e05e      	b.n	80052c0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d104      	bne.n	8005212 <HAL_TIM_PWM_Start+0x82>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005210:	e013      	b.n	800523a <HAL_TIM_PWM_Start+0xaa>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b04      	cmp	r3, #4
 8005216:	d104      	bne.n	8005222 <HAL_TIM_PWM_Start+0x92>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005220:	e00b      	b.n	800523a <HAL_TIM_PWM_Start+0xaa>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b08      	cmp	r3, #8
 8005226:	d104      	bne.n	8005232 <HAL_TIM_PWM_Start+0xa2>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005230:	e003      	b.n	800523a <HAL_TIM_PWM_Start+0xaa>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2202      	movs	r2, #2
 8005236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2201      	movs	r2, #1
 8005240:	6839      	ldr	r1, [r7, #0]
 8005242:	4618      	mov	r0, r3
 8005244:	f000 fd74 	bl	8005d30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a1e      	ldr	r2, [pc, #120]	; (80052c8 <HAL_TIM_PWM_Start+0x138>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d107      	bne.n	8005262 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005260:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a18      	ldr	r2, [pc, #96]	; (80052c8 <HAL_TIM_PWM_Start+0x138>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00e      	beq.n	800528a <HAL_TIM_PWM_Start+0xfa>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005274:	d009      	beq.n	800528a <HAL_TIM_PWM_Start+0xfa>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a14      	ldr	r2, [pc, #80]	; (80052cc <HAL_TIM_PWM_Start+0x13c>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d004      	beq.n	800528a <HAL_TIM_PWM_Start+0xfa>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a12      	ldr	r2, [pc, #72]	; (80052d0 <HAL_TIM_PWM_Start+0x140>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d111      	bne.n	80052ae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f003 0307 	and.w	r3, r3, #7
 8005294:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2b06      	cmp	r3, #6
 800529a:	d010      	beq.n	80052be <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ac:	e007      	b.n	80052be <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0201 	orr.w	r2, r2, #1
 80052bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	40012c00 	.word	0x40012c00
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800

080052d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d122      	bne.n	8005330 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d11b      	bne.n	8005330 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f06f 0202 	mvn.w	r2, #2
 8005300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 fa6f 	bl	80057fa <HAL_TIM_IC_CaptureCallback>
 800531c:	e005      	b.n	800532a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 fa62 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 fa71 	bl	800580c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2200      	movs	r2, #0
 800532e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	f003 0304 	and.w	r3, r3, #4
 800533a:	2b04      	cmp	r3, #4
 800533c:	d122      	bne.n	8005384 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	2b04      	cmp	r3, #4
 800534a:	d11b      	bne.n	8005384 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f06f 0204 	mvn.w	r2, #4
 8005354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2202      	movs	r2, #2
 800535a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 fa45 	bl	80057fa <HAL_TIM_IC_CaptureCallback>
 8005370:	e005      	b.n	800537e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 fa38 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 fa47 	bl	800580c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b08      	cmp	r3, #8
 8005390:	d122      	bne.n	80053d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f003 0308 	and.w	r3, r3, #8
 800539c:	2b08      	cmp	r3, #8
 800539e:	d11b      	bne.n	80053d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0208 	mvn.w	r2, #8
 80053a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2204      	movs	r2, #4
 80053ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f003 0303 	and.w	r3, r3, #3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 fa1b 	bl	80057fa <HAL_TIM_IC_CaptureCallback>
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fa0e 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 fa1d 	bl	800580c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2b10      	cmp	r3, #16
 80053e4:	d122      	bne.n	800542c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f003 0310 	and.w	r3, r3, #16
 80053f0:	2b10      	cmp	r3, #16
 80053f2:	d11b      	bne.n	800542c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f06f 0210 	mvn.w	r2, #16
 80053fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2208      	movs	r2, #8
 8005402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f9f1 	bl	80057fa <HAL_TIM_IC_CaptureCallback>
 8005418:	e005      	b.n	8005426 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f9e4 	bl	80057e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f9f3 	bl	800580c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b01      	cmp	r3, #1
 8005438:	d10e      	bne.n	8005458 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b01      	cmp	r3, #1
 8005446:	d107      	bne.n	8005458 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0201 	mvn.w	r2, #1
 8005450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fc ff30 	bl	80022b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005462:	2b80      	cmp	r3, #128	; 0x80
 8005464:	d10e      	bne.n	8005484 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005470:	2b80      	cmp	r3, #128	; 0x80
 8005472:	d107      	bne.n	8005484 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800547c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 fd32 	bl	8005ee8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548e:	2b40      	cmp	r3, #64	; 0x40
 8005490:	d10e      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549c:	2b40      	cmp	r3, #64	; 0x40
 800549e:	d107      	bne.n	80054b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f9b7 	bl	800581e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	f003 0320 	and.w	r3, r3, #32
 80054ba:	2b20      	cmp	r3, #32
 80054bc:	d10e      	bne.n	80054dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	f003 0320 	and.w	r3, r3, #32
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d107      	bne.n	80054dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f06f 0220 	mvn.w	r2, #32
 80054d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 fcfd 	bl	8005ed6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054dc:	bf00      	nop
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d101      	bne.n	80054fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80054fa:	2302      	movs	r3, #2
 80054fc:	e0ac      	b.n	8005658 <HAL_TIM_PWM_ConfigChannel+0x174>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2b0c      	cmp	r3, #12
 800550a:	f200 809f 	bhi.w	800564c <HAL_TIM_PWM_ConfigChannel+0x168>
 800550e:	a201      	add	r2, pc, #4	; (adr r2, 8005514 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005514:	08005549 	.word	0x08005549
 8005518:	0800564d 	.word	0x0800564d
 800551c:	0800564d 	.word	0x0800564d
 8005520:	0800564d 	.word	0x0800564d
 8005524:	08005589 	.word	0x08005589
 8005528:	0800564d 	.word	0x0800564d
 800552c:	0800564d 	.word	0x0800564d
 8005530:	0800564d 	.word	0x0800564d
 8005534:	080055cb 	.word	0x080055cb
 8005538:	0800564d 	.word	0x0800564d
 800553c:	0800564d 	.word	0x0800564d
 8005540:	0800564d 	.word	0x0800564d
 8005544:	0800560b 	.word	0x0800560b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68b9      	ldr	r1, [r7, #8]
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f9d0 	bl	80058f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699a      	ldr	r2, [r3, #24]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0208 	orr.w	r2, r2, #8
 8005562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f022 0204 	bic.w	r2, r2, #4
 8005572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6999      	ldr	r1, [r3, #24]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	691a      	ldr	r2, [r3, #16]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	619a      	str	r2, [r3, #24]
      break;
 8005586:	e062      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68b9      	ldr	r1, [r7, #8]
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fa16 	bl	80059c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6999      	ldr	r1, [r3, #24]
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	021a      	lsls	r2, r3, #8
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	430a      	orrs	r2, r1
 80055c6:	619a      	str	r2, [r3, #24]
      break;
 80055c8:	e041      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68b9      	ldr	r1, [r7, #8]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 fa5f 	bl	8005a94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0208 	orr.w	r2, r2, #8
 80055e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69da      	ldr	r2, [r3, #28]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0204 	bic.w	r2, r2, #4
 80055f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69d9      	ldr	r1, [r3, #28]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	430a      	orrs	r2, r1
 8005606:	61da      	str	r2, [r3, #28]
      break;
 8005608:	e021      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	68b9      	ldr	r1, [r7, #8]
 8005610:	4618      	mov	r0, r3
 8005612:	f000 faa9 	bl	8005b68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69da      	ldr	r2, [r3, #28]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005624:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69da      	ldr	r2, [r3, #28]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005634:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69d9      	ldr	r1, [r3, #28]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	021a      	lsls	r2, r3, #8
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	61da      	str	r2, [r3, #28]
      break;
 800564a:	e000      	b.n	800564e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800564c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3710      	adds	r7, #16
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005670:	2b01      	cmp	r3, #1
 8005672:	d101      	bne.n	8005678 <HAL_TIM_ConfigClockSource+0x18>
 8005674:	2302      	movs	r3, #2
 8005676:	e0b3      	b.n	80057e0 <HAL_TIM_ConfigClockSource+0x180>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005696:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800569e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056b0:	d03e      	beq.n	8005730 <HAL_TIM_ConfigClockSource+0xd0>
 80056b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056b6:	f200 8087 	bhi.w	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056be:	f000 8085 	beq.w	80057cc <HAL_TIM_ConfigClockSource+0x16c>
 80056c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056c6:	d87f      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056c8:	2b70      	cmp	r3, #112	; 0x70
 80056ca:	d01a      	beq.n	8005702 <HAL_TIM_ConfigClockSource+0xa2>
 80056cc:	2b70      	cmp	r3, #112	; 0x70
 80056ce:	d87b      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056d0:	2b60      	cmp	r3, #96	; 0x60
 80056d2:	d050      	beq.n	8005776 <HAL_TIM_ConfigClockSource+0x116>
 80056d4:	2b60      	cmp	r3, #96	; 0x60
 80056d6:	d877      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056d8:	2b50      	cmp	r3, #80	; 0x50
 80056da:	d03c      	beq.n	8005756 <HAL_TIM_ConfigClockSource+0xf6>
 80056dc:	2b50      	cmp	r3, #80	; 0x50
 80056de:	d873      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056e0:	2b40      	cmp	r3, #64	; 0x40
 80056e2:	d058      	beq.n	8005796 <HAL_TIM_ConfigClockSource+0x136>
 80056e4:	2b40      	cmp	r3, #64	; 0x40
 80056e6:	d86f      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056e8:	2b30      	cmp	r3, #48	; 0x30
 80056ea:	d064      	beq.n	80057b6 <HAL_TIM_ConfigClockSource+0x156>
 80056ec:	2b30      	cmp	r3, #48	; 0x30
 80056ee:	d86b      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056f0:	2b20      	cmp	r3, #32
 80056f2:	d060      	beq.n	80057b6 <HAL_TIM_ConfigClockSource+0x156>
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d867      	bhi.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d05c      	beq.n	80057b6 <HAL_TIM_ConfigClockSource+0x156>
 80056fc:	2b10      	cmp	r3, #16
 80056fe:	d05a      	beq.n	80057b6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005700:	e062      	b.n	80057c8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	6899      	ldr	r1, [r3, #8]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	f000 faee 	bl	8005cf2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005724:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	609a      	str	r2, [r3, #8]
      break;
 800572e:	e04e      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6818      	ldr	r0, [r3, #0]
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	6899      	ldr	r1, [r3, #8]
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	f000 fad7 	bl	8005cf2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	689a      	ldr	r2, [r3, #8]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005752:	609a      	str	r2, [r3, #8]
      break;
 8005754:	e03b      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	6859      	ldr	r1, [r3, #4]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	461a      	mov	r2, r3
 8005764:	f000 fa4e 	bl	8005c04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2150      	movs	r1, #80	; 0x50
 800576e:	4618      	mov	r0, r3
 8005770:	f000 faa5 	bl	8005cbe <TIM_ITRx_SetConfig>
      break;
 8005774:	e02b      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6818      	ldr	r0, [r3, #0]
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	6859      	ldr	r1, [r3, #4]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	461a      	mov	r2, r3
 8005784:	f000 fa6c 	bl	8005c60 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	2160      	movs	r1, #96	; 0x60
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fa95 	bl	8005cbe <TIM_ITRx_SetConfig>
      break;
 8005794:	e01b      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6818      	ldr	r0, [r3, #0]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6859      	ldr	r1, [r3, #4]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	461a      	mov	r2, r3
 80057a4:	f000 fa2e 	bl	8005c04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2140      	movs	r1, #64	; 0x40
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fa85 	bl	8005cbe <TIM_ITRx_SetConfig>
      break;
 80057b4:	e00b      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4619      	mov	r1, r3
 80057c0:	4610      	mov	r0, r2
 80057c2:	f000 fa7c 	bl	8005cbe <TIM_ITRx_SetConfig>
        break;
 80057c6:	e002      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057c8:	bf00      	nop
 80057ca:	e000      	b.n	80057ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057cc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005802:	bf00      	nop
 8005804:	370c      	adds	r7, #12
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr

0800580c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	bc80      	pop	{r7}
 800581c:	4770      	bx	lr

0800581e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005826:	bf00      	nop
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	bc80      	pop	{r7}
 800582e:	4770      	bx	lr

08005830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a29      	ldr	r2, [pc, #164]	; (80058e8 <TIM_Base_SetConfig+0xb8>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d00b      	beq.n	8005860 <TIM_Base_SetConfig+0x30>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800584e:	d007      	beq.n	8005860 <TIM_Base_SetConfig+0x30>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a26      	ldr	r2, [pc, #152]	; (80058ec <TIM_Base_SetConfig+0xbc>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d003      	beq.n	8005860 <TIM_Base_SetConfig+0x30>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a25      	ldr	r2, [pc, #148]	; (80058f0 <TIM_Base_SetConfig+0xc0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d108      	bne.n	8005872 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005866:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	4313      	orrs	r3, r2
 8005870:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a1c      	ldr	r2, [pc, #112]	; (80058e8 <TIM_Base_SetConfig+0xb8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00b      	beq.n	8005892 <TIM_Base_SetConfig+0x62>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005880:	d007      	beq.n	8005892 <TIM_Base_SetConfig+0x62>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a19      	ldr	r2, [pc, #100]	; (80058ec <TIM_Base_SetConfig+0xbc>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d003      	beq.n	8005892 <TIM_Base_SetConfig+0x62>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a18      	ldr	r2, [pc, #96]	; (80058f0 <TIM_Base_SetConfig+0xc0>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d108      	bne.n	80058a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	689a      	ldr	r2, [r3, #8]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a07      	ldr	r2, [pc, #28]	; (80058e8 <TIM_Base_SetConfig+0xb8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d103      	bne.n	80058d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	615a      	str	r2, [r3, #20]
}
 80058de:	bf00      	nop
 80058e0:	3714      	adds	r7, #20
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr
 80058e8:	40012c00 	.word	0x40012c00
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40000800 	.word	0x40000800

080058f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	f023 0201 	bic.w	r2, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 0303 	bic.w	r3, r3, #3
 800592a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	f023 0302 	bic.w	r3, r3, #2
 800593c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4313      	orrs	r3, r2
 8005946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <TIM_OC1_SetConfig+0xc8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10c      	bne.n	800596a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	f023 0308 	bic.w	r3, r3, #8
 8005956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	4313      	orrs	r3, r2
 8005960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f023 0304 	bic.w	r3, r3, #4
 8005968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a13      	ldr	r2, [pc, #76]	; (80059bc <TIM_OC1_SetConfig+0xc8>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d111      	bne.n	8005996 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	699b      	ldr	r3, [r3, #24]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	621a      	str	r2, [r3, #32]
}
 80059b0:	bf00      	nop
 80059b2:	371c      	adds	r7, #28
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bc80      	pop	{r7}
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40012c00 	.word	0x40012c00

080059c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	f023 0210 	bic.w	r2, r3, #16
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	699b      	ldr	r3, [r3, #24]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	021b      	lsls	r3, r3, #8
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f023 0320 	bic.w	r3, r3, #32
 8005a0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	011b      	lsls	r3, r3, #4
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a1d      	ldr	r2, [pc, #116]	; (8005a90 <TIM_OC2_SetConfig+0xd0>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d10d      	bne.n	8005a3c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	011b      	lsls	r3, r3, #4
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a14      	ldr	r2, [pc, #80]	; (8005a90 <TIM_OC2_SetConfig+0xd0>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d113      	bne.n	8005a6c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	621a      	str	r2, [r3, #32]
}
 8005a86:	bf00      	nop
 8005a88:	371c      	adds	r7, #28
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	40012c00 	.word	0x40012c00

08005a94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	69db      	ldr	r3, [r3, #28]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f023 0303 	bic.w	r3, r3, #3
 8005aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	021b      	lsls	r3, r3, #8
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a1d      	ldr	r2, [pc, #116]	; (8005b64 <TIM_OC3_SetConfig+0xd0>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d10d      	bne.n	8005b0e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005af8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	021b      	lsls	r3, r3, #8
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a14      	ldr	r2, [pc, #80]	; (8005b64 <TIM_OC3_SetConfig+0xd0>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d113      	bne.n	8005b3e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	011b      	lsls	r3, r3, #4
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	011b      	lsls	r3, r3, #4
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	621a      	str	r2, [r3, #32]
}
 8005b58:	bf00      	nop
 8005b5a:	371c      	adds	r7, #28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40012c00 	.word	0x40012c00

08005b68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b087      	sub	sp, #28
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a1b      	ldr	r3, [r3, #32]
 8005b76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	021b      	lsls	r3, r3, #8
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005bb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	031b      	lsls	r3, r3, #12
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a0f      	ldr	r2, [pc, #60]	; (8005c00 <TIM_OC4_SetConfig+0x98>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d109      	bne.n	8005bdc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	019b      	lsls	r3, r3, #6
 8005bd6:	697a      	ldr	r2, [r7, #20]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	693a      	ldr	r2, [r7, #16]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	bf00      	nop
 8005bf8:	371c      	adds	r7, #28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr
 8005c00:	40012c00 	.word	0x40012c00

08005c04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b087      	sub	sp, #28
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6a1b      	ldr	r3, [r3, #32]
 8005c14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	f023 0201 	bic.w	r2, r3, #1
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f023 030a 	bic.w	r3, r3, #10
 8005c40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bc80      	pop	{r7}
 8005c5e:	4770      	bx	lr

08005c60 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b087      	sub	sp, #28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	f023 0210 	bic.w	r2, r3, #16
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c8a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	031b      	lsls	r3, r3, #12
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c9c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	621a      	str	r2, [r3, #32]
}
 8005cb4:	bf00      	nop
 8005cb6:	371c      	adds	r7, #28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bc80      	pop	{r7}
 8005cbc:	4770      	bx	lr

08005cbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b085      	sub	sp, #20
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	f043 0307 	orr.w	r3, r3, #7
 8005ce0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	609a      	str	r2, [r3, #8]
}
 8005ce8:	bf00      	nop
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bc80      	pop	{r7}
 8005cf0:	4770      	bx	lr

08005cf2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cf2:	b480      	push	{r7}
 8005cf4:	b087      	sub	sp, #28
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	60f8      	str	r0, [r7, #12]
 8005cfa:	60b9      	str	r1, [r7, #8]
 8005cfc:	607a      	str	r2, [r7, #4]
 8005cfe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	021a      	lsls	r2, r3, #8
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	431a      	orrs	r2, r3
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	609a      	str	r2, [r3, #8]
}
 8005d26:	bf00      	nop
 8005d28:	371c      	adds	r7, #28
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bc80      	pop	{r7}
 8005d2e:	4770      	bx	lr

08005d30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f003 031f 	and.w	r3, r3, #31
 8005d42:	2201      	movs	r2, #1
 8005d44:	fa02 f303 	lsl.w	r3, r2, r3
 8005d48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a1a      	ldr	r2, [r3, #32]
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	43db      	mvns	r3, r3
 8005d52:	401a      	ands	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f003 031f 	and.w	r3, r3, #31
 8005d62:	6879      	ldr	r1, [r7, #4]
 8005d64:	fa01 f303 	lsl.w	r3, r1, r3
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	621a      	str	r2, [r3, #32]
}
 8005d6e:	bf00      	nop
 8005d70:	371c      	adds	r7, #28
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr

08005d78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e046      	b.n	8005e1e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a16      	ldr	r2, [pc, #88]	; (8005e28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d00e      	beq.n	8005df2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ddc:	d009      	beq.n	8005df2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a12      	ldr	r2, [pc, #72]	; (8005e2c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d004      	beq.n	8005df2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a10      	ldr	r2, [pc, #64]	; (8005e30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d10c      	bne.n	8005e0c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005df8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	68ba      	ldr	r2, [r7, #8]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68ba      	ldr	r2, [r7, #8]
 8005e0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2201      	movs	r2, #1
 8005e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3714      	adds	r7, #20
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40000400 	.word	0x40000400
 8005e30:	40000800 	.word	0x40000800

08005e34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d101      	bne.n	8005e50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e03d      	b.n	8005ecc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr

08005ed6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ed6:	b480      	push	{r7}
 8005ed8:	b083      	sub	sp, #12
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr

08005ee8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bc80      	pop	{r7}
 8005ef8:	4770      	bx	lr

08005efa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b082      	sub	sp, #8
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d101      	bne.n	8005f0c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e03f      	b.n	8005f8c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7fd f87b 	bl	800301c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2224      	movs	r2, #36	; 0x24
 8005f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68da      	ldr	r2, [r3, #12]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f3c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 fc84 	bl	800684c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691a      	ldr	r2, [r3, #16]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f52:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	695a      	ldr	r2, [r3, #20]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f62:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f72:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3708      	adds	r7, #8
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b08a      	sub	sp, #40	; 0x28
 8005f98:	af02      	add	r7, sp, #8
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b20      	cmp	r3, #32
 8005fb2:	d17c      	bne.n	80060ae <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_UART_Transmit+0x2c>
 8005fba:	88fb      	ldrh	r3, [r7, #6]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d101      	bne.n	8005fc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e075      	b.n	80060b0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d101      	bne.n	8005fd2 <HAL_UART_Transmit+0x3e>
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e06e      	b.n	80060b0 <HAL_UART_Transmit+0x11c>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2221      	movs	r2, #33	; 0x21
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fe8:	f7fd f9ec 	bl	80033c4 <HAL_GetTick>
 8005fec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	88fa      	ldrh	r2, [r7, #6]
 8005ff2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	88fa      	ldrh	r2, [r7, #6]
 8005ff8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006002:	d108      	bne.n	8006016 <HAL_UART_Transmit+0x82>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d104      	bne.n	8006016 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800600c:	2300      	movs	r3, #0
 800600e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	61bb      	str	r3, [r7, #24]
 8006014:	e003      	b.n	800601e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800601a:	2300      	movs	r3, #0
 800601c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006026:	e02a      	b.n	800607e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	2200      	movs	r2, #0
 8006030:	2180      	movs	r1, #128	; 0x80
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 fa37 	bl	80064a6 <UART_WaitOnFlagUntilTimeout>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e036      	b.n	80060b0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10b      	bne.n	8006060 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	881b      	ldrh	r3, [r3, #0]
 800604c:	461a      	mov	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006056:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	3302      	adds	r3, #2
 800605c:	61bb      	str	r3, [r7, #24]
 800605e:	e007      	b.n	8006070 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	3301      	adds	r3, #1
 800606e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006074:	b29b      	uxth	r3, r3
 8006076:	3b01      	subs	r3, #1
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006082:	b29b      	uxth	r3, r3
 8006084:	2b00      	cmp	r3, #0
 8006086:	d1cf      	bne.n	8006028 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2200      	movs	r2, #0
 8006090:	2140      	movs	r1, #64	; 0x40
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fa07 	bl	80064a6 <UART_WaitOnFlagUntilTimeout>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e006      	b.n	80060b0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2220      	movs	r2, #32
 80060a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80060aa:	2300      	movs	r3, #0
 80060ac:	e000      	b.n	80060b0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80060ae:	2302      	movs	r3, #2
  }
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3720      	adds	r7, #32
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	4613      	mov	r3, r2
 80060c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b20      	cmp	r3, #32
 80060d0:	d11d      	bne.n	800610e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_UART_Receive_IT+0x26>
 80060d8:	88fb      	ldrh	r3, [r7, #6]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e016      	b.n	8006110 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_UART_Receive_IT+0x38>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e00f      	b.n	8006110 <HAL_UART_Receive_IT+0x58>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80060fe:	88fb      	ldrh	r3, [r7, #6]
 8006100:	461a      	mov	r2, r3
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f000 fa18 	bl	800653a <UART_Start_Receive_IT>
 800610a:	4603      	mov	r3, r0
 800610c:	e000      	b.n	8006110 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08a      	sub	sp, #40	; 0x28
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	695b      	ldr	r3, [r3, #20]
 8006136:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006138:	2300      	movs	r3, #0
 800613a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800613c:	2300      	movs	r3, #0
 800613e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006142:	f003 030f 	and.w	r3, r3, #15
 8006146:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10d      	bne.n	800616a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800614e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006150:	f003 0320 	and.w	r3, r3, #32
 8006154:	2b00      	cmp	r3, #0
 8006156:	d008      	beq.n	800616a <HAL_UART_IRQHandler+0x52>
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fac9 	bl	80066fa <UART_Receive_IT>
      return;
 8006168:	e17b      	b.n	8006462 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	2b00      	cmp	r3, #0
 800616e:	f000 80b1 	beq.w	80062d4 <HAL_UART_IRQHandler+0x1bc>
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	d105      	bne.n	8006188 <HAL_UART_IRQHandler+0x70>
 800617c:	6a3b      	ldr	r3, [r7, #32]
 800617e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80a6 	beq.w	80062d4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	f003 0301 	and.w	r3, r3, #1
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <HAL_UART_IRQHandler+0x90>
 8006192:	6a3b      	ldr	r3, [r7, #32]
 8006194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006198:	2b00      	cmp	r3, #0
 800619a:	d005      	beq.n	80061a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a0:	f043 0201 	orr.w	r2, r3, #1
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061aa:	f003 0304 	and.w	r3, r3, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <HAL_UART_IRQHandler+0xb0>
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	f003 0301 	and.w	r3, r3, #1
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c0:	f043 0202 	orr.w	r2, r3, #2
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <HAL_UART_IRQHandler+0xd0>
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d005      	beq.n	80061e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e0:	f043 0204 	orr.w	r2, r3, #4
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80061e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ea:	f003 0308 	and.w	r3, r3, #8
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00f      	beq.n	8006212 <HAL_UART_IRQHandler+0xfa>
 80061f2:	6a3b      	ldr	r3, [r7, #32]
 80061f4:	f003 0320 	and.w	r3, r3, #32
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d104      	bne.n	8006206 <HAL_UART_IRQHandler+0xee>
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620a:	f043 0208 	orr.w	r2, r3, #8
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 811e 	beq.w	8006458 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621e:	f003 0320 	and.w	r3, r3, #32
 8006222:	2b00      	cmp	r3, #0
 8006224:	d007      	beq.n	8006236 <HAL_UART_IRQHandler+0x11e>
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	f003 0320 	and.w	r3, r3, #32
 800622c:	2b00      	cmp	r3, #0
 800622e:	d002      	beq.n	8006236 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 fa62 	bl	80066fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006240:	2b00      	cmp	r3, #0
 8006242:	bf14      	ite	ne
 8006244:	2301      	movne	r3, #1
 8006246:	2300      	moveq	r3, #0
 8006248:	b2db      	uxtb	r3, r3
 800624a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b00      	cmp	r3, #0
 8006256:	d102      	bne.n	800625e <HAL_UART_IRQHandler+0x146>
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d031      	beq.n	80062c2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 f9a4 	bl	80065ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626e:	2b00      	cmp	r3, #0
 8006270:	d023      	beq.n	80062ba <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695a      	ldr	r2, [r3, #20]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006280:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006286:	2b00      	cmp	r3, #0
 8006288:	d013      	beq.n	80062b2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628e:	4a76      	ldr	r2, [pc, #472]	; (8006468 <HAL_UART_IRQHandler+0x350>)
 8006290:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006296:	4618      	mov	r0, r3
 8006298:	f7fd fa0a 	bl	80036b0 <HAL_DMA_Abort_IT>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d016      	beq.n	80062d0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80062ac:	4610      	mov	r0, r2
 80062ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b0:	e00e      	b.n	80062d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f8e3 	bl	800647e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b8:	e00a      	b.n	80062d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f8df 	bl	800647e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c0:	e006      	b.n	80062d0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f8db 	bl	800647e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80062ce:	e0c3      	b.n	8006458 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d0:	bf00      	nop
    return;
 80062d2:	e0c1      	b.n	8006458 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d8:	2b01      	cmp	r3, #1
 80062da:	f040 80a1 	bne.w	8006420 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80062de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e0:	f003 0310 	and.w	r3, r3, #16
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 809b 	beq.w	8006420 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80062ea:	6a3b      	ldr	r3, [r7, #32]
 80062ec:	f003 0310 	and.w	r3, r3, #16
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 8095 	beq.w	8006420 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062f6:	2300      	movs	r3, #0
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	60fb      	str	r3, [r7, #12]
 800630a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006316:	2b00      	cmp	r3, #0
 8006318:	d04e      	beq.n	80063b8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006324:	8a3b      	ldrh	r3, [r7, #16]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 8098 	beq.w	800645c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006330:	8a3a      	ldrh	r2, [r7, #16]
 8006332:	429a      	cmp	r2, r3
 8006334:	f080 8092 	bcs.w	800645c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	8a3a      	ldrh	r2, [r7, #16]
 800633c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	2b20      	cmp	r3, #32
 8006346:	d02b      	beq.n	80063a0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006356:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	695a      	ldr	r2, [r3, #20]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f022 0201 	bic.w	r2, r2, #1
 8006366:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	695a      	ldr	r2, [r3, #20]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006376:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2220      	movs	r2, #32
 800637c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0210 	bic.w	r2, r2, #16
 8006394:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639a:	4618      	mov	r0, r3
 800639c:	f7fd f94d 	bl	800363a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	4619      	mov	r1, r3
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f86d 	bl	8006490 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063b6:	e051      	b.n	800645c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d047      	beq.n	8006460 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80063d0:	8a7b      	ldrh	r3, [r7, #18]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d044      	beq.n	8006460 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68da      	ldr	r2, [r3, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063e4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	695a      	ldr	r2, [r3, #20]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f022 0201 	bic.w	r2, r2, #1
 80063f4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68da      	ldr	r2, [r3, #12]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0210 	bic.w	r2, r2, #16
 8006412:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006414:	8a7b      	ldrh	r3, [r7, #18]
 8006416:	4619      	mov	r1, r3
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f839 	bl	8006490 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800641e:	e01f      	b.n	8006460 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006426:	2b00      	cmp	r3, #0
 8006428:	d008      	beq.n	800643c <HAL_UART_IRQHandler+0x324>
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f8f9 	bl	800662c <UART_Transmit_IT>
    return;
 800643a:	e012      	b.n	8006462 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800643c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00d      	beq.n	8006462 <HAL_UART_IRQHandler+0x34a>
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800644c:	2b00      	cmp	r3, #0
 800644e:	d008      	beq.n	8006462 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f93a 	bl	80066ca <UART_EndTransmit_IT>
    return;
 8006456:	e004      	b.n	8006462 <HAL_UART_IRQHandler+0x34a>
    return;
 8006458:	bf00      	nop
 800645a:	e002      	b.n	8006462 <HAL_UART_IRQHandler+0x34a>
      return;
 800645c:	bf00      	nop
 800645e:	e000      	b.n	8006462 <HAL_UART_IRQHandler+0x34a>
      return;
 8006460:	bf00      	nop
  }
}
 8006462:	3728      	adds	r7, #40	; 0x28
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}
 8006468:	08006605 	.word	0x08006605

0800646c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800646c:	b480      	push	{r7}
 800646e:	b083      	sub	sp, #12
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	bc80      	pop	{r7}
 800647c:	4770      	bx	lr

0800647e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr

08006490 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	460b      	mov	r3, r1
 800649a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bc80      	pop	{r7}
 80064a4:	4770      	bx	lr

080064a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b084      	sub	sp, #16
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	60f8      	str	r0, [r7, #12]
 80064ae:	60b9      	str	r1, [r7, #8]
 80064b0:	603b      	str	r3, [r7, #0]
 80064b2:	4613      	mov	r3, r2
 80064b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b6:	e02c      	b.n	8006512 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064b8:	69bb      	ldr	r3, [r7, #24]
 80064ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064be:	d028      	beq.n	8006512 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d007      	beq.n	80064d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80064c6:	f7fc ff7d 	bl	80033c4 <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d21d      	bcs.n	8006512 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68da      	ldr	r2, [r3, #12]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80064e4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	695a      	ldr	r2, [r3, #20]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 0201 	bic.w	r2, r2, #1
 80064f4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2220      	movs	r2, #32
 8006502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e00f      	b.n	8006532 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	4013      	ands	r3, r2
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	429a      	cmp	r2, r3
 8006520:	bf0c      	ite	eq
 8006522:	2301      	moveq	r3, #1
 8006524:	2300      	movne	r3, #0
 8006526:	b2db      	uxtb	r3, r3
 8006528:	461a      	mov	r2, r3
 800652a:	79fb      	ldrb	r3, [r7, #7]
 800652c:	429a      	cmp	r2, r3
 800652e:	d0c3      	beq.n	80064b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800653a:	b480      	push	{r7}
 800653c:	b085      	sub	sp, #20
 800653e:	af00      	add	r7, sp, #0
 8006540:	60f8      	str	r0, [r7, #12]
 8006542:	60b9      	str	r1, [r7, #8]
 8006544:	4613      	mov	r3, r2
 8006546:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	88fa      	ldrh	r2, [r7, #6]
 8006552:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2222      	movs	r2, #34	; 0x22
 8006564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68da      	ldr	r2, [r3, #12]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800657e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	695a      	ldr	r2, [r3, #20]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0201 	orr.w	r2, r2, #1
 800658e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0220 	orr.w	r2, r2, #32
 800659e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr

080065ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68da      	ldr	r2, [r3, #12]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	695a      	ldr	r2, [r3, #20]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 0201 	bic.w	r2, r2, #1
 80065d2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d107      	bne.n	80065ec <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68da      	ldr	r2, [r3, #12]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f022 0210 	bic.w	r2, r2, #16
 80065ea:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2220      	movs	r2, #32
 80065f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065fa:	bf00      	nop
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	bc80      	pop	{r7}
 8006602:	4770      	bx	lr

08006604 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006610:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f7ff ff2d 	bl	800647e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006624:	bf00      	nop
 8006626:	3710      	adds	r7, #16
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800662c:	b480      	push	{r7}
 800662e:	b085      	sub	sp, #20
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b21      	cmp	r3, #33	; 0x21
 800663e:	d13e      	bne.n	80066be <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006648:	d114      	bne.n	8006674 <UART_Transmit_IT+0x48>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d110      	bne.n	8006674 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	881b      	ldrh	r3, [r3, #0]
 800665c:	461a      	mov	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006666:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	1c9a      	adds	r2, r3, #2
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	621a      	str	r2, [r3, #32]
 8006672:	e008      	b.n	8006686 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	1c59      	adds	r1, r3, #1
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6211      	str	r1, [r2, #32]
 800667e:	781a      	ldrb	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800668a:	b29b      	uxth	r3, r3
 800668c:	3b01      	subs	r3, #1
 800668e:	b29b      	uxth	r3, r3
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	4619      	mov	r1, r3
 8006694:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10f      	bne.n	80066ba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68da      	ldr	r2, [r3, #12]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68da      	ldr	r2, [r3, #12]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80066ba:	2300      	movs	r3, #0
 80066bc:	e000      	b.n	80066c0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80066be:	2302      	movs	r3, #2
  }
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3714      	adds	r7, #20
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bc80      	pop	{r7}
 80066c8:	4770      	bx	lr

080066ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b082      	sub	sp, #8
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2220      	movs	r2, #32
 80066e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7ff febe 	bl	800646c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3708      	adds	r7, #8
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066fa:	b580      	push	{r7, lr}
 80066fc:	b086      	sub	sp, #24
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b22      	cmp	r3, #34	; 0x22
 800670c:	f040 8099 	bne.w	8006842 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006718:	d117      	bne.n	800674a <UART_Receive_IT+0x50>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d113      	bne.n	800674a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006722:	2300      	movs	r3, #0
 8006724:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	b29b      	uxth	r3, r3
 8006734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006738:	b29a      	uxth	r2, r3
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006742:	1c9a      	adds	r2, r3, #2
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	629a      	str	r2, [r3, #40]	; 0x28
 8006748:	e026      	b.n	8006798 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800674e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006750:	2300      	movs	r3, #0
 8006752:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800675c:	d007      	beq.n	800676e <UART_Receive_IT+0x74>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10a      	bne.n	800677c <UART_Receive_IT+0x82>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d106      	bne.n	800677c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	b2da      	uxtb	r2, r3
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	701a      	strb	r2, [r3, #0]
 800677a:	e008      	b.n	800678e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	b2db      	uxtb	r3, r3
 8006784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006788:	b2da      	uxtb	r2, r3
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800679c:	b29b      	uxth	r3, r3
 800679e:	3b01      	subs	r3, #1
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	4619      	mov	r1, r3
 80067a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d148      	bne.n	800683e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68da      	ldr	r2, [r3, #12]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f022 0220 	bic.w	r2, r2, #32
 80067ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68da      	ldr	r2, [r3, #12]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	695a      	ldr	r2, [r3, #20]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f022 0201 	bic.w	r2, r2, #1
 80067da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2220      	movs	r2, #32
 80067e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d123      	bne.n	8006834 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68da      	ldr	r2, [r3, #12]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 0210 	bic.w	r2, r2, #16
 8006800:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0310 	and.w	r3, r3, #16
 800680c:	2b10      	cmp	r3, #16
 800680e:	d10a      	bne.n	8006826 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006810:	2300      	movs	r3, #0
 8006812:	60fb      	str	r3, [r7, #12]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	60fb      	str	r3, [r7, #12]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800682a:	4619      	mov	r1, r3
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7ff fe2f 	bl	8006490 <HAL_UARTEx_RxEventCallback>
 8006832:	e002      	b.n	800683a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7fa fd1b 	bl	8001270 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	e002      	b.n	8006844 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	e000      	b.n	8006844 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006842:	2302      	movs	r3, #2
  }
}
 8006844:	4618      	mov	r0, r3
 8006846:	3718      	adds	r7, #24
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	430a      	orrs	r2, r1
 8006868:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	4313      	orrs	r3, r2
 800687a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006886:	f023 030c 	bic.w	r3, r3, #12
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	6812      	ldr	r2, [r2, #0]
 800688e:	68b9      	ldr	r1, [r7, #8]
 8006890:	430b      	orrs	r3, r1
 8006892:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a2c      	ldr	r2, [pc, #176]	; (8006960 <UART_SetConfig+0x114>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d103      	bne.n	80068bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80068b4:	f7fd ff18 	bl	80046e8 <HAL_RCC_GetPCLK2Freq>
 80068b8:	60f8      	str	r0, [r7, #12]
 80068ba:	e002      	b.n	80068c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80068bc:	f7fd ff00 	bl	80046c0 <HAL_RCC_GetPCLK1Freq>
 80068c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4613      	mov	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	009a      	lsls	r2, r3, #2
 80068cc:	441a      	add	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d8:	4a22      	ldr	r2, [pc, #136]	; (8006964 <UART_SetConfig+0x118>)
 80068da:	fba2 2303 	umull	r2, r3, r2, r3
 80068de:	095b      	lsrs	r3, r3, #5
 80068e0:	0119      	lsls	r1, r3, #4
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009a      	lsls	r2, r3, #2
 80068ec:	441a      	add	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068f8:	4b1a      	ldr	r3, [pc, #104]	; (8006964 <UART_SetConfig+0x118>)
 80068fa:	fba3 0302 	umull	r0, r3, r3, r2
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	2064      	movs	r0, #100	; 0x64
 8006902:	fb00 f303 	mul.w	r3, r0, r3
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	011b      	lsls	r3, r3, #4
 800690a:	3332      	adds	r3, #50	; 0x32
 800690c:	4a15      	ldr	r2, [pc, #84]	; (8006964 <UART_SetConfig+0x118>)
 800690e:	fba2 2303 	umull	r2, r3, r2, r3
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006918:	4419      	add	r1, r3
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4613      	mov	r3, r2
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	4413      	add	r3, r2
 8006922:	009a      	lsls	r2, r3, #2
 8006924:	441a      	add	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006930:	4b0c      	ldr	r3, [pc, #48]	; (8006964 <UART_SetConfig+0x118>)
 8006932:	fba3 0302 	umull	r0, r3, r3, r2
 8006936:	095b      	lsrs	r3, r3, #5
 8006938:	2064      	movs	r0, #100	; 0x64
 800693a:	fb00 f303 	mul.w	r3, r0, r3
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	011b      	lsls	r3, r3, #4
 8006942:	3332      	adds	r3, #50	; 0x32
 8006944:	4a07      	ldr	r2, [pc, #28]	; (8006964 <UART_SetConfig+0x118>)
 8006946:	fba2 2303 	umull	r2, r3, r2, r3
 800694a:	095b      	lsrs	r3, r3, #5
 800694c:	f003 020f 	and.w	r2, r3, #15
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	440a      	add	r2, r1
 8006956:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	40013800 	.word	0x40013800
 8006964:	51eb851f 	.word	0x51eb851f

08006968 <arm_pid_init_f32>:
 8006968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696a:	4604      	mov	r4, r0
 800696c:	6986      	ldr	r6, [r0, #24]
 800696e:	6a25      	ldr	r5, [r4, #32]
 8006970:	4630      	mov	r0, r6
 8006972:	460f      	mov	r7, r1
 8006974:	69e1      	ldr	r1, [r4, #28]
 8006976:	f7fa f9b1 	bl	8000cdc <__addsf3>
 800697a:	4629      	mov	r1, r5
 800697c:	f7fa f9ae 	bl	8000cdc <__addsf3>
 8006980:	4629      	mov	r1, r5
 8006982:	6020      	str	r0, [r4, #0]
 8006984:	4628      	mov	r0, r5
 8006986:	f7fa f9a9 	bl	8000cdc <__addsf3>
 800698a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800698e:	4601      	mov	r1, r0
 8006990:	4630      	mov	r0, r6
 8006992:	f7fa f9a1 	bl	8000cd8 <__aeabi_fsub>
 8006996:	60a5      	str	r5, [r4, #8]
 8006998:	6060      	str	r0, [r4, #4]
 800699a:	b167      	cbz	r7, 80069b6 <arm_pid_init_f32+0x4e>
 800699c:	2300      	movs	r3, #0
 800699e:	7323      	strb	r3, [r4, #12]
 80069a0:	7363      	strb	r3, [r4, #13]
 80069a2:	73a3      	strb	r3, [r4, #14]
 80069a4:	73e3      	strb	r3, [r4, #15]
 80069a6:	7423      	strb	r3, [r4, #16]
 80069a8:	7463      	strb	r3, [r4, #17]
 80069aa:	74a3      	strb	r3, [r4, #18]
 80069ac:	74e3      	strb	r3, [r4, #19]
 80069ae:	7523      	strb	r3, [r4, #20]
 80069b0:	7563      	strb	r3, [r4, #21]
 80069b2:	75a3      	strb	r3, [r4, #22]
 80069b4:	75e3      	strb	r3, [r4, #23]
 80069b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080069b8 <atof>:
 80069b8:	2100      	movs	r1, #0
 80069ba:	f001 badd 	b.w	8007f78 <strtod>
	...

080069c0 <__errno>:
 80069c0:	4b01      	ldr	r3, [pc, #4]	; (80069c8 <__errno+0x8>)
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20000018 	.word	0x20000018

080069cc <__libc_init_array>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	2600      	movs	r6, #0
 80069d0:	4d0c      	ldr	r5, [pc, #48]	; (8006a04 <__libc_init_array+0x38>)
 80069d2:	4c0d      	ldr	r4, [pc, #52]	; (8006a08 <__libc_init_array+0x3c>)
 80069d4:	1b64      	subs	r4, r4, r5
 80069d6:	10a4      	asrs	r4, r4, #2
 80069d8:	42a6      	cmp	r6, r4
 80069da:	d109      	bne.n	80069f0 <__libc_init_array+0x24>
 80069dc:	f004 f994 	bl	800ad08 <_init>
 80069e0:	2600      	movs	r6, #0
 80069e2:	4d0a      	ldr	r5, [pc, #40]	; (8006a0c <__libc_init_array+0x40>)
 80069e4:	4c0a      	ldr	r4, [pc, #40]	; (8006a10 <__libc_init_array+0x44>)
 80069e6:	1b64      	subs	r4, r4, r5
 80069e8:	10a4      	asrs	r4, r4, #2
 80069ea:	42a6      	cmp	r6, r4
 80069ec:	d105      	bne.n	80069fa <__libc_init_array+0x2e>
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069f4:	4798      	blx	r3
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7ee      	b.n	80069d8 <__libc_init_array+0xc>
 80069fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80069fe:	4798      	blx	r3
 8006a00:	3601      	adds	r6, #1
 8006a02:	e7f2      	b.n	80069ea <__libc_init_array+0x1e>
 8006a04:	0800b3dc 	.word	0x0800b3dc
 8006a08:	0800b3dc 	.word	0x0800b3dc
 8006a0c:	0800b3dc 	.word	0x0800b3dc
 8006a10:	0800b3e0 	.word	0x0800b3e0

08006a14 <memset>:
 8006a14:	4603      	mov	r3, r0
 8006a16:	4402      	add	r2, r0
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d100      	bne.n	8006a1e <memset+0xa>
 8006a1c:	4770      	bx	lr
 8006a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a22:	e7f9      	b.n	8006a18 <memset+0x4>

08006a24 <__cvt>:
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a2a:	461f      	mov	r7, r3
 8006a2c:	bfbb      	ittet	lt
 8006a2e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006a32:	461f      	movlt	r7, r3
 8006a34:	2300      	movge	r3, #0
 8006a36:	232d      	movlt	r3, #45	; 0x2d
 8006a38:	b088      	sub	sp, #32
 8006a3a:	4614      	mov	r4, r2
 8006a3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a3e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006a40:	7013      	strb	r3, [r2, #0]
 8006a42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a44:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006a48:	f023 0820 	bic.w	r8, r3, #32
 8006a4c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a50:	d005      	beq.n	8006a5e <__cvt+0x3a>
 8006a52:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a56:	d100      	bne.n	8006a5a <__cvt+0x36>
 8006a58:	3501      	adds	r5, #1
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e000      	b.n	8006a60 <__cvt+0x3c>
 8006a5e:	2303      	movs	r3, #3
 8006a60:	aa07      	add	r2, sp, #28
 8006a62:	9204      	str	r2, [sp, #16]
 8006a64:	aa06      	add	r2, sp, #24
 8006a66:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006a6a:	e9cd 3500 	strd	r3, r5, [sp]
 8006a6e:	4622      	mov	r2, r4
 8006a70:	463b      	mov	r3, r7
 8006a72:	f001 fb1d 	bl	80080b0 <_dtoa_r>
 8006a76:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a7a:	4606      	mov	r6, r0
 8006a7c:	d102      	bne.n	8006a84 <__cvt+0x60>
 8006a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a80:	07db      	lsls	r3, r3, #31
 8006a82:	d522      	bpl.n	8006aca <__cvt+0xa6>
 8006a84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a88:	eb06 0905 	add.w	r9, r6, r5
 8006a8c:	d110      	bne.n	8006ab0 <__cvt+0x8c>
 8006a8e:	7833      	ldrb	r3, [r6, #0]
 8006a90:	2b30      	cmp	r3, #48	; 0x30
 8006a92:	d10a      	bne.n	8006aaa <__cvt+0x86>
 8006a94:	2200      	movs	r2, #0
 8006a96:	2300      	movs	r3, #0
 8006a98:	4620      	mov	r0, r4
 8006a9a:	4639      	mov	r1, r7
 8006a9c:	f7fa f838 	bl	8000b10 <__aeabi_dcmpeq>
 8006aa0:	b918      	cbnz	r0, 8006aaa <__cvt+0x86>
 8006aa2:	f1c5 0501 	rsb	r5, r5, #1
 8006aa6:	f8ca 5000 	str.w	r5, [sl]
 8006aaa:	f8da 3000 	ldr.w	r3, [sl]
 8006aae:	4499      	add	r9, r3
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	4639      	mov	r1, r7
 8006ab8:	f7fa f82a 	bl	8000b10 <__aeabi_dcmpeq>
 8006abc:	b108      	cbz	r0, 8006ac2 <__cvt+0x9e>
 8006abe:	f8cd 901c 	str.w	r9, [sp, #28]
 8006ac2:	2230      	movs	r2, #48	; 0x30
 8006ac4:	9b07      	ldr	r3, [sp, #28]
 8006ac6:	454b      	cmp	r3, r9
 8006ac8:	d307      	bcc.n	8006ada <__cvt+0xb6>
 8006aca:	4630      	mov	r0, r6
 8006acc:	9b07      	ldr	r3, [sp, #28]
 8006ace:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ad0:	1b9b      	subs	r3, r3, r6
 8006ad2:	6013      	str	r3, [r2, #0]
 8006ad4:	b008      	add	sp, #32
 8006ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ada:	1c59      	adds	r1, r3, #1
 8006adc:	9107      	str	r1, [sp, #28]
 8006ade:	701a      	strb	r2, [r3, #0]
 8006ae0:	e7f0      	b.n	8006ac4 <__cvt+0xa0>

08006ae2 <__exponent>:
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ae6:	2900      	cmp	r1, #0
 8006ae8:	f803 2b02 	strb.w	r2, [r3], #2
 8006aec:	bfb6      	itet	lt
 8006aee:	222d      	movlt	r2, #45	; 0x2d
 8006af0:	222b      	movge	r2, #43	; 0x2b
 8006af2:	4249      	neglt	r1, r1
 8006af4:	2909      	cmp	r1, #9
 8006af6:	7042      	strb	r2, [r0, #1]
 8006af8:	dd2b      	ble.n	8006b52 <__exponent+0x70>
 8006afa:	f10d 0407 	add.w	r4, sp, #7
 8006afe:	46a4      	mov	ip, r4
 8006b00:	270a      	movs	r7, #10
 8006b02:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b06:	460a      	mov	r2, r1
 8006b08:	46a6      	mov	lr, r4
 8006b0a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b0e:	2a63      	cmp	r2, #99	; 0x63
 8006b10:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006b14:	4631      	mov	r1, r6
 8006b16:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b1e:	dcf0      	bgt.n	8006b02 <__exponent+0x20>
 8006b20:	3130      	adds	r1, #48	; 0x30
 8006b22:	f1ae 0502 	sub.w	r5, lr, #2
 8006b26:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	1c44      	adds	r4, r0, #1
 8006b2e:	4561      	cmp	r1, ip
 8006b30:	d30a      	bcc.n	8006b48 <__exponent+0x66>
 8006b32:	f10d 0209 	add.w	r2, sp, #9
 8006b36:	eba2 020e 	sub.w	r2, r2, lr
 8006b3a:	4565      	cmp	r5, ip
 8006b3c:	bf88      	it	hi
 8006b3e:	2200      	movhi	r2, #0
 8006b40:	4413      	add	r3, r2
 8006b42:	1a18      	subs	r0, r3, r0
 8006b44:	b003      	add	sp, #12
 8006b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b4c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b50:	e7ed      	b.n	8006b2e <__exponent+0x4c>
 8006b52:	2330      	movs	r3, #48	; 0x30
 8006b54:	3130      	adds	r1, #48	; 0x30
 8006b56:	7083      	strb	r3, [r0, #2]
 8006b58:	70c1      	strb	r1, [r0, #3]
 8006b5a:	1d03      	adds	r3, r0, #4
 8006b5c:	e7f1      	b.n	8006b42 <__exponent+0x60>
	...

08006b60 <_printf_float>:
 8006b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b64:	b091      	sub	sp, #68	; 0x44
 8006b66:	460c      	mov	r4, r1
 8006b68:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006b6c:	4616      	mov	r6, r2
 8006b6e:	461f      	mov	r7, r3
 8006b70:	4605      	mov	r5, r0
 8006b72:	f002 fbf1 	bl	8009358 <_localeconv_r>
 8006b76:	6803      	ldr	r3, [r0, #0]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b7c:	f7f9 fae8 	bl	8000150 <strlen>
 8006b80:	2300      	movs	r3, #0
 8006b82:	930e      	str	r3, [sp, #56]	; 0x38
 8006b84:	f8d8 3000 	ldr.w	r3, [r8]
 8006b88:	900a      	str	r0, [sp, #40]	; 0x28
 8006b8a:	3307      	adds	r3, #7
 8006b8c:	f023 0307 	bic.w	r3, r3, #7
 8006b90:	f103 0208 	add.w	r2, r3, #8
 8006b94:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006b98:	f8d4 b000 	ldr.w	fp, [r4]
 8006b9c:	f8c8 2000 	str.w	r2, [r8]
 8006ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ba8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006bac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006bb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bb6:	4640      	mov	r0, r8
 8006bb8:	4b9c      	ldr	r3, [pc, #624]	; (8006e2c <_printf_float+0x2cc>)
 8006bba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bbc:	f7f9 ffda 	bl	8000b74 <__aeabi_dcmpun>
 8006bc0:	bb70      	cbnz	r0, 8006c20 <_printf_float+0xc0>
 8006bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc6:	4640      	mov	r0, r8
 8006bc8:	4b98      	ldr	r3, [pc, #608]	; (8006e2c <_printf_float+0x2cc>)
 8006bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bcc:	f7f9 ffb4 	bl	8000b38 <__aeabi_dcmple>
 8006bd0:	bb30      	cbnz	r0, 8006c20 <_printf_float+0xc0>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	4651      	mov	r1, sl
 8006bda:	f7f9 ffa3 	bl	8000b24 <__aeabi_dcmplt>
 8006bde:	b110      	cbz	r0, 8006be6 <_printf_float+0x86>
 8006be0:	232d      	movs	r3, #45	; 0x2d
 8006be2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006be6:	4b92      	ldr	r3, [pc, #584]	; (8006e30 <_printf_float+0x2d0>)
 8006be8:	4892      	ldr	r0, [pc, #584]	; (8006e34 <_printf_float+0x2d4>)
 8006bea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006bee:	bf94      	ite	ls
 8006bf0:	4698      	movls	r8, r3
 8006bf2:	4680      	movhi	r8, r0
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	f04f 0a00 	mov.w	sl, #0
 8006bfa:	6123      	str	r3, [r4, #16]
 8006bfc:	f02b 0304 	bic.w	r3, fp, #4
 8006c00:	6023      	str	r3, [r4, #0]
 8006c02:	4633      	mov	r3, r6
 8006c04:	4621      	mov	r1, r4
 8006c06:	4628      	mov	r0, r5
 8006c08:	9700      	str	r7, [sp, #0]
 8006c0a:	aa0f      	add	r2, sp, #60	; 0x3c
 8006c0c:	f000 f9d4 	bl	8006fb8 <_printf_common>
 8006c10:	3001      	adds	r0, #1
 8006c12:	f040 8090 	bne.w	8006d36 <_printf_float+0x1d6>
 8006c16:	f04f 30ff 	mov.w	r0, #4294967295
 8006c1a:	b011      	add	sp, #68	; 0x44
 8006c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c20:	4642      	mov	r2, r8
 8006c22:	4653      	mov	r3, sl
 8006c24:	4640      	mov	r0, r8
 8006c26:	4651      	mov	r1, sl
 8006c28:	f7f9 ffa4 	bl	8000b74 <__aeabi_dcmpun>
 8006c2c:	b148      	cbz	r0, 8006c42 <_printf_float+0xe2>
 8006c2e:	f1ba 0f00 	cmp.w	sl, #0
 8006c32:	bfb8      	it	lt
 8006c34:	232d      	movlt	r3, #45	; 0x2d
 8006c36:	4880      	ldr	r0, [pc, #512]	; (8006e38 <_printf_float+0x2d8>)
 8006c38:	bfb8      	it	lt
 8006c3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c3e:	4b7f      	ldr	r3, [pc, #508]	; (8006e3c <_printf_float+0x2dc>)
 8006c40:	e7d3      	b.n	8006bea <_printf_float+0x8a>
 8006c42:	6863      	ldr	r3, [r4, #4]
 8006c44:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	d142      	bne.n	8006cd2 <_printf_float+0x172>
 8006c4c:	2306      	movs	r3, #6
 8006c4e:	6063      	str	r3, [r4, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	9206      	str	r2, [sp, #24]
 8006c54:	aa0e      	add	r2, sp, #56	; 0x38
 8006c56:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006c5a:	aa0d      	add	r2, sp, #52	; 0x34
 8006c5c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006c60:	9203      	str	r2, [sp, #12]
 8006c62:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006c66:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006c6a:	6023      	str	r3, [r4, #0]
 8006c6c:	6863      	ldr	r3, [r4, #4]
 8006c6e:	4642      	mov	r2, r8
 8006c70:	9300      	str	r3, [sp, #0]
 8006c72:	4628      	mov	r0, r5
 8006c74:	4653      	mov	r3, sl
 8006c76:	910b      	str	r1, [sp, #44]	; 0x2c
 8006c78:	f7ff fed4 	bl	8006a24 <__cvt>
 8006c7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c7e:	4680      	mov	r8, r0
 8006c80:	2947      	cmp	r1, #71	; 0x47
 8006c82:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006c84:	d108      	bne.n	8006c98 <_printf_float+0x138>
 8006c86:	1cc8      	adds	r0, r1, #3
 8006c88:	db02      	blt.n	8006c90 <_printf_float+0x130>
 8006c8a:	6863      	ldr	r3, [r4, #4]
 8006c8c:	4299      	cmp	r1, r3
 8006c8e:	dd40      	ble.n	8006d12 <_printf_float+0x1b2>
 8006c90:	f1a9 0902 	sub.w	r9, r9, #2
 8006c94:	fa5f f989 	uxtb.w	r9, r9
 8006c98:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006c9c:	d81f      	bhi.n	8006cde <_printf_float+0x17e>
 8006c9e:	464a      	mov	r2, r9
 8006ca0:	3901      	subs	r1, #1
 8006ca2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ca6:	910d      	str	r1, [sp, #52]	; 0x34
 8006ca8:	f7ff ff1b 	bl	8006ae2 <__exponent>
 8006cac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cae:	4682      	mov	sl, r0
 8006cb0:	1813      	adds	r3, r2, r0
 8006cb2:	2a01      	cmp	r2, #1
 8006cb4:	6123      	str	r3, [r4, #16]
 8006cb6:	dc02      	bgt.n	8006cbe <_printf_float+0x15e>
 8006cb8:	6822      	ldr	r2, [r4, #0]
 8006cba:	07d2      	lsls	r2, r2, #31
 8006cbc:	d501      	bpl.n	8006cc2 <_printf_float+0x162>
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	6123      	str	r3, [r4, #16]
 8006cc2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d09b      	beq.n	8006c02 <_printf_float+0xa2>
 8006cca:	232d      	movs	r3, #45	; 0x2d
 8006ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cd0:	e797      	b.n	8006c02 <_printf_float+0xa2>
 8006cd2:	2947      	cmp	r1, #71	; 0x47
 8006cd4:	d1bc      	bne.n	8006c50 <_printf_float+0xf0>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1ba      	bne.n	8006c50 <_printf_float+0xf0>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e7b7      	b.n	8006c4e <_printf_float+0xee>
 8006cde:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006ce2:	d118      	bne.n	8006d16 <_printf_float+0x1b6>
 8006ce4:	2900      	cmp	r1, #0
 8006ce6:	6863      	ldr	r3, [r4, #4]
 8006ce8:	dd0b      	ble.n	8006d02 <_printf_float+0x1a2>
 8006cea:	6121      	str	r1, [r4, #16]
 8006cec:	b913      	cbnz	r3, 8006cf4 <_printf_float+0x194>
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	07d0      	lsls	r0, r2, #31
 8006cf2:	d502      	bpl.n	8006cfa <_printf_float+0x19a>
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	440b      	add	r3, r1
 8006cf8:	6123      	str	r3, [r4, #16]
 8006cfa:	f04f 0a00 	mov.w	sl, #0
 8006cfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d00:	e7df      	b.n	8006cc2 <_printf_float+0x162>
 8006d02:	b913      	cbnz	r3, 8006d0a <_printf_float+0x1aa>
 8006d04:	6822      	ldr	r2, [r4, #0]
 8006d06:	07d2      	lsls	r2, r2, #31
 8006d08:	d501      	bpl.n	8006d0e <_printf_float+0x1ae>
 8006d0a:	3302      	adds	r3, #2
 8006d0c:	e7f4      	b.n	8006cf8 <_printf_float+0x198>
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e7f2      	b.n	8006cf8 <_printf_float+0x198>
 8006d12:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006d16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d18:	4299      	cmp	r1, r3
 8006d1a:	db05      	blt.n	8006d28 <_printf_float+0x1c8>
 8006d1c:	6823      	ldr	r3, [r4, #0]
 8006d1e:	6121      	str	r1, [r4, #16]
 8006d20:	07d8      	lsls	r0, r3, #31
 8006d22:	d5ea      	bpl.n	8006cfa <_printf_float+0x19a>
 8006d24:	1c4b      	adds	r3, r1, #1
 8006d26:	e7e7      	b.n	8006cf8 <_printf_float+0x198>
 8006d28:	2900      	cmp	r1, #0
 8006d2a:	bfcc      	ite	gt
 8006d2c:	2201      	movgt	r2, #1
 8006d2e:	f1c1 0202 	rsble	r2, r1, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	e7e0      	b.n	8006cf8 <_printf_float+0x198>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	055a      	lsls	r2, r3, #21
 8006d3a:	d407      	bmi.n	8006d4c <_printf_float+0x1ec>
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	4642      	mov	r2, r8
 8006d40:	4631      	mov	r1, r6
 8006d42:	4628      	mov	r0, r5
 8006d44:	47b8      	blx	r7
 8006d46:	3001      	adds	r0, #1
 8006d48:	d12b      	bne.n	8006da2 <_printf_float+0x242>
 8006d4a:	e764      	b.n	8006c16 <_printf_float+0xb6>
 8006d4c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d50:	f240 80dd 	bls.w	8006f0e <_printf_float+0x3ae>
 8006d54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f7f9 fed8 	bl	8000b10 <__aeabi_dcmpeq>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	d033      	beq.n	8006dcc <_printf_float+0x26c>
 8006d64:	2301      	movs	r3, #1
 8006d66:	4631      	mov	r1, r6
 8006d68:	4628      	mov	r0, r5
 8006d6a:	4a35      	ldr	r2, [pc, #212]	; (8006e40 <_printf_float+0x2e0>)
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f af51 	beq.w	8006c16 <_printf_float+0xb6>
 8006d74:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	db02      	blt.n	8006d82 <_printf_float+0x222>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	07d8      	lsls	r0, r3, #31
 8006d80:	d50f      	bpl.n	8006da2 <_printf_float+0x242>
 8006d82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d86:	4631      	mov	r1, r6
 8006d88:	4628      	mov	r0, r5
 8006d8a:	47b8      	blx	r7
 8006d8c:	3001      	adds	r0, #1
 8006d8e:	f43f af42 	beq.w	8006c16 <_printf_float+0xb6>
 8006d92:	f04f 0800 	mov.w	r8, #0
 8006d96:	f104 091a 	add.w	r9, r4, #26
 8006d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	4543      	cmp	r3, r8
 8006da0:	dc09      	bgt.n	8006db6 <_printf_float+0x256>
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	079b      	lsls	r3, r3, #30
 8006da6:	f100 8102 	bmi.w	8006fae <_printf_float+0x44e>
 8006daa:	68e0      	ldr	r0, [r4, #12]
 8006dac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dae:	4298      	cmp	r0, r3
 8006db0:	bfb8      	it	lt
 8006db2:	4618      	movlt	r0, r3
 8006db4:	e731      	b.n	8006c1a <_printf_float+0xba>
 8006db6:	2301      	movs	r3, #1
 8006db8:	464a      	mov	r2, r9
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f43f af28 	beq.w	8006c16 <_printf_float+0xb6>
 8006dc6:	f108 0801 	add.w	r8, r8, #1
 8006dca:	e7e6      	b.n	8006d9a <_printf_float+0x23a>
 8006dcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	dc38      	bgt.n	8006e44 <_printf_float+0x2e4>
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	4a19      	ldr	r2, [pc, #100]	; (8006e40 <_printf_float+0x2e0>)
 8006dda:	47b8      	blx	r7
 8006ddc:	3001      	adds	r0, #1
 8006dde:	f43f af1a 	beq.w	8006c16 <_printf_float+0xb6>
 8006de2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006de6:	4313      	orrs	r3, r2
 8006de8:	d102      	bne.n	8006df0 <_printf_float+0x290>
 8006dea:	6823      	ldr	r3, [r4, #0]
 8006dec:	07d9      	lsls	r1, r3, #31
 8006dee:	d5d8      	bpl.n	8006da2 <_printf_float+0x242>
 8006df0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006df4:	4631      	mov	r1, r6
 8006df6:	4628      	mov	r0, r5
 8006df8:	47b8      	blx	r7
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	f43f af0b 	beq.w	8006c16 <_printf_float+0xb6>
 8006e00:	f04f 0900 	mov.w	r9, #0
 8006e04:	f104 0a1a 	add.w	sl, r4, #26
 8006e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e0a:	425b      	negs	r3, r3
 8006e0c:	454b      	cmp	r3, r9
 8006e0e:	dc01      	bgt.n	8006e14 <_printf_float+0x2b4>
 8006e10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e12:	e794      	b.n	8006d3e <_printf_float+0x1de>
 8006e14:	2301      	movs	r3, #1
 8006e16:	4652      	mov	r2, sl
 8006e18:	4631      	mov	r1, r6
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	47b8      	blx	r7
 8006e1e:	3001      	adds	r0, #1
 8006e20:	f43f aef9 	beq.w	8006c16 <_printf_float+0xb6>
 8006e24:	f109 0901 	add.w	r9, r9, #1
 8006e28:	e7ee      	b.n	8006e08 <_printf_float+0x2a8>
 8006e2a:	bf00      	nop
 8006e2c:	7fefffff 	.word	0x7fefffff
 8006e30:	0800af30 	.word	0x0800af30
 8006e34:	0800af34 	.word	0x0800af34
 8006e38:	0800af3c 	.word	0x0800af3c
 8006e3c:	0800af38 	.word	0x0800af38
 8006e40:	0800af40 	.word	0x0800af40
 8006e44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	bfa8      	it	ge
 8006e4c:	461a      	movge	r2, r3
 8006e4e:	2a00      	cmp	r2, #0
 8006e50:	4691      	mov	r9, r2
 8006e52:	dc37      	bgt.n	8006ec4 <_printf_float+0x364>
 8006e54:	f04f 0b00 	mov.w	fp, #0
 8006e58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e5c:	f104 021a 	add.w	r2, r4, #26
 8006e60:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006e64:	ebaa 0309 	sub.w	r3, sl, r9
 8006e68:	455b      	cmp	r3, fp
 8006e6a:	dc33      	bgt.n	8006ed4 <_printf_float+0x374>
 8006e6c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e70:	429a      	cmp	r2, r3
 8006e72:	db3b      	blt.n	8006eec <_printf_float+0x38c>
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	07da      	lsls	r2, r3, #31
 8006e78:	d438      	bmi.n	8006eec <_printf_float+0x38c>
 8006e7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e7c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e7e:	eba2 030a 	sub.w	r3, r2, sl
 8006e82:	eba2 0901 	sub.w	r9, r2, r1
 8006e86:	4599      	cmp	r9, r3
 8006e88:	bfa8      	it	ge
 8006e8a:	4699      	movge	r9, r3
 8006e8c:	f1b9 0f00 	cmp.w	r9, #0
 8006e90:	dc34      	bgt.n	8006efc <_printf_float+0x39c>
 8006e92:	f04f 0800 	mov.w	r8, #0
 8006e96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e9a:	f104 0a1a 	add.w	sl, r4, #26
 8006e9e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006ea2:	1a9b      	subs	r3, r3, r2
 8006ea4:	eba3 0309 	sub.w	r3, r3, r9
 8006ea8:	4543      	cmp	r3, r8
 8006eaa:	f77f af7a 	ble.w	8006da2 <_printf_float+0x242>
 8006eae:	2301      	movs	r3, #1
 8006eb0:	4652      	mov	r2, sl
 8006eb2:	4631      	mov	r1, r6
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	47b8      	blx	r7
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f43f aeac 	beq.w	8006c16 <_printf_float+0xb6>
 8006ebe:	f108 0801 	add.w	r8, r8, #1
 8006ec2:	e7ec      	b.n	8006e9e <_printf_float+0x33e>
 8006ec4:	4613      	mov	r3, r2
 8006ec6:	4631      	mov	r1, r6
 8006ec8:	4642      	mov	r2, r8
 8006eca:	4628      	mov	r0, r5
 8006ecc:	47b8      	blx	r7
 8006ece:	3001      	adds	r0, #1
 8006ed0:	d1c0      	bne.n	8006e54 <_printf_float+0x2f4>
 8006ed2:	e6a0      	b.n	8006c16 <_printf_float+0xb6>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4628      	mov	r0, r5
 8006eda:	920b      	str	r2, [sp, #44]	; 0x2c
 8006edc:	47b8      	blx	r7
 8006ede:	3001      	adds	r0, #1
 8006ee0:	f43f ae99 	beq.w	8006c16 <_printf_float+0xb6>
 8006ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ee6:	f10b 0b01 	add.w	fp, fp, #1
 8006eea:	e7b9      	b.n	8006e60 <_printf_float+0x300>
 8006eec:	4631      	mov	r1, r6
 8006eee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	47b8      	blx	r7
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d1bf      	bne.n	8006e7a <_printf_float+0x31a>
 8006efa:	e68c      	b.n	8006c16 <_printf_float+0xb6>
 8006efc:	464b      	mov	r3, r9
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	eb08 020a 	add.w	r2, r8, sl
 8006f06:	47b8      	blx	r7
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d1c2      	bne.n	8006e92 <_printf_float+0x332>
 8006f0c:	e683      	b.n	8006c16 <_printf_float+0xb6>
 8006f0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f10:	2a01      	cmp	r2, #1
 8006f12:	dc01      	bgt.n	8006f18 <_printf_float+0x3b8>
 8006f14:	07db      	lsls	r3, r3, #31
 8006f16:	d537      	bpl.n	8006f88 <_printf_float+0x428>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	4642      	mov	r2, r8
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	4628      	mov	r0, r5
 8006f20:	47b8      	blx	r7
 8006f22:	3001      	adds	r0, #1
 8006f24:	f43f ae77 	beq.w	8006c16 <_printf_float+0xb6>
 8006f28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f2c:	4631      	mov	r1, r6
 8006f2e:	4628      	mov	r0, r5
 8006f30:	47b8      	blx	r7
 8006f32:	3001      	adds	r0, #1
 8006f34:	f43f ae6f 	beq.w	8006c16 <_printf_float+0xb6>
 8006f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2300      	movs	r3, #0
 8006f40:	f7f9 fde6 	bl	8000b10 <__aeabi_dcmpeq>
 8006f44:	b9d8      	cbnz	r0, 8006f7e <_printf_float+0x41e>
 8006f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f48:	f108 0201 	add.w	r2, r8, #1
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	4631      	mov	r1, r6
 8006f50:	4628      	mov	r0, r5
 8006f52:	47b8      	blx	r7
 8006f54:	3001      	adds	r0, #1
 8006f56:	d10e      	bne.n	8006f76 <_printf_float+0x416>
 8006f58:	e65d      	b.n	8006c16 <_printf_float+0xb6>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	464a      	mov	r2, r9
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4628      	mov	r0, r5
 8006f62:	47b8      	blx	r7
 8006f64:	3001      	adds	r0, #1
 8006f66:	f43f ae56 	beq.w	8006c16 <_printf_float+0xb6>
 8006f6a:	f108 0801 	add.w	r8, r8, #1
 8006f6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f70:	3b01      	subs	r3, #1
 8006f72:	4543      	cmp	r3, r8
 8006f74:	dcf1      	bgt.n	8006f5a <_printf_float+0x3fa>
 8006f76:	4653      	mov	r3, sl
 8006f78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f7c:	e6e0      	b.n	8006d40 <_printf_float+0x1e0>
 8006f7e:	f04f 0800 	mov.w	r8, #0
 8006f82:	f104 091a 	add.w	r9, r4, #26
 8006f86:	e7f2      	b.n	8006f6e <_printf_float+0x40e>
 8006f88:	2301      	movs	r3, #1
 8006f8a:	4642      	mov	r2, r8
 8006f8c:	e7df      	b.n	8006f4e <_printf_float+0x3ee>
 8006f8e:	2301      	movs	r3, #1
 8006f90:	464a      	mov	r2, r9
 8006f92:	4631      	mov	r1, r6
 8006f94:	4628      	mov	r0, r5
 8006f96:	47b8      	blx	r7
 8006f98:	3001      	adds	r0, #1
 8006f9a:	f43f ae3c 	beq.w	8006c16 <_printf_float+0xb6>
 8006f9e:	f108 0801 	add.w	r8, r8, #1
 8006fa2:	68e3      	ldr	r3, [r4, #12]
 8006fa4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006fa6:	1a5b      	subs	r3, r3, r1
 8006fa8:	4543      	cmp	r3, r8
 8006faa:	dcf0      	bgt.n	8006f8e <_printf_float+0x42e>
 8006fac:	e6fd      	b.n	8006daa <_printf_float+0x24a>
 8006fae:	f04f 0800 	mov.w	r8, #0
 8006fb2:	f104 0919 	add.w	r9, r4, #25
 8006fb6:	e7f4      	b.n	8006fa2 <_printf_float+0x442>

08006fb8 <_printf_common>:
 8006fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	4699      	mov	r9, r3
 8006fc0:	688a      	ldr	r2, [r1, #8]
 8006fc2:	690b      	ldr	r3, [r1, #16]
 8006fc4:	4607      	mov	r7, r0
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	bfb8      	it	lt
 8006fca:	4613      	movlt	r3, r2
 8006fcc:	6033      	str	r3, [r6, #0]
 8006fce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fd8:	b10a      	cbz	r2, 8006fde <_printf_common+0x26>
 8006fda:	3301      	adds	r3, #1
 8006fdc:	6033      	str	r3, [r6, #0]
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	0699      	lsls	r1, r3, #26
 8006fe2:	bf42      	ittt	mi
 8006fe4:	6833      	ldrmi	r3, [r6, #0]
 8006fe6:	3302      	addmi	r3, #2
 8006fe8:	6033      	strmi	r3, [r6, #0]
 8006fea:	6825      	ldr	r5, [r4, #0]
 8006fec:	f015 0506 	ands.w	r5, r5, #6
 8006ff0:	d106      	bne.n	8007000 <_printf_common+0x48>
 8006ff2:	f104 0a19 	add.w	sl, r4, #25
 8006ff6:	68e3      	ldr	r3, [r4, #12]
 8006ff8:	6832      	ldr	r2, [r6, #0]
 8006ffa:	1a9b      	subs	r3, r3, r2
 8006ffc:	42ab      	cmp	r3, r5
 8006ffe:	dc28      	bgt.n	8007052 <_printf_common+0x9a>
 8007000:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007004:	1e13      	subs	r3, r2, #0
 8007006:	6822      	ldr	r2, [r4, #0]
 8007008:	bf18      	it	ne
 800700a:	2301      	movne	r3, #1
 800700c:	0692      	lsls	r2, r2, #26
 800700e:	d42d      	bmi.n	800706c <_printf_common+0xb4>
 8007010:	4649      	mov	r1, r9
 8007012:	4638      	mov	r0, r7
 8007014:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007018:	47c0      	blx	r8
 800701a:	3001      	adds	r0, #1
 800701c:	d020      	beq.n	8007060 <_printf_common+0xa8>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	68e5      	ldr	r5, [r4, #12]
 8007022:	f003 0306 	and.w	r3, r3, #6
 8007026:	2b04      	cmp	r3, #4
 8007028:	bf18      	it	ne
 800702a:	2500      	movne	r5, #0
 800702c:	6832      	ldr	r2, [r6, #0]
 800702e:	f04f 0600 	mov.w	r6, #0
 8007032:	68a3      	ldr	r3, [r4, #8]
 8007034:	bf08      	it	eq
 8007036:	1aad      	subeq	r5, r5, r2
 8007038:	6922      	ldr	r2, [r4, #16]
 800703a:	bf08      	it	eq
 800703c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007040:	4293      	cmp	r3, r2
 8007042:	bfc4      	itt	gt
 8007044:	1a9b      	subgt	r3, r3, r2
 8007046:	18ed      	addgt	r5, r5, r3
 8007048:	341a      	adds	r4, #26
 800704a:	42b5      	cmp	r5, r6
 800704c:	d11a      	bne.n	8007084 <_printf_common+0xcc>
 800704e:	2000      	movs	r0, #0
 8007050:	e008      	b.n	8007064 <_printf_common+0xac>
 8007052:	2301      	movs	r3, #1
 8007054:	4652      	mov	r2, sl
 8007056:	4649      	mov	r1, r9
 8007058:	4638      	mov	r0, r7
 800705a:	47c0      	blx	r8
 800705c:	3001      	adds	r0, #1
 800705e:	d103      	bne.n	8007068 <_printf_common+0xb0>
 8007060:	f04f 30ff 	mov.w	r0, #4294967295
 8007064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007068:	3501      	adds	r5, #1
 800706a:	e7c4      	b.n	8006ff6 <_printf_common+0x3e>
 800706c:	2030      	movs	r0, #48	; 0x30
 800706e:	18e1      	adds	r1, r4, r3
 8007070:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800707a:	4422      	add	r2, r4
 800707c:	3302      	adds	r3, #2
 800707e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007082:	e7c5      	b.n	8007010 <_printf_common+0x58>
 8007084:	2301      	movs	r3, #1
 8007086:	4622      	mov	r2, r4
 8007088:	4649      	mov	r1, r9
 800708a:	4638      	mov	r0, r7
 800708c:	47c0      	blx	r8
 800708e:	3001      	adds	r0, #1
 8007090:	d0e6      	beq.n	8007060 <_printf_common+0xa8>
 8007092:	3601      	adds	r6, #1
 8007094:	e7d9      	b.n	800704a <_printf_common+0x92>
	...

08007098 <_printf_i>:
 8007098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800709c:	460c      	mov	r4, r1
 800709e:	7e27      	ldrb	r7, [r4, #24]
 80070a0:	4691      	mov	r9, r2
 80070a2:	2f78      	cmp	r7, #120	; 0x78
 80070a4:	4680      	mov	r8, r0
 80070a6:	469a      	mov	sl, r3
 80070a8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80070aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070ae:	d807      	bhi.n	80070c0 <_printf_i+0x28>
 80070b0:	2f62      	cmp	r7, #98	; 0x62
 80070b2:	d80a      	bhi.n	80070ca <_printf_i+0x32>
 80070b4:	2f00      	cmp	r7, #0
 80070b6:	f000 80d9 	beq.w	800726c <_printf_i+0x1d4>
 80070ba:	2f58      	cmp	r7, #88	; 0x58
 80070bc:	f000 80a4 	beq.w	8007208 <_printf_i+0x170>
 80070c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070c8:	e03a      	b.n	8007140 <_printf_i+0xa8>
 80070ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ce:	2b15      	cmp	r3, #21
 80070d0:	d8f6      	bhi.n	80070c0 <_printf_i+0x28>
 80070d2:	a001      	add	r0, pc, #4	; (adr r0, 80070d8 <_printf_i+0x40>)
 80070d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80070d8:	08007131 	.word	0x08007131
 80070dc:	08007145 	.word	0x08007145
 80070e0:	080070c1 	.word	0x080070c1
 80070e4:	080070c1 	.word	0x080070c1
 80070e8:	080070c1 	.word	0x080070c1
 80070ec:	080070c1 	.word	0x080070c1
 80070f0:	08007145 	.word	0x08007145
 80070f4:	080070c1 	.word	0x080070c1
 80070f8:	080070c1 	.word	0x080070c1
 80070fc:	080070c1 	.word	0x080070c1
 8007100:	080070c1 	.word	0x080070c1
 8007104:	08007253 	.word	0x08007253
 8007108:	08007175 	.word	0x08007175
 800710c:	08007235 	.word	0x08007235
 8007110:	080070c1 	.word	0x080070c1
 8007114:	080070c1 	.word	0x080070c1
 8007118:	08007275 	.word	0x08007275
 800711c:	080070c1 	.word	0x080070c1
 8007120:	08007175 	.word	0x08007175
 8007124:	080070c1 	.word	0x080070c1
 8007128:	080070c1 	.word	0x080070c1
 800712c:	0800723d 	.word	0x0800723d
 8007130:	680b      	ldr	r3, [r1, #0]
 8007132:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007136:	1d1a      	adds	r2, r3, #4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	600a      	str	r2, [r1, #0]
 800713c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007140:	2301      	movs	r3, #1
 8007142:	e0a4      	b.n	800728e <_printf_i+0x1f6>
 8007144:	6825      	ldr	r5, [r4, #0]
 8007146:	6808      	ldr	r0, [r1, #0]
 8007148:	062e      	lsls	r6, r5, #24
 800714a:	f100 0304 	add.w	r3, r0, #4
 800714e:	d50a      	bpl.n	8007166 <_printf_i+0xce>
 8007150:	6805      	ldr	r5, [r0, #0]
 8007152:	600b      	str	r3, [r1, #0]
 8007154:	2d00      	cmp	r5, #0
 8007156:	da03      	bge.n	8007160 <_printf_i+0xc8>
 8007158:	232d      	movs	r3, #45	; 0x2d
 800715a:	426d      	negs	r5, r5
 800715c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007160:	230a      	movs	r3, #10
 8007162:	485e      	ldr	r0, [pc, #376]	; (80072dc <_printf_i+0x244>)
 8007164:	e019      	b.n	800719a <_printf_i+0x102>
 8007166:	f015 0f40 	tst.w	r5, #64	; 0x40
 800716a:	6805      	ldr	r5, [r0, #0]
 800716c:	600b      	str	r3, [r1, #0]
 800716e:	bf18      	it	ne
 8007170:	b22d      	sxthne	r5, r5
 8007172:	e7ef      	b.n	8007154 <_printf_i+0xbc>
 8007174:	680b      	ldr	r3, [r1, #0]
 8007176:	6825      	ldr	r5, [r4, #0]
 8007178:	1d18      	adds	r0, r3, #4
 800717a:	6008      	str	r0, [r1, #0]
 800717c:	0628      	lsls	r0, r5, #24
 800717e:	d501      	bpl.n	8007184 <_printf_i+0xec>
 8007180:	681d      	ldr	r5, [r3, #0]
 8007182:	e002      	b.n	800718a <_printf_i+0xf2>
 8007184:	0669      	lsls	r1, r5, #25
 8007186:	d5fb      	bpl.n	8007180 <_printf_i+0xe8>
 8007188:	881d      	ldrh	r5, [r3, #0]
 800718a:	2f6f      	cmp	r7, #111	; 0x6f
 800718c:	bf0c      	ite	eq
 800718e:	2308      	moveq	r3, #8
 8007190:	230a      	movne	r3, #10
 8007192:	4852      	ldr	r0, [pc, #328]	; (80072dc <_printf_i+0x244>)
 8007194:	2100      	movs	r1, #0
 8007196:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800719a:	6866      	ldr	r6, [r4, #4]
 800719c:	2e00      	cmp	r6, #0
 800719e:	bfa8      	it	ge
 80071a0:	6821      	ldrge	r1, [r4, #0]
 80071a2:	60a6      	str	r6, [r4, #8]
 80071a4:	bfa4      	itt	ge
 80071a6:	f021 0104 	bicge.w	r1, r1, #4
 80071aa:	6021      	strge	r1, [r4, #0]
 80071ac:	b90d      	cbnz	r5, 80071b2 <_printf_i+0x11a>
 80071ae:	2e00      	cmp	r6, #0
 80071b0:	d04d      	beq.n	800724e <_printf_i+0x1b6>
 80071b2:	4616      	mov	r6, r2
 80071b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80071b8:	fb03 5711 	mls	r7, r3, r1, r5
 80071bc:	5dc7      	ldrb	r7, [r0, r7]
 80071be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071c2:	462f      	mov	r7, r5
 80071c4:	42bb      	cmp	r3, r7
 80071c6:	460d      	mov	r5, r1
 80071c8:	d9f4      	bls.n	80071b4 <_printf_i+0x11c>
 80071ca:	2b08      	cmp	r3, #8
 80071cc:	d10b      	bne.n	80071e6 <_printf_i+0x14e>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	07df      	lsls	r7, r3, #31
 80071d2:	d508      	bpl.n	80071e6 <_printf_i+0x14e>
 80071d4:	6923      	ldr	r3, [r4, #16]
 80071d6:	6861      	ldr	r1, [r4, #4]
 80071d8:	4299      	cmp	r1, r3
 80071da:	bfde      	ittt	le
 80071dc:	2330      	movle	r3, #48	; 0x30
 80071de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071e6:	1b92      	subs	r2, r2, r6
 80071e8:	6122      	str	r2, [r4, #16]
 80071ea:	464b      	mov	r3, r9
 80071ec:	4621      	mov	r1, r4
 80071ee:	4640      	mov	r0, r8
 80071f0:	f8cd a000 	str.w	sl, [sp]
 80071f4:	aa03      	add	r2, sp, #12
 80071f6:	f7ff fedf 	bl	8006fb8 <_printf_common>
 80071fa:	3001      	adds	r0, #1
 80071fc:	d14c      	bne.n	8007298 <_printf_i+0x200>
 80071fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007202:	b004      	add	sp, #16
 8007204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007208:	4834      	ldr	r0, [pc, #208]	; (80072dc <_printf_i+0x244>)
 800720a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800720e:	680e      	ldr	r6, [r1, #0]
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	f856 5b04 	ldr.w	r5, [r6], #4
 8007216:	061f      	lsls	r7, r3, #24
 8007218:	600e      	str	r6, [r1, #0]
 800721a:	d514      	bpl.n	8007246 <_printf_i+0x1ae>
 800721c:	07d9      	lsls	r1, r3, #31
 800721e:	bf44      	itt	mi
 8007220:	f043 0320 	orrmi.w	r3, r3, #32
 8007224:	6023      	strmi	r3, [r4, #0]
 8007226:	b91d      	cbnz	r5, 8007230 <_printf_i+0x198>
 8007228:	6823      	ldr	r3, [r4, #0]
 800722a:	f023 0320 	bic.w	r3, r3, #32
 800722e:	6023      	str	r3, [r4, #0]
 8007230:	2310      	movs	r3, #16
 8007232:	e7af      	b.n	8007194 <_printf_i+0xfc>
 8007234:	6823      	ldr	r3, [r4, #0]
 8007236:	f043 0320 	orr.w	r3, r3, #32
 800723a:	6023      	str	r3, [r4, #0]
 800723c:	2378      	movs	r3, #120	; 0x78
 800723e:	4828      	ldr	r0, [pc, #160]	; (80072e0 <_printf_i+0x248>)
 8007240:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007244:	e7e3      	b.n	800720e <_printf_i+0x176>
 8007246:	065e      	lsls	r6, r3, #25
 8007248:	bf48      	it	mi
 800724a:	b2ad      	uxthmi	r5, r5
 800724c:	e7e6      	b.n	800721c <_printf_i+0x184>
 800724e:	4616      	mov	r6, r2
 8007250:	e7bb      	b.n	80071ca <_printf_i+0x132>
 8007252:	680b      	ldr	r3, [r1, #0]
 8007254:	6826      	ldr	r6, [r4, #0]
 8007256:	1d1d      	adds	r5, r3, #4
 8007258:	6960      	ldr	r0, [r4, #20]
 800725a:	600d      	str	r5, [r1, #0]
 800725c:	0635      	lsls	r5, r6, #24
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	d501      	bpl.n	8007266 <_printf_i+0x1ce>
 8007262:	6018      	str	r0, [r3, #0]
 8007264:	e002      	b.n	800726c <_printf_i+0x1d4>
 8007266:	0671      	lsls	r1, r6, #25
 8007268:	d5fb      	bpl.n	8007262 <_printf_i+0x1ca>
 800726a:	8018      	strh	r0, [r3, #0]
 800726c:	2300      	movs	r3, #0
 800726e:	4616      	mov	r6, r2
 8007270:	6123      	str	r3, [r4, #16]
 8007272:	e7ba      	b.n	80071ea <_printf_i+0x152>
 8007274:	680b      	ldr	r3, [r1, #0]
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	600a      	str	r2, [r1, #0]
 800727a:	681e      	ldr	r6, [r3, #0]
 800727c:	2100      	movs	r1, #0
 800727e:	4630      	mov	r0, r6
 8007280:	6862      	ldr	r2, [r4, #4]
 8007282:	f002 f887 	bl	8009394 <memchr>
 8007286:	b108      	cbz	r0, 800728c <_printf_i+0x1f4>
 8007288:	1b80      	subs	r0, r0, r6
 800728a:	6060      	str	r0, [r4, #4]
 800728c:	6863      	ldr	r3, [r4, #4]
 800728e:	6123      	str	r3, [r4, #16]
 8007290:	2300      	movs	r3, #0
 8007292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007296:	e7a8      	b.n	80071ea <_printf_i+0x152>
 8007298:	4632      	mov	r2, r6
 800729a:	4649      	mov	r1, r9
 800729c:	4640      	mov	r0, r8
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	47d0      	blx	sl
 80072a2:	3001      	adds	r0, #1
 80072a4:	d0ab      	beq.n	80071fe <_printf_i+0x166>
 80072a6:	6823      	ldr	r3, [r4, #0]
 80072a8:	079b      	lsls	r3, r3, #30
 80072aa:	d413      	bmi.n	80072d4 <_printf_i+0x23c>
 80072ac:	68e0      	ldr	r0, [r4, #12]
 80072ae:	9b03      	ldr	r3, [sp, #12]
 80072b0:	4298      	cmp	r0, r3
 80072b2:	bfb8      	it	lt
 80072b4:	4618      	movlt	r0, r3
 80072b6:	e7a4      	b.n	8007202 <_printf_i+0x16a>
 80072b8:	2301      	movs	r3, #1
 80072ba:	4632      	mov	r2, r6
 80072bc:	4649      	mov	r1, r9
 80072be:	4640      	mov	r0, r8
 80072c0:	47d0      	blx	sl
 80072c2:	3001      	adds	r0, #1
 80072c4:	d09b      	beq.n	80071fe <_printf_i+0x166>
 80072c6:	3501      	adds	r5, #1
 80072c8:	68e3      	ldr	r3, [r4, #12]
 80072ca:	9903      	ldr	r1, [sp, #12]
 80072cc:	1a5b      	subs	r3, r3, r1
 80072ce:	42ab      	cmp	r3, r5
 80072d0:	dcf2      	bgt.n	80072b8 <_printf_i+0x220>
 80072d2:	e7eb      	b.n	80072ac <_printf_i+0x214>
 80072d4:	2500      	movs	r5, #0
 80072d6:	f104 0619 	add.w	r6, r4, #25
 80072da:	e7f5      	b.n	80072c8 <_printf_i+0x230>
 80072dc:	0800af42 	.word	0x0800af42
 80072e0:	0800af53 	.word	0x0800af53

080072e4 <siprintf>:
 80072e4:	b40e      	push	{r1, r2, r3}
 80072e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072ea:	b500      	push	{lr}
 80072ec:	b09c      	sub	sp, #112	; 0x70
 80072ee:	ab1d      	add	r3, sp, #116	; 0x74
 80072f0:	9002      	str	r0, [sp, #8]
 80072f2:	9006      	str	r0, [sp, #24]
 80072f4:	9107      	str	r1, [sp, #28]
 80072f6:	9104      	str	r1, [sp, #16]
 80072f8:	4808      	ldr	r0, [pc, #32]	; (800731c <siprintf+0x38>)
 80072fa:	4909      	ldr	r1, [pc, #36]	; (8007320 <siprintf+0x3c>)
 80072fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007300:	9105      	str	r1, [sp, #20]
 8007302:	6800      	ldr	r0, [r0, #0]
 8007304:	a902      	add	r1, sp, #8
 8007306:	9301      	str	r3, [sp, #4]
 8007308:	f002 fe28 	bl	8009f5c <_svfiprintf_r>
 800730c:	2200      	movs	r2, #0
 800730e:	9b02      	ldr	r3, [sp, #8]
 8007310:	701a      	strb	r2, [r3, #0]
 8007312:	b01c      	add	sp, #112	; 0x70
 8007314:	f85d eb04 	ldr.w	lr, [sp], #4
 8007318:	b003      	add	sp, #12
 800731a:	4770      	bx	lr
 800731c:	20000018 	.word	0x20000018
 8007320:	ffff0208 	.word	0xffff0208

08007324 <strncmp>:
 8007324:	b510      	push	{r4, lr}
 8007326:	b16a      	cbz	r2, 8007344 <strncmp+0x20>
 8007328:	3901      	subs	r1, #1
 800732a:	1884      	adds	r4, r0, r2
 800732c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007330:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007334:	4293      	cmp	r3, r2
 8007336:	d103      	bne.n	8007340 <strncmp+0x1c>
 8007338:	42a0      	cmp	r0, r4
 800733a:	d001      	beq.n	8007340 <strncmp+0x1c>
 800733c:	2b00      	cmp	r3, #0
 800733e:	d1f5      	bne.n	800732c <strncmp+0x8>
 8007340:	1a98      	subs	r0, r3, r2
 8007342:	bd10      	pop	{r4, pc}
 8007344:	4610      	mov	r0, r2
 8007346:	e7fc      	b.n	8007342 <strncmp+0x1e>

08007348 <sulp>:
 8007348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800734c:	460f      	mov	r7, r1
 800734e:	4690      	mov	r8, r2
 8007350:	f002 fbac 	bl	8009aac <__ulp>
 8007354:	4604      	mov	r4, r0
 8007356:	460d      	mov	r5, r1
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	d011      	beq.n	8007382 <sulp+0x3a>
 800735e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007362:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007366:	2b00      	cmp	r3, #0
 8007368:	dd0b      	ble.n	8007382 <sulp+0x3a>
 800736a:	2400      	movs	r4, #0
 800736c:	051b      	lsls	r3, r3, #20
 800736e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007372:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007376:	4622      	mov	r2, r4
 8007378:	462b      	mov	r3, r5
 800737a:	f7f9 f961 	bl	8000640 <__aeabi_dmul>
 800737e:	4604      	mov	r4, r0
 8007380:	460d      	mov	r5, r1
 8007382:	4620      	mov	r0, r4
 8007384:	4629      	mov	r1, r5
 8007386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800738a:	0000      	movs	r0, r0
 800738c:	0000      	movs	r0, r0
	...

08007390 <_strtod_l>:
 8007390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	469b      	mov	fp, r3
 8007396:	2300      	movs	r3, #0
 8007398:	b0a1      	sub	sp, #132	; 0x84
 800739a:	931c      	str	r3, [sp, #112]	; 0x70
 800739c:	4ba1      	ldr	r3, [pc, #644]	; (8007624 <_strtod_l+0x294>)
 800739e:	4682      	mov	sl, r0
 80073a0:	681f      	ldr	r7, [r3, #0]
 80073a2:	460e      	mov	r6, r1
 80073a4:	4638      	mov	r0, r7
 80073a6:	9217      	str	r2, [sp, #92]	; 0x5c
 80073a8:	f7f8 fed2 	bl	8000150 <strlen>
 80073ac:	f04f 0800 	mov.w	r8, #0
 80073b0:	4604      	mov	r4, r0
 80073b2:	f04f 0900 	mov.w	r9, #0
 80073b6:	961b      	str	r6, [sp, #108]	; 0x6c
 80073b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073ba:	781a      	ldrb	r2, [r3, #0]
 80073bc:	2a2b      	cmp	r2, #43	; 0x2b
 80073be:	d04c      	beq.n	800745a <_strtod_l+0xca>
 80073c0:	d83a      	bhi.n	8007438 <_strtod_l+0xa8>
 80073c2:	2a0d      	cmp	r2, #13
 80073c4:	d833      	bhi.n	800742e <_strtod_l+0x9e>
 80073c6:	2a08      	cmp	r2, #8
 80073c8:	d833      	bhi.n	8007432 <_strtod_l+0xa2>
 80073ca:	2a00      	cmp	r2, #0
 80073cc:	d03d      	beq.n	800744a <_strtod_l+0xba>
 80073ce:	2300      	movs	r3, #0
 80073d0:	930c      	str	r3, [sp, #48]	; 0x30
 80073d2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80073d4:	782b      	ldrb	r3, [r5, #0]
 80073d6:	2b30      	cmp	r3, #48	; 0x30
 80073d8:	f040 80af 	bne.w	800753a <_strtod_l+0x1aa>
 80073dc:	786b      	ldrb	r3, [r5, #1]
 80073de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073e2:	2b58      	cmp	r3, #88	; 0x58
 80073e4:	d16c      	bne.n	80074c0 <_strtod_l+0x130>
 80073e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073e8:	4650      	mov	r0, sl
 80073ea:	9301      	str	r3, [sp, #4]
 80073ec:	ab1c      	add	r3, sp, #112	; 0x70
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	4a8d      	ldr	r2, [pc, #564]	; (8007628 <_strtod_l+0x298>)
 80073f2:	f8cd b008 	str.w	fp, [sp, #8]
 80073f6:	ab1d      	add	r3, sp, #116	; 0x74
 80073f8:	a91b      	add	r1, sp, #108	; 0x6c
 80073fa:	f001 fcaf 	bl	8008d5c <__gethex>
 80073fe:	f010 0607 	ands.w	r6, r0, #7
 8007402:	4604      	mov	r4, r0
 8007404:	d005      	beq.n	8007412 <_strtod_l+0x82>
 8007406:	2e06      	cmp	r6, #6
 8007408:	d129      	bne.n	800745e <_strtod_l+0xce>
 800740a:	2300      	movs	r3, #0
 800740c:	3501      	adds	r5, #1
 800740e:	951b      	str	r5, [sp, #108]	; 0x6c
 8007410:	930c      	str	r3, [sp, #48]	; 0x30
 8007412:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007414:	2b00      	cmp	r3, #0
 8007416:	f040 8596 	bne.w	8007f46 <_strtod_l+0xbb6>
 800741a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800741c:	b1d3      	cbz	r3, 8007454 <_strtod_l+0xc4>
 800741e:	4642      	mov	r2, r8
 8007420:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007424:	4610      	mov	r0, r2
 8007426:	4619      	mov	r1, r3
 8007428:	b021      	add	sp, #132	; 0x84
 800742a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800742e:	2a20      	cmp	r2, #32
 8007430:	d1cd      	bne.n	80073ce <_strtod_l+0x3e>
 8007432:	3301      	adds	r3, #1
 8007434:	931b      	str	r3, [sp, #108]	; 0x6c
 8007436:	e7bf      	b.n	80073b8 <_strtod_l+0x28>
 8007438:	2a2d      	cmp	r2, #45	; 0x2d
 800743a:	d1c8      	bne.n	80073ce <_strtod_l+0x3e>
 800743c:	2201      	movs	r2, #1
 800743e:	920c      	str	r2, [sp, #48]	; 0x30
 8007440:	1c5a      	adds	r2, r3, #1
 8007442:	921b      	str	r2, [sp, #108]	; 0x6c
 8007444:	785b      	ldrb	r3, [r3, #1]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1c3      	bne.n	80073d2 <_strtod_l+0x42>
 800744a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800744c:	961b      	str	r6, [sp, #108]	; 0x6c
 800744e:	2b00      	cmp	r3, #0
 8007450:	f040 8577 	bne.w	8007f42 <_strtod_l+0xbb2>
 8007454:	4642      	mov	r2, r8
 8007456:	464b      	mov	r3, r9
 8007458:	e7e4      	b.n	8007424 <_strtod_l+0x94>
 800745a:	2200      	movs	r2, #0
 800745c:	e7ef      	b.n	800743e <_strtod_l+0xae>
 800745e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007460:	b13a      	cbz	r2, 8007472 <_strtod_l+0xe2>
 8007462:	2135      	movs	r1, #53	; 0x35
 8007464:	a81e      	add	r0, sp, #120	; 0x78
 8007466:	f002 fc25 	bl	8009cb4 <__copybits>
 800746a:	4650      	mov	r0, sl
 800746c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800746e:	f001 ffed 	bl	800944c <_Bfree>
 8007472:	3e01      	subs	r6, #1
 8007474:	2e05      	cmp	r6, #5
 8007476:	d807      	bhi.n	8007488 <_strtod_l+0xf8>
 8007478:	e8df f006 	tbb	[pc, r6]
 800747c:	1d180b0e 	.word	0x1d180b0e
 8007480:	030e      	.short	0x030e
 8007482:	f04f 0900 	mov.w	r9, #0
 8007486:	46c8      	mov	r8, r9
 8007488:	0721      	lsls	r1, r4, #28
 800748a:	d5c2      	bpl.n	8007412 <_strtod_l+0x82>
 800748c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007490:	e7bf      	b.n	8007412 <_strtod_l+0x82>
 8007492:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8007496:	e7f7      	b.n	8007488 <_strtod_l+0xf8>
 8007498:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800749a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800749e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80074a2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80074a6:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80074aa:	e7ed      	b.n	8007488 <_strtod_l+0xf8>
 80074ac:	f04f 0800 	mov.w	r8, #0
 80074b0:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800762c <_strtod_l+0x29c>
 80074b4:	e7e8      	b.n	8007488 <_strtod_l+0xf8>
 80074b6:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80074ba:	f04f 38ff 	mov.w	r8, #4294967295
 80074be:	e7e3      	b.n	8007488 <_strtod_l+0xf8>
 80074c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074c2:	1c5a      	adds	r2, r3, #1
 80074c4:	921b      	str	r2, [sp, #108]	; 0x6c
 80074c6:	785b      	ldrb	r3, [r3, #1]
 80074c8:	2b30      	cmp	r3, #48	; 0x30
 80074ca:	d0f9      	beq.n	80074c0 <_strtod_l+0x130>
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d0a0      	beq.n	8007412 <_strtod_l+0x82>
 80074d0:	2301      	movs	r3, #1
 80074d2:	9307      	str	r3, [sp, #28]
 80074d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074d6:	220a      	movs	r2, #10
 80074d8:	9308      	str	r3, [sp, #32]
 80074da:	2300      	movs	r3, #0
 80074dc:	469b      	mov	fp, r3
 80074de:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80074e2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80074e4:	7805      	ldrb	r5, [r0, #0]
 80074e6:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80074ea:	b2d9      	uxtb	r1, r3
 80074ec:	2909      	cmp	r1, #9
 80074ee:	d926      	bls.n	800753e <_strtod_l+0x1ae>
 80074f0:	4622      	mov	r2, r4
 80074f2:	4639      	mov	r1, r7
 80074f4:	f7ff ff16 	bl	8007324 <strncmp>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	d032      	beq.n	8007562 <_strtod_l+0x1d2>
 80074fc:	2000      	movs	r0, #0
 80074fe:	462b      	mov	r3, r5
 8007500:	465c      	mov	r4, fp
 8007502:	4602      	mov	r2, r0
 8007504:	9004      	str	r0, [sp, #16]
 8007506:	2b65      	cmp	r3, #101	; 0x65
 8007508:	d001      	beq.n	800750e <_strtod_l+0x17e>
 800750a:	2b45      	cmp	r3, #69	; 0x45
 800750c:	d113      	bne.n	8007536 <_strtod_l+0x1a6>
 800750e:	b91c      	cbnz	r4, 8007518 <_strtod_l+0x188>
 8007510:	9b07      	ldr	r3, [sp, #28]
 8007512:	4303      	orrs	r3, r0
 8007514:	d099      	beq.n	800744a <_strtod_l+0xba>
 8007516:	2400      	movs	r4, #0
 8007518:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800751a:	1c73      	adds	r3, r6, #1
 800751c:	931b      	str	r3, [sp, #108]	; 0x6c
 800751e:	7873      	ldrb	r3, [r6, #1]
 8007520:	2b2b      	cmp	r3, #43	; 0x2b
 8007522:	d078      	beq.n	8007616 <_strtod_l+0x286>
 8007524:	2b2d      	cmp	r3, #45	; 0x2d
 8007526:	d07b      	beq.n	8007620 <_strtod_l+0x290>
 8007528:	2700      	movs	r7, #0
 800752a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800752e:	2909      	cmp	r1, #9
 8007530:	f240 8082 	bls.w	8007638 <_strtod_l+0x2a8>
 8007534:	961b      	str	r6, [sp, #108]	; 0x6c
 8007536:	2500      	movs	r5, #0
 8007538:	e09e      	b.n	8007678 <_strtod_l+0x2e8>
 800753a:	2300      	movs	r3, #0
 800753c:	e7c9      	b.n	80074d2 <_strtod_l+0x142>
 800753e:	f1bb 0f08 	cmp.w	fp, #8
 8007542:	bfd5      	itete	le
 8007544:	9906      	ldrle	r1, [sp, #24]
 8007546:	9905      	ldrgt	r1, [sp, #20]
 8007548:	fb02 3301 	mlale	r3, r2, r1, r3
 800754c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007550:	f100 0001 	add.w	r0, r0, #1
 8007554:	bfd4      	ite	le
 8007556:	9306      	strle	r3, [sp, #24]
 8007558:	9305      	strgt	r3, [sp, #20]
 800755a:	f10b 0b01 	add.w	fp, fp, #1
 800755e:	901b      	str	r0, [sp, #108]	; 0x6c
 8007560:	e7bf      	b.n	80074e2 <_strtod_l+0x152>
 8007562:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007564:	191a      	adds	r2, r3, r4
 8007566:	921b      	str	r2, [sp, #108]	; 0x6c
 8007568:	5d1b      	ldrb	r3, [r3, r4]
 800756a:	f1bb 0f00 	cmp.w	fp, #0
 800756e:	d036      	beq.n	80075de <_strtod_l+0x24e>
 8007570:	465c      	mov	r4, fp
 8007572:	9004      	str	r0, [sp, #16]
 8007574:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007578:	2a09      	cmp	r2, #9
 800757a:	d912      	bls.n	80075a2 <_strtod_l+0x212>
 800757c:	2201      	movs	r2, #1
 800757e:	e7c2      	b.n	8007506 <_strtod_l+0x176>
 8007580:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007582:	3001      	adds	r0, #1
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	921b      	str	r2, [sp, #108]	; 0x6c
 8007588:	785b      	ldrb	r3, [r3, #1]
 800758a:	2b30      	cmp	r3, #48	; 0x30
 800758c:	d0f8      	beq.n	8007580 <_strtod_l+0x1f0>
 800758e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007592:	2a08      	cmp	r2, #8
 8007594:	f200 84dc 	bhi.w	8007f50 <_strtod_l+0xbc0>
 8007598:	9004      	str	r0, [sp, #16]
 800759a:	2000      	movs	r0, #0
 800759c:	4604      	mov	r4, r0
 800759e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80075a0:	9208      	str	r2, [sp, #32]
 80075a2:	3b30      	subs	r3, #48	; 0x30
 80075a4:	f100 0201 	add.w	r2, r0, #1
 80075a8:	d013      	beq.n	80075d2 <_strtod_l+0x242>
 80075aa:	9904      	ldr	r1, [sp, #16]
 80075ac:	1905      	adds	r5, r0, r4
 80075ae:	4411      	add	r1, r2
 80075b0:	9104      	str	r1, [sp, #16]
 80075b2:	4622      	mov	r2, r4
 80075b4:	210a      	movs	r1, #10
 80075b6:	42aa      	cmp	r2, r5
 80075b8:	d113      	bne.n	80075e2 <_strtod_l+0x252>
 80075ba:	1822      	adds	r2, r4, r0
 80075bc:	2a08      	cmp	r2, #8
 80075be:	f104 0401 	add.w	r4, r4, #1
 80075c2:	4404      	add	r4, r0
 80075c4:	dc1b      	bgt.n	80075fe <_strtod_l+0x26e>
 80075c6:	220a      	movs	r2, #10
 80075c8:	9906      	ldr	r1, [sp, #24]
 80075ca:	fb02 3301 	mla	r3, r2, r1, r3
 80075ce:	9306      	str	r3, [sp, #24]
 80075d0:	2200      	movs	r2, #0
 80075d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80075d4:	4610      	mov	r0, r2
 80075d6:	1c59      	adds	r1, r3, #1
 80075d8:	911b      	str	r1, [sp, #108]	; 0x6c
 80075da:	785b      	ldrb	r3, [r3, #1]
 80075dc:	e7ca      	b.n	8007574 <_strtod_l+0x1e4>
 80075de:	4658      	mov	r0, fp
 80075e0:	e7d3      	b.n	800758a <_strtod_l+0x1fa>
 80075e2:	2a08      	cmp	r2, #8
 80075e4:	dc04      	bgt.n	80075f0 <_strtod_l+0x260>
 80075e6:	9f06      	ldr	r7, [sp, #24]
 80075e8:	434f      	muls	r7, r1
 80075ea:	9706      	str	r7, [sp, #24]
 80075ec:	3201      	adds	r2, #1
 80075ee:	e7e2      	b.n	80075b6 <_strtod_l+0x226>
 80075f0:	1c57      	adds	r7, r2, #1
 80075f2:	2f10      	cmp	r7, #16
 80075f4:	bfde      	ittt	le
 80075f6:	9f05      	ldrle	r7, [sp, #20]
 80075f8:	434f      	mulle	r7, r1
 80075fa:	9705      	strle	r7, [sp, #20]
 80075fc:	e7f6      	b.n	80075ec <_strtod_l+0x25c>
 80075fe:	2c10      	cmp	r4, #16
 8007600:	bfdf      	itttt	le
 8007602:	220a      	movle	r2, #10
 8007604:	9905      	ldrle	r1, [sp, #20]
 8007606:	fb02 3301 	mlale	r3, r2, r1, r3
 800760a:	9305      	strle	r3, [sp, #20]
 800760c:	e7e0      	b.n	80075d0 <_strtod_l+0x240>
 800760e:	2300      	movs	r3, #0
 8007610:	2201      	movs	r2, #1
 8007612:	9304      	str	r3, [sp, #16]
 8007614:	e77c      	b.n	8007510 <_strtod_l+0x180>
 8007616:	2700      	movs	r7, #0
 8007618:	1cb3      	adds	r3, r6, #2
 800761a:	931b      	str	r3, [sp, #108]	; 0x6c
 800761c:	78b3      	ldrb	r3, [r6, #2]
 800761e:	e784      	b.n	800752a <_strtod_l+0x19a>
 8007620:	2701      	movs	r7, #1
 8007622:	e7f9      	b.n	8007618 <_strtod_l+0x288>
 8007624:	0800b0b8 	.word	0x0800b0b8
 8007628:	0800af64 	.word	0x0800af64
 800762c:	7ff00000 	.word	0x7ff00000
 8007630:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007632:	1c59      	adds	r1, r3, #1
 8007634:	911b      	str	r1, [sp, #108]	; 0x6c
 8007636:	785b      	ldrb	r3, [r3, #1]
 8007638:	2b30      	cmp	r3, #48	; 0x30
 800763a:	d0f9      	beq.n	8007630 <_strtod_l+0x2a0>
 800763c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007640:	2908      	cmp	r1, #8
 8007642:	f63f af78 	bhi.w	8007536 <_strtod_l+0x1a6>
 8007646:	f04f 0e0a 	mov.w	lr, #10
 800764a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800764e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007650:	9309      	str	r3, [sp, #36]	; 0x24
 8007652:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007654:	1c59      	adds	r1, r3, #1
 8007656:	911b      	str	r1, [sp, #108]	; 0x6c
 8007658:	785b      	ldrb	r3, [r3, #1]
 800765a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800765e:	2d09      	cmp	r5, #9
 8007660:	d935      	bls.n	80076ce <_strtod_l+0x33e>
 8007662:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007664:	1b49      	subs	r1, r1, r5
 8007666:	2908      	cmp	r1, #8
 8007668:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800766c:	dc02      	bgt.n	8007674 <_strtod_l+0x2e4>
 800766e:	4565      	cmp	r5, ip
 8007670:	bfa8      	it	ge
 8007672:	4665      	movge	r5, ip
 8007674:	b107      	cbz	r7, 8007678 <_strtod_l+0x2e8>
 8007676:	426d      	negs	r5, r5
 8007678:	2c00      	cmp	r4, #0
 800767a:	d14c      	bne.n	8007716 <_strtod_l+0x386>
 800767c:	9907      	ldr	r1, [sp, #28]
 800767e:	4301      	orrs	r1, r0
 8007680:	f47f aec7 	bne.w	8007412 <_strtod_l+0x82>
 8007684:	2a00      	cmp	r2, #0
 8007686:	f47f aee0 	bne.w	800744a <_strtod_l+0xba>
 800768a:	2b69      	cmp	r3, #105	; 0x69
 800768c:	d026      	beq.n	80076dc <_strtod_l+0x34c>
 800768e:	dc23      	bgt.n	80076d8 <_strtod_l+0x348>
 8007690:	2b49      	cmp	r3, #73	; 0x49
 8007692:	d023      	beq.n	80076dc <_strtod_l+0x34c>
 8007694:	2b4e      	cmp	r3, #78	; 0x4e
 8007696:	f47f aed8 	bne.w	800744a <_strtod_l+0xba>
 800769a:	499c      	ldr	r1, [pc, #624]	; (800790c <_strtod_l+0x57c>)
 800769c:	a81b      	add	r0, sp, #108	; 0x6c
 800769e:	f001 fdab 	bl	80091f8 <__match>
 80076a2:	2800      	cmp	r0, #0
 80076a4:	f43f aed1 	beq.w	800744a <_strtod_l+0xba>
 80076a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076aa:	781b      	ldrb	r3, [r3, #0]
 80076ac:	2b28      	cmp	r3, #40	; 0x28
 80076ae:	d12c      	bne.n	800770a <_strtod_l+0x37a>
 80076b0:	4997      	ldr	r1, [pc, #604]	; (8007910 <_strtod_l+0x580>)
 80076b2:	aa1e      	add	r2, sp, #120	; 0x78
 80076b4:	a81b      	add	r0, sp, #108	; 0x6c
 80076b6:	f001 fdb3 	bl	8009220 <__hexnan>
 80076ba:	2805      	cmp	r0, #5
 80076bc:	d125      	bne.n	800770a <_strtod_l+0x37a>
 80076be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80076c0:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 80076c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80076c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80076cc:	e6a1      	b.n	8007412 <_strtod_l+0x82>
 80076ce:	fb0e 3c0c 	mla	ip, lr, ip, r3
 80076d2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80076d6:	e7bc      	b.n	8007652 <_strtod_l+0x2c2>
 80076d8:	2b6e      	cmp	r3, #110	; 0x6e
 80076da:	e7dc      	b.n	8007696 <_strtod_l+0x306>
 80076dc:	498d      	ldr	r1, [pc, #564]	; (8007914 <_strtod_l+0x584>)
 80076de:	a81b      	add	r0, sp, #108	; 0x6c
 80076e0:	f001 fd8a 	bl	80091f8 <__match>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	f43f aeb0 	beq.w	800744a <_strtod_l+0xba>
 80076ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076ec:	498a      	ldr	r1, [pc, #552]	; (8007918 <_strtod_l+0x588>)
 80076ee:	3b01      	subs	r3, #1
 80076f0:	a81b      	add	r0, sp, #108	; 0x6c
 80076f2:	931b      	str	r3, [sp, #108]	; 0x6c
 80076f4:	f001 fd80 	bl	80091f8 <__match>
 80076f8:	b910      	cbnz	r0, 8007700 <_strtod_l+0x370>
 80076fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076fc:	3301      	adds	r3, #1
 80076fe:	931b      	str	r3, [sp, #108]	; 0x6c
 8007700:	f04f 0800 	mov.w	r8, #0
 8007704:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8007928 <_strtod_l+0x598>
 8007708:	e683      	b.n	8007412 <_strtod_l+0x82>
 800770a:	4884      	ldr	r0, [pc, #528]	; (800791c <_strtod_l+0x58c>)
 800770c:	f002 fd26 	bl	800a15c <nan>
 8007710:	4680      	mov	r8, r0
 8007712:	4689      	mov	r9, r1
 8007714:	e67d      	b.n	8007412 <_strtod_l+0x82>
 8007716:	9b04      	ldr	r3, [sp, #16]
 8007718:	f1bb 0f00 	cmp.w	fp, #0
 800771c:	bf08      	it	eq
 800771e:	46a3      	moveq	fp, r4
 8007720:	1aeb      	subs	r3, r5, r3
 8007722:	2c10      	cmp	r4, #16
 8007724:	9806      	ldr	r0, [sp, #24]
 8007726:	4626      	mov	r6, r4
 8007728:	9307      	str	r3, [sp, #28]
 800772a:	bfa8      	it	ge
 800772c:	2610      	movge	r6, #16
 800772e:	f7f8 ff0d 	bl	800054c <__aeabi_ui2d>
 8007732:	2c09      	cmp	r4, #9
 8007734:	4680      	mov	r8, r0
 8007736:	4689      	mov	r9, r1
 8007738:	dd13      	ble.n	8007762 <_strtod_l+0x3d2>
 800773a:	4b79      	ldr	r3, [pc, #484]	; (8007920 <_strtod_l+0x590>)
 800773c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007740:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007744:	f7f8 ff7c 	bl	8000640 <__aeabi_dmul>
 8007748:	4680      	mov	r8, r0
 800774a:	9805      	ldr	r0, [sp, #20]
 800774c:	4689      	mov	r9, r1
 800774e:	f7f8 fefd 	bl	800054c <__aeabi_ui2d>
 8007752:	4602      	mov	r2, r0
 8007754:	460b      	mov	r3, r1
 8007756:	4640      	mov	r0, r8
 8007758:	4649      	mov	r1, r9
 800775a:	f7f8 fdbb 	bl	80002d4 <__adddf3>
 800775e:	4680      	mov	r8, r0
 8007760:	4689      	mov	r9, r1
 8007762:	2c0f      	cmp	r4, #15
 8007764:	dc36      	bgt.n	80077d4 <_strtod_l+0x444>
 8007766:	9b07      	ldr	r3, [sp, #28]
 8007768:	2b00      	cmp	r3, #0
 800776a:	f43f ae52 	beq.w	8007412 <_strtod_l+0x82>
 800776e:	dd22      	ble.n	80077b6 <_strtod_l+0x426>
 8007770:	2b16      	cmp	r3, #22
 8007772:	dc09      	bgt.n	8007788 <_strtod_l+0x3f8>
 8007774:	4c6a      	ldr	r4, [pc, #424]	; (8007920 <_strtod_l+0x590>)
 8007776:	4642      	mov	r2, r8
 8007778:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800777c:	464b      	mov	r3, r9
 800777e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007782:	f7f8 ff5d 	bl	8000640 <__aeabi_dmul>
 8007786:	e7c3      	b.n	8007710 <_strtod_l+0x380>
 8007788:	9a07      	ldr	r2, [sp, #28]
 800778a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800778e:	4293      	cmp	r3, r2
 8007790:	db20      	blt.n	80077d4 <_strtod_l+0x444>
 8007792:	4d63      	ldr	r5, [pc, #396]	; (8007920 <_strtod_l+0x590>)
 8007794:	f1c4 040f 	rsb	r4, r4, #15
 8007798:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800779c:	4642      	mov	r2, r8
 800779e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077a2:	464b      	mov	r3, r9
 80077a4:	f7f8 ff4c 	bl	8000640 <__aeabi_dmul>
 80077a8:	9b07      	ldr	r3, [sp, #28]
 80077aa:	1b1c      	subs	r4, r3, r4
 80077ac:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80077b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077b4:	e7e5      	b.n	8007782 <_strtod_l+0x3f2>
 80077b6:	9b07      	ldr	r3, [sp, #28]
 80077b8:	3316      	adds	r3, #22
 80077ba:	db0b      	blt.n	80077d4 <_strtod_l+0x444>
 80077bc:	9b04      	ldr	r3, [sp, #16]
 80077be:	4a58      	ldr	r2, [pc, #352]	; (8007920 <_strtod_l+0x590>)
 80077c0:	1b5d      	subs	r5, r3, r5
 80077c2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80077c6:	4640      	mov	r0, r8
 80077c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077cc:	4649      	mov	r1, r9
 80077ce:	f7f9 f861 	bl	8000894 <__aeabi_ddiv>
 80077d2:	e79d      	b.n	8007710 <_strtod_l+0x380>
 80077d4:	9b07      	ldr	r3, [sp, #28]
 80077d6:	1ba6      	subs	r6, r4, r6
 80077d8:	441e      	add	r6, r3
 80077da:	2e00      	cmp	r6, #0
 80077dc:	dd71      	ble.n	80078c2 <_strtod_l+0x532>
 80077de:	f016 030f 	ands.w	r3, r6, #15
 80077e2:	d00a      	beq.n	80077fa <_strtod_l+0x46a>
 80077e4:	494e      	ldr	r1, [pc, #312]	; (8007920 <_strtod_l+0x590>)
 80077e6:	4642      	mov	r2, r8
 80077e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077f0:	464b      	mov	r3, r9
 80077f2:	f7f8 ff25 	bl	8000640 <__aeabi_dmul>
 80077f6:	4680      	mov	r8, r0
 80077f8:	4689      	mov	r9, r1
 80077fa:	f036 060f 	bics.w	r6, r6, #15
 80077fe:	d050      	beq.n	80078a2 <_strtod_l+0x512>
 8007800:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8007804:	dd27      	ble.n	8007856 <_strtod_l+0x4c6>
 8007806:	f04f 0b00 	mov.w	fp, #0
 800780a:	f8cd b010 	str.w	fp, [sp, #16]
 800780e:	f8cd b020 	str.w	fp, [sp, #32]
 8007812:	f8cd b018 	str.w	fp, [sp, #24]
 8007816:	2322      	movs	r3, #34	; 0x22
 8007818:	f04f 0800 	mov.w	r8, #0
 800781c:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007928 <_strtod_l+0x598>
 8007820:	f8ca 3000 	str.w	r3, [sl]
 8007824:	9b08      	ldr	r3, [sp, #32]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f43f adf3 	beq.w	8007412 <_strtod_l+0x82>
 800782c:	4650      	mov	r0, sl
 800782e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007830:	f001 fe0c 	bl	800944c <_Bfree>
 8007834:	4650      	mov	r0, sl
 8007836:	9906      	ldr	r1, [sp, #24]
 8007838:	f001 fe08 	bl	800944c <_Bfree>
 800783c:	4650      	mov	r0, sl
 800783e:	9904      	ldr	r1, [sp, #16]
 8007840:	f001 fe04 	bl	800944c <_Bfree>
 8007844:	4650      	mov	r0, sl
 8007846:	9908      	ldr	r1, [sp, #32]
 8007848:	f001 fe00 	bl	800944c <_Bfree>
 800784c:	4659      	mov	r1, fp
 800784e:	4650      	mov	r0, sl
 8007850:	f001 fdfc 	bl	800944c <_Bfree>
 8007854:	e5dd      	b.n	8007412 <_strtod_l+0x82>
 8007856:	2300      	movs	r3, #0
 8007858:	4640      	mov	r0, r8
 800785a:	4649      	mov	r1, r9
 800785c:	461f      	mov	r7, r3
 800785e:	1136      	asrs	r6, r6, #4
 8007860:	2e01      	cmp	r6, #1
 8007862:	dc21      	bgt.n	80078a8 <_strtod_l+0x518>
 8007864:	b10b      	cbz	r3, 800786a <_strtod_l+0x4da>
 8007866:	4680      	mov	r8, r0
 8007868:	4689      	mov	r9, r1
 800786a:	4b2e      	ldr	r3, [pc, #184]	; (8007924 <_strtod_l+0x594>)
 800786c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007870:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007874:	4642      	mov	r2, r8
 8007876:	e9d7 0100 	ldrd	r0, r1, [r7]
 800787a:	464b      	mov	r3, r9
 800787c:	f7f8 fee0 	bl	8000640 <__aeabi_dmul>
 8007880:	4b29      	ldr	r3, [pc, #164]	; (8007928 <_strtod_l+0x598>)
 8007882:	460a      	mov	r2, r1
 8007884:	400b      	ands	r3, r1
 8007886:	4929      	ldr	r1, [pc, #164]	; (800792c <_strtod_l+0x59c>)
 8007888:	4680      	mov	r8, r0
 800788a:	428b      	cmp	r3, r1
 800788c:	d8bb      	bhi.n	8007806 <_strtod_l+0x476>
 800788e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007892:	428b      	cmp	r3, r1
 8007894:	bf86      	itte	hi
 8007896:	f04f 38ff 	movhi.w	r8, #4294967295
 800789a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007930 <_strtod_l+0x5a0>
 800789e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80078a2:	2300      	movs	r3, #0
 80078a4:	9305      	str	r3, [sp, #20]
 80078a6:	e07e      	b.n	80079a6 <_strtod_l+0x616>
 80078a8:	07f2      	lsls	r2, r6, #31
 80078aa:	d507      	bpl.n	80078bc <_strtod_l+0x52c>
 80078ac:	4b1d      	ldr	r3, [pc, #116]	; (8007924 <_strtod_l+0x594>)
 80078ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	f7f8 fec3 	bl	8000640 <__aeabi_dmul>
 80078ba:	2301      	movs	r3, #1
 80078bc:	3701      	adds	r7, #1
 80078be:	1076      	asrs	r6, r6, #1
 80078c0:	e7ce      	b.n	8007860 <_strtod_l+0x4d0>
 80078c2:	d0ee      	beq.n	80078a2 <_strtod_l+0x512>
 80078c4:	4276      	negs	r6, r6
 80078c6:	f016 020f 	ands.w	r2, r6, #15
 80078ca:	d00a      	beq.n	80078e2 <_strtod_l+0x552>
 80078cc:	4b14      	ldr	r3, [pc, #80]	; (8007920 <_strtod_l+0x590>)
 80078ce:	4640      	mov	r0, r8
 80078d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078d4:	4649      	mov	r1, r9
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	f7f8 ffdb 	bl	8000894 <__aeabi_ddiv>
 80078de:	4680      	mov	r8, r0
 80078e0:	4689      	mov	r9, r1
 80078e2:	1136      	asrs	r6, r6, #4
 80078e4:	d0dd      	beq.n	80078a2 <_strtod_l+0x512>
 80078e6:	2e1f      	cmp	r6, #31
 80078e8:	dd24      	ble.n	8007934 <_strtod_l+0x5a4>
 80078ea:	f04f 0b00 	mov.w	fp, #0
 80078ee:	f8cd b010 	str.w	fp, [sp, #16]
 80078f2:	f8cd b020 	str.w	fp, [sp, #32]
 80078f6:	f8cd b018 	str.w	fp, [sp, #24]
 80078fa:	2322      	movs	r3, #34	; 0x22
 80078fc:	f04f 0800 	mov.w	r8, #0
 8007900:	f04f 0900 	mov.w	r9, #0
 8007904:	f8ca 3000 	str.w	r3, [sl]
 8007908:	e78c      	b.n	8007824 <_strtod_l+0x494>
 800790a:	bf00      	nop
 800790c:	0800af3d 	.word	0x0800af3d
 8007910:	0800af78 	.word	0x0800af78
 8007914:	0800af35 	.word	0x0800af35
 8007918:	0800afbb 	.word	0x0800afbb
 800791c:	0800b278 	.word	0x0800b278
 8007920:	0800b158 	.word	0x0800b158
 8007924:	0800b130 	.word	0x0800b130
 8007928:	7ff00000 	.word	0x7ff00000
 800792c:	7ca00000 	.word	0x7ca00000
 8007930:	7fefffff 	.word	0x7fefffff
 8007934:	f016 0310 	ands.w	r3, r6, #16
 8007938:	bf18      	it	ne
 800793a:	236a      	movne	r3, #106	; 0x6a
 800793c:	4640      	mov	r0, r8
 800793e:	9305      	str	r3, [sp, #20]
 8007940:	4649      	mov	r1, r9
 8007942:	2300      	movs	r3, #0
 8007944:	4fb2      	ldr	r7, [pc, #712]	; (8007c10 <_strtod_l+0x880>)
 8007946:	07f2      	lsls	r2, r6, #31
 8007948:	d504      	bpl.n	8007954 <_strtod_l+0x5c4>
 800794a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800794e:	f7f8 fe77 	bl	8000640 <__aeabi_dmul>
 8007952:	2301      	movs	r3, #1
 8007954:	1076      	asrs	r6, r6, #1
 8007956:	f107 0708 	add.w	r7, r7, #8
 800795a:	d1f4      	bne.n	8007946 <_strtod_l+0x5b6>
 800795c:	b10b      	cbz	r3, 8007962 <_strtod_l+0x5d2>
 800795e:	4680      	mov	r8, r0
 8007960:	4689      	mov	r9, r1
 8007962:	9b05      	ldr	r3, [sp, #20]
 8007964:	b1bb      	cbz	r3, 8007996 <_strtod_l+0x606>
 8007966:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800796a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800796e:	2b00      	cmp	r3, #0
 8007970:	4649      	mov	r1, r9
 8007972:	dd10      	ble.n	8007996 <_strtod_l+0x606>
 8007974:	2b1f      	cmp	r3, #31
 8007976:	f340 812b 	ble.w	8007bd0 <_strtod_l+0x840>
 800797a:	2b34      	cmp	r3, #52	; 0x34
 800797c:	bfd8      	it	le
 800797e:	f04f 32ff 	movle.w	r2, #4294967295
 8007982:	f04f 0800 	mov.w	r8, #0
 8007986:	bfcf      	iteee	gt
 8007988:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800798c:	3b20      	suble	r3, #32
 800798e:	fa02 f303 	lslle.w	r3, r2, r3
 8007992:	ea03 0901 	andle.w	r9, r3, r1
 8007996:	2200      	movs	r2, #0
 8007998:	2300      	movs	r3, #0
 800799a:	4640      	mov	r0, r8
 800799c:	4649      	mov	r1, r9
 800799e:	f7f9 f8b7 	bl	8000b10 <__aeabi_dcmpeq>
 80079a2:	2800      	cmp	r0, #0
 80079a4:	d1a1      	bne.n	80078ea <_strtod_l+0x55a>
 80079a6:	9b06      	ldr	r3, [sp, #24]
 80079a8:	465a      	mov	r2, fp
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	4650      	mov	r0, sl
 80079ae:	4623      	mov	r3, r4
 80079b0:	9908      	ldr	r1, [sp, #32]
 80079b2:	f001 fdb7 	bl	8009524 <__s2b>
 80079b6:	9008      	str	r0, [sp, #32]
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f43f af24 	beq.w	8007806 <_strtod_l+0x476>
 80079be:	9b04      	ldr	r3, [sp, #16]
 80079c0:	f04f 0b00 	mov.w	fp, #0
 80079c4:	1b5d      	subs	r5, r3, r5
 80079c6:	9b07      	ldr	r3, [sp, #28]
 80079c8:	f8cd b010 	str.w	fp, [sp, #16]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	bfb4      	ite	lt
 80079d0:	462b      	movlt	r3, r5
 80079d2:	2300      	movge	r3, #0
 80079d4:	930e      	str	r3, [sp, #56]	; 0x38
 80079d6:	9b07      	ldr	r3, [sp, #28]
 80079d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80079dc:	9316      	str	r3, [sp, #88]	; 0x58
 80079de:	9b08      	ldr	r3, [sp, #32]
 80079e0:	4650      	mov	r0, sl
 80079e2:	6859      	ldr	r1, [r3, #4]
 80079e4:	f001 fcf2 	bl	80093cc <_Balloc>
 80079e8:	9006      	str	r0, [sp, #24]
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f43f af13 	beq.w	8007816 <_strtod_l+0x486>
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	300c      	adds	r0, #12
 80079f4:	691a      	ldr	r2, [r3, #16]
 80079f6:	f103 010c 	add.w	r1, r3, #12
 80079fa:	3202      	adds	r2, #2
 80079fc:	0092      	lsls	r2, r2, #2
 80079fe:	f001 fcd7 	bl	80093b0 <memcpy>
 8007a02:	ab1e      	add	r3, sp, #120	; 0x78
 8007a04:	9301      	str	r3, [sp, #4]
 8007a06:	ab1d      	add	r3, sp, #116	; 0x74
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	4642      	mov	r2, r8
 8007a0c:	464b      	mov	r3, r9
 8007a0e:	4650      	mov	r0, sl
 8007a10:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8007a14:	f002 f8c4 	bl	8009ba0 <__d2b>
 8007a18:	901c      	str	r0, [sp, #112]	; 0x70
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	f43f aefb 	beq.w	8007816 <_strtod_l+0x486>
 8007a20:	2101      	movs	r1, #1
 8007a22:	4650      	mov	r0, sl
 8007a24:	f001 fe16 	bl	8009654 <__i2b>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	9004      	str	r0, [sp, #16]
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	f43f aef2 	beq.w	8007816 <_strtod_l+0x486>
 8007a32:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007a34:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007a36:	2d00      	cmp	r5, #0
 8007a38:	bfab      	itete	ge
 8007a3a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007a3c:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007a3e:	18ee      	addge	r6, r5, r3
 8007a40:	1b5c      	sublt	r4, r3, r5
 8007a42:	9b05      	ldr	r3, [sp, #20]
 8007a44:	bfa8      	it	ge
 8007a46:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8007a48:	eba5 0503 	sub.w	r5, r5, r3
 8007a4c:	4415      	add	r5, r2
 8007a4e:	4b71      	ldr	r3, [pc, #452]	; (8007c14 <_strtod_l+0x884>)
 8007a50:	f105 35ff 	add.w	r5, r5, #4294967295
 8007a54:	bfb8      	it	lt
 8007a56:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007a58:	429d      	cmp	r5, r3
 8007a5a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007a5e:	f280 80c9 	bge.w	8007bf4 <_strtod_l+0x864>
 8007a62:	1b5b      	subs	r3, r3, r5
 8007a64:	2b1f      	cmp	r3, #31
 8007a66:	f04f 0701 	mov.w	r7, #1
 8007a6a:	eba2 0203 	sub.w	r2, r2, r3
 8007a6e:	f300 80b6 	bgt.w	8007bde <_strtod_l+0x84e>
 8007a72:	2500      	movs	r5, #0
 8007a74:	fa07 f303 	lsl.w	r3, r7, r3
 8007a78:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a7a:	18b7      	adds	r7, r6, r2
 8007a7c:	9b05      	ldr	r3, [sp, #20]
 8007a7e:	42be      	cmp	r6, r7
 8007a80:	4414      	add	r4, r2
 8007a82:	441c      	add	r4, r3
 8007a84:	4633      	mov	r3, r6
 8007a86:	bfa8      	it	ge
 8007a88:	463b      	movge	r3, r7
 8007a8a:	42a3      	cmp	r3, r4
 8007a8c:	bfa8      	it	ge
 8007a8e:	4623      	movge	r3, r4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bfc2      	ittt	gt
 8007a94:	1aff      	subgt	r7, r7, r3
 8007a96:	1ae4      	subgt	r4, r4, r3
 8007a98:	1af6      	subgt	r6, r6, r3
 8007a9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	dd17      	ble.n	8007ad0 <_strtod_l+0x740>
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	9904      	ldr	r1, [sp, #16]
 8007aa6:	f001 fe8f 	bl	80097c8 <__pow5mult>
 8007aaa:	9004      	str	r0, [sp, #16]
 8007aac:	2800      	cmp	r0, #0
 8007aae:	f43f aeb2 	beq.w	8007816 <_strtod_l+0x486>
 8007ab2:	4601      	mov	r1, r0
 8007ab4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007ab6:	4650      	mov	r0, sl
 8007ab8:	f001 fde2 	bl	8009680 <__multiply>
 8007abc:	9009      	str	r0, [sp, #36]	; 0x24
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f43f aea9 	beq.w	8007816 <_strtod_l+0x486>
 8007ac4:	4650      	mov	r0, sl
 8007ac6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007ac8:	f001 fcc0 	bl	800944c <_Bfree>
 8007acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ace:	931c      	str	r3, [sp, #112]	; 0x70
 8007ad0:	2f00      	cmp	r7, #0
 8007ad2:	f300 8093 	bgt.w	8007bfc <_strtod_l+0x86c>
 8007ad6:	9b07      	ldr	r3, [sp, #28]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	dd08      	ble.n	8007aee <_strtod_l+0x75e>
 8007adc:	4650      	mov	r0, sl
 8007ade:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007ae0:	9906      	ldr	r1, [sp, #24]
 8007ae2:	f001 fe71 	bl	80097c8 <__pow5mult>
 8007ae6:	9006      	str	r0, [sp, #24]
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	f43f ae94 	beq.w	8007816 <_strtod_l+0x486>
 8007aee:	2c00      	cmp	r4, #0
 8007af0:	dd08      	ble.n	8007b04 <_strtod_l+0x774>
 8007af2:	4622      	mov	r2, r4
 8007af4:	4650      	mov	r0, sl
 8007af6:	9906      	ldr	r1, [sp, #24]
 8007af8:	f001 fec0 	bl	800987c <__lshift>
 8007afc:	9006      	str	r0, [sp, #24]
 8007afe:	2800      	cmp	r0, #0
 8007b00:	f43f ae89 	beq.w	8007816 <_strtod_l+0x486>
 8007b04:	2e00      	cmp	r6, #0
 8007b06:	dd08      	ble.n	8007b1a <_strtod_l+0x78a>
 8007b08:	4632      	mov	r2, r6
 8007b0a:	4650      	mov	r0, sl
 8007b0c:	9904      	ldr	r1, [sp, #16]
 8007b0e:	f001 feb5 	bl	800987c <__lshift>
 8007b12:	9004      	str	r0, [sp, #16]
 8007b14:	2800      	cmp	r0, #0
 8007b16:	f43f ae7e 	beq.w	8007816 <_strtod_l+0x486>
 8007b1a:	4650      	mov	r0, sl
 8007b1c:	9a06      	ldr	r2, [sp, #24]
 8007b1e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007b20:	f001 ff34 	bl	800998c <__mdiff>
 8007b24:	4683      	mov	fp, r0
 8007b26:	2800      	cmp	r0, #0
 8007b28:	f43f ae75 	beq.w	8007816 <_strtod_l+0x486>
 8007b2c:	2400      	movs	r4, #0
 8007b2e:	68c3      	ldr	r3, [r0, #12]
 8007b30:	9904      	ldr	r1, [sp, #16]
 8007b32:	60c4      	str	r4, [r0, #12]
 8007b34:	930d      	str	r3, [sp, #52]	; 0x34
 8007b36:	f001 ff0d 	bl	8009954 <__mcmp>
 8007b3a:	42a0      	cmp	r0, r4
 8007b3c:	da70      	bge.n	8007c20 <_strtod_l+0x890>
 8007b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b40:	ea53 0308 	orrs.w	r3, r3, r8
 8007b44:	f040 8096 	bne.w	8007c74 <_strtod_l+0x8e4>
 8007b48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f040 8091 	bne.w	8007c74 <_strtod_l+0x8e4>
 8007b52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b56:	0d1b      	lsrs	r3, r3, #20
 8007b58:	051b      	lsls	r3, r3, #20
 8007b5a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007b5e:	f240 8089 	bls.w	8007c74 <_strtod_l+0x8e4>
 8007b62:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007b66:	b923      	cbnz	r3, 8007b72 <_strtod_l+0x7e2>
 8007b68:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	f340 8081 	ble.w	8007c74 <_strtod_l+0x8e4>
 8007b72:	4659      	mov	r1, fp
 8007b74:	2201      	movs	r2, #1
 8007b76:	4650      	mov	r0, sl
 8007b78:	f001 fe80 	bl	800987c <__lshift>
 8007b7c:	9904      	ldr	r1, [sp, #16]
 8007b7e:	4683      	mov	fp, r0
 8007b80:	f001 fee8 	bl	8009954 <__mcmp>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	dd75      	ble.n	8007c74 <_strtod_l+0x8e4>
 8007b88:	9905      	ldr	r1, [sp, #20]
 8007b8a:	464b      	mov	r3, r9
 8007b8c:	4a22      	ldr	r2, [pc, #136]	; (8007c18 <_strtod_l+0x888>)
 8007b8e:	2900      	cmp	r1, #0
 8007b90:	f000 8091 	beq.w	8007cb6 <_strtod_l+0x926>
 8007b94:	ea02 0109 	and.w	r1, r2, r9
 8007b98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b9c:	f300 808b 	bgt.w	8007cb6 <_strtod_l+0x926>
 8007ba0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007ba4:	f77f aea9 	ble.w	80078fa <_strtod_l+0x56a>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	4a1c      	ldr	r2, [pc, #112]	; (8007c1c <_strtod_l+0x88c>)
 8007bac:	4640      	mov	r0, r8
 8007bae:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007bb8:	f7f8 fd42 	bl	8000640 <__aeabi_dmul>
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4303      	orrs	r3, r0
 8007bc0:	bf08      	it	eq
 8007bc2:	2322      	moveq	r3, #34	; 0x22
 8007bc4:	4680      	mov	r8, r0
 8007bc6:	4689      	mov	r9, r1
 8007bc8:	bf08      	it	eq
 8007bca:	f8ca 3000 	streq.w	r3, [sl]
 8007bce:	e62d      	b.n	800782c <_strtod_l+0x49c>
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	ea03 0808 	and.w	r8, r3, r8
 8007bdc:	e6db      	b.n	8007996 <_strtod_l+0x606>
 8007bde:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007be2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007be6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007bea:	35e2      	adds	r5, #226	; 0xe2
 8007bec:	fa07 f505 	lsl.w	r5, r7, r5
 8007bf0:	970f      	str	r7, [sp, #60]	; 0x3c
 8007bf2:	e742      	b.n	8007a7a <_strtod_l+0x6ea>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	2500      	movs	r5, #0
 8007bf8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bfa:	e73e      	b.n	8007a7a <_strtod_l+0x6ea>
 8007bfc:	463a      	mov	r2, r7
 8007bfe:	4650      	mov	r0, sl
 8007c00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c02:	f001 fe3b 	bl	800987c <__lshift>
 8007c06:	901c      	str	r0, [sp, #112]	; 0x70
 8007c08:	2800      	cmp	r0, #0
 8007c0a:	f47f af64 	bne.w	8007ad6 <_strtod_l+0x746>
 8007c0e:	e602      	b.n	8007816 <_strtod_l+0x486>
 8007c10:	0800af90 	.word	0x0800af90
 8007c14:	fffffc02 	.word	0xfffffc02
 8007c18:	7ff00000 	.word	0x7ff00000
 8007c1c:	39500000 	.word	0x39500000
 8007c20:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007c24:	d166      	bne.n	8007cf4 <_strtod_l+0x964>
 8007c26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c2c:	b35a      	cbz	r2, 8007c86 <_strtod_l+0x8f6>
 8007c2e:	4a9c      	ldr	r2, [pc, #624]	; (8007ea0 <_strtod_l+0xb10>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d12c      	bne.n	8007c8e <_strtod_l+0x8fe>
 8007c34:	9b05      	ldr	r3, [sp, #20]
 8007c36:	4640      	mov	r0, r8
 8007c38:	b303      	cbz	r3, 8007c7c <_strtod_l+0x8ec>
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	4a99      	ldr	r2, [pc, #612]	; (8007ea4 <_strtod_l+0xb14>)
 8007c3e:	f04f 31ff 	mov.w	r1, #4294967295
 8007c42:	401a      	ands	r2, r3
 8007c44:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007c48:	d81b      	bhi.n	8007c82 <_strtod_l+0x8f2>
 8007c4a:	0d12      	lsrs	r2, r2, #20
 8007c4c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007c50:	fa01 f303 	lsl.w	r3, r1, r3
 8007c54:	4298      	cmp	r0, r3
 8007c56:	d11a      	bne.n	8007c8e <_strtod_l+0x8fe>
 8007c58:	4b93      	ldr	r3, [pc, #588]	; (8007ea8 <_strtod_l+0xb18>)
 8007c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d102      	bne.n	8007c66 <_strtod_l+0x8d6>
 8007c60:	3001      	adds	r0, #1
 8007c62:	f43f add8 	beq.w	8007816 <_strtod_l+0x486>
 8007c66:	f04f 0800 	mov.w	r8, #0
 8007c6a:	4b8e      	ldr	r3, [pc, #568]	; (8007ea4 <_strtod_l+0xb14>)
 8007c6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c6e:	401a      	ands	r2, r3
 8007c70:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007c74:	9b05      	ldr	r3, [sp, #20]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d196      	bne.n	8007ba8 <_strtod_l+0x818>
 8007c7a:	e5d7      	b.n	800782c <_strtod_l+0x49c>
 8007c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c80:	e7e8      	b.n	8007c54 <_strtod_l+0x8c4>
 8007c82:	460b      	mov	r3, r1
 8007c84:	e7e6      	b.n	8007c54 <_strtod_l+0x8c4>
 8007c86:	ea53 0308 	orrs.w	r3, r3, r8
 8007c8a:	f43f af7d 	beq.w	8007b88 <_strtod_l+0x7f8>
 8007c8e:	b1e5      	cbz	r5, 8007cca <_strtod_l+0x93a>
 8007c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c92:	421d      	tst	r5, r3
 8007c94:	d0ee      	beq.n	8007c74 <_strtod_l+0x8e4>
 8007c96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c98:	4640      	mov	r0, r8
 8007c9a:	4649      	mov	r1, r9
 8007c9c:	9a05      	ldr	r2, [sp, #20]
 8007c9e:	b1c3      	cbz	r3, 8007cd2 <_strtod_l+0x942>
 8007ca0:	f7ff fb52 	bl	8007348 <sulp>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cac:	f7f8 fb12 	bl	80002d4 <__adddf3>
 8007cb0:	4680      	mov	r8, r0
 8007cb2:	4689      	mov	r9, r1
 8007cb4:	e7de      	b.n	8007c74 <_strtod_l+0x8e4>
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007cbc:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007cc0:	f04f 38ff 	mov.w	r8, #4294967295
 8007cc4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007cc8:	e7d4      	b.n	8007c74 <_strtod_l+0x8e4>
 8007cca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ccc:	ea13 0f08 	tst.w	r3, r8
 8007cd0:	e7e0      	b.n	8007c94 <_strtod_l+0x904>
 8007cd2:	f7ff fb39 	bl	8007348 <sulp>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	460b      	mov	r3, r1
 8007cda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cde:	f7f8 faf7 	bl	80002d0 <__aeabi_dsub>
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	4680      	mov	r8, r0
 8007ce8:	4689      	mov	r9, r1
 8007cea:	f7f8 ff11 	bl	8000b10 <__aeabi_dcmpeq>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d0c0      	beq.n	8007c74 <_strtod_l+0x8e4>
 8007cf2:	e602      	b.n	80078fa <_strtod_l+0x56a>
 8007cf4:	4658      	mov	r0, fp
 8007cf6:	9904      	ldr	r1, [sp, #16]
 8007cf8:	f001 ffae 	bl	8009c58 <__ratio>
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007d02:	4606      	mov	r6, r0
 8007d04:	460f      	mov	r7, r1
 8007d06:	f7f8 ff17 	bl	8000b38 <__aeabi_dcmple>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d075      	beq.n	8007dfa <_strtod_l+0xa6a>
 8007d0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d047      	beq.n	8007da4 <_strtod_l+0xa14>
 8007d14:	2600      	movs	r6, #0
 8007d16:	4f65      	ldr	r7, [pc, #404]	; (8007eac <_strtod_l+0xb1c>)
 8007d18:	4d64      	ldr	r5, [pc, #400]	; (8007eac <_strtod_l+0xb1c>)
 8007d1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d20:	0d1b      	lsrs	r3, r3, #20
 8007d22:	051b      	lsls	r3, r3, #20
 8007d24:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d28:	4b61      	ldr	r3, [pc, #388]	; (8007eb0 <_strtod_l+0xb20>)
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	f040 80c8 	bne.w	8007ec0 <_strtod_l+0xb30>
 8007d30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d34:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d3a:	4640      	mov	r0, r8
 8007d3c:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007d40:	4649      	mov	r1, r9
 8007d42:	f001 feb3 	bl	8009aac <__ulp>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4630      	mov	r0, r6
 8007d4c:	4639      	mov	r1, r7
 8007d4e:	f7f8 fc77 	bl	8000640 <__aeabi_dmul>
 8007d52:	4642      	mov	r2, r8
 8007d54:	464b      	mov	r3, r9
 8007d56:	f7f8 fabd 	bl	80002d4 <__adddf3>
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	4951      	ldr	r1, [pc, #324]	; (8007ea4 <_strtod_l+0xb14>)
 8007d5e:	4a55      	ldr	r2, [pc, #340]	; (8007eb4 <_strtod_l+0xb24>)
 8007d60:	4019      	ands	r1, r3
 8007d62:	4291      	cmp	r1, r2
 8007d64:	4680      	mov	r8, r0
 8007d66:	d95e      	bls.n	8007e26 <_strtod_l+0xa96>
 8007d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d6a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d103      	bne.n	8007d7a <_strtod_l+0x9ea>
 8007d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d74:	3301      	adds	r3, #1
 8007d76:	f43f ad4e 	beq.w	8007816 <_strtod_l+0x486>
 8007d7a:	f04f 38ff 	mov.w	r8, #4294967295
 8007d7e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007ea8 <_strtod_l+0xb18>
 8007d82:	4650      	mov	r0, sl
 8007d84:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007d86:	f001 fb61 	bl	800944c <_Bfree>
 8007d8a:	4650      	mov	r0, sl
 8007d8c:	9906      	ldr	r1, [sp, #24]
 8007d8e:	f001 fb5d 	bl	800944c <_Bfree>
 8007d92:	4650      	mov	r0, sl
 8007d94:	9904      	ldr	r1, [sp, #16]
 8007d96:	f001 fb59 	bl	800944c <_Bfree>
 8007d9a:	4659      	mov	r1, fp
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	f001 fb55 	bl	800944c <_Bfree>
 8007da2:	e61c      	b.n	80079de <_strtod_l+0x64e>
 8007da4:	f1b8 0f00 	cmp.w	r8, #0
 8007da8:	d119      	bne.n	8007dde <_strtod_l+0xa4e>
 8007daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007db0:	b9e3      	cbnz	r3, 8007dec <_strtod_l+0xa5c>
 8007db2:	2200      	movs	r2, #0
 8007db4:	4630      	mov	r0, r6
 8007db6:	4639      	mov	r1, r7
 8007db8:	4b3c      	ldr	r3, [pc, #240]	; (8007eac <_strtod_l+0xb1c>)
 8007dba:	f7f8 feb3 	bl	8000b24 <__aeabi_dcmplt>
 8007dbe:	b9c8      	cbnz	r0, 8007df4 <_strtod_l+0xa64>
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	4630      	mov	r0, r6
 8007dc4:	4639      	mov	r1, r7
 8007dc6:	4b3c      	ldr	r3, [pc, #240]	; (8007eb8 <_strtod_l+0xb28>)
 8007dc8:	f7f8 fc3a 	bl	8000640 <__aeabi_dmul>
 8007dcc:	4604      	mov	r4, r0
 8007dce:	460d      	mov	r5, r1
 8007dd0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007dd4:	9418      	str	r4, [sp, #96]	; 0x60
 8007dd6:	9319      	str	r3, [sp, #100]	; 0x64
 8007dd8:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8007ddc:	e79d      	b.n	8007d1a <_strtod_l+0x98a>
 8007dde:	f1b8 0f01 	cmp.w	r8, #1
 8007de2:	d103      	bne.n	8007dec <_strtod_l+0xa5c>
 8007de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f43f ad87 	beq.w	80078fa <_strtod_l+0x56a>
 8007dec:	2600      	movs	r6, #0
 8007dee:	2400      	movs	r4, #0
 8007df0:	4f32      	ldr	r7, [pc, #200]	; (8007ebc <_strtod_l+0xb2c>)
 8007df2:	e791      	b.n	8007d18 <_strtod_l+0x988>
 8007df4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007df6:	4d30      	ldr	r5, [pc, #192]	; (8007eb8 <_strtod_l+0xb28>)
 8007df8:	e7ea      	b.n	8007dd0 <_strtod_l+0xa40>
 8007dfa:	4b2f      	ldr	r3, [pc, #188]	; (8007eb8 <_strtod_l+0xb28>)
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	4630      	mov	r0, r6
 8007e00:	4639      	mov	r1, r7
 8007e02:	f7f8 fc1d 	bl	8000640 <__aeabi_dmul>
 8007e06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e08:	4604      	mov	r4, r0
 8007e0a:	460d      	mov	r5, r1
 8007e0c:	b933      	cbnz	r3, 8007e1c <_strtod_l+0xa8c>
 8007e0e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e12:	9010      	str	r0, [sp, #64]	; 0x40
 8007e14:	9311      	str	r3, [sp, #68]	; 0x44
 8007e16:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007e1a:	e77e      	b.n	8007d1a <_strtod_l+0x98a>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007e24:	e7f7      	b.n	8007e16 <_strtod_l+0xa86>
 8007e26:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007e2a:	9b05      	ldr	r3, [sp, #20]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1a8      	bne.n	8007d82 <_strtod_l+0x9f2>
 8007e30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e34:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e36:	0d1b      	lsrs	r3, r3, #20
 8007e38:	051b      	lsls	r3, r3, #20
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d1a1      	bne.n	8007d82 <_strtod_l+0x9f2>
 8007e3e:	4620      	mov	r0, r4
 8007e40:	4629      	mov	r1, r5
 8007e42:	f7f9 f8e9 	bl	8001018 <__aeabi_d2lz>
 8007e46:	f7f8 fbcd 	bl	80005e4 <__aeabi_l2d>
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	4620      	mov	r0, r4
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7f8 fa3d 	bl	80002d0 <__aeabi_dsub>
 8007e56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007e58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e5c:	ea43 0308 	orr.w	r3, r3, r8
 8007e60:	4313      	orrs	r3, r2
 8007e62:	4604      	mov	r4, r0
 8007e64:	460d      	mov	r5, r1
 8007e66:	d066      	beq.n	8007f36 <_strtod_l+0xba6>
 8007e68:	a309      	add	r3, pc, #36	; (adr r3, 8007e90 <_strtod_l+0xb00>)
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	f7f8 fe59 	bl	8000b24 <__aeabi_dcmplt>
 8007e72:	2800      	cmp	r0, #0
 8007e74:	f47f acda 	bne.w	800782c <_strtod_l+0x49c>
 8007e78:	a307      	add	r3, pc, #28	; (adr r3, 8007e98 <_strtod_l+0xb08>)
 8007e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7e:	4620      	mov	r0, r4
 8007e80:	4629      	mov	r1, r5
 8007e82:	f7f8 fe6d 	bl	8000b60 <__aeabi_dcmpgt>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	f43f af7b 	beq.w	8007d82 <_strtod_l+0x9f2>
 8007e8c:	e4ce      	b.n	800782c <_strtod_l+0x49c>
 8007e8e:	bf00      	nop
 8007e90:	94a03595 	.word	0x94a03595
 8007e94:	3fdfffff 	.word	0x3fdfffff
 8007e98:	35afe535 	.word	0x35afe535
 8007e9c:	3fe00000 	.word	0x3fe00000
 8007ea0:	000fffff 	.word	0x000fffff
 8007ea4:	7ff00000 	.word	0x7ff00000
 8007ea8:	7fefffff 	.word	0x7fefffff
 8007eac:	3ff00000 	.word	0x3ff00000
 8007eb0:	7fe00000 	.word	0x7fe00000
 8007eb4:	7c9fffff 	.word	0x7c9fffff
 8007eb8:	3fe00000 	.word	0x3fe00000
 8007ebc:	bff00000 	.word	0xbff00000
 8007ec0:	9b05      	ldr	r3, [sp, #20]
 8007ec2:	b313      	cbz	r3, 8007f0a <_strtod_l+0xb7a>
 8007ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ec6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007eca:	d81e      	bhi.n	8007f0a <_strtod_l+0xb7a>
 8007ecc:	a326      	add	r3, pc, #152	; (adr r3, 8007f68 <_strtod_l+0xbd8>)
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	4629      	mov	r1, r5
 8007ed6:	f7f8 fe2f 	bl	8000b38 <__aeabi_dcmple>
 8007eda:	b190      	cbz	r0, 8007f02 <_strtod_l+0xb72>
 8007edc:	4629      	mov	r1, r5
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f7f8 fe86 	bl	8000bf0 <__aeabi_d2uiz>
 8007ee4:	2801      	cmp	r0, #1
 8007ee6:	bf38      	it	cc
 8007ee8:	2001      	movcc	r0, #1
 8007eea:	f7f8 fb2f 	bl	800054c <__aeabi_ui2d>
 8007eee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	b9d3      	cbnz	r3, 8007f2c <_strtod_l+0xb9c>
 8007ef6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007efa:	9012      	str	r0, [sp, #72]	; 0x48
 8007efc:	9313      	str	r3, [sp, #76]	; 0x4c
 8007efe:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007f02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f04:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007f08:	1a9f      	subs	r7, r3, r2
 8007f0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f0e:	f001 fdcd 	bl	8009aac <__ulp>
 8007f12:	4602      	mov	r2, r0
 8007f14:	460b      	mov	r3, r1
 8007f16:	4630      	mov	r0, r6
 8007f18:	4639      	mov	r1, r7
 8007f1a:	f7f8 fb91 	bl	8000640 <__aeabi_dmul>
 8007f1e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f22:	f7f8 f9d7 	bl	80002d4 <__adddf3>
 8007f26:	4680      	mov	r8, r0
 8007f28:	4689      	mov	r9, r1
 8007f2a:	e77e      	b.n	8007e2a <_strtod_l+0xa9a>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	460b      	mov	r3, r1
 8007f30:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007f34:	e7e3      	b.n	8007efe <_strtod_l+0xb6e>
 8007f36:	a30e      	add	r3, pc, #56	; (adr r3, 8007f70 <_strtod_l+0xbe0>)
 8007f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f3c:	f7f8 fdf2 	bl	8000b24 <__aeabi_dcmplt>
 8007f40:	e7a1      	b.n	8007e86 <_strtod_l+0xaf6>
 8007f42:	2300      	movs	r3, #0
 8007f44:	930c      	str	r3, [sp, #48]	; 0x30
 8007f46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f48:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f4a:	6013      	str	r3, [r2, #0]
 8007f4c:	f7ff ba65 	b.w	800741a <_strtod_l+0x8a>
 8007f50:	2b65      	cmp	r3, #101	; 0x65
 8007f52:	f43f ab5c 	beq.w	800760e <_strtod_l+0x27e>
 8007f56:	2b45      	cmp	r3, #69	; 0x45
 8007f58:	f43f ab59 	beq.w	800760e <_strtod_l+0x27e>
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f7ff bb8d 	b.w	800767c <_strtod_l+0x2ec>
 8007f62:	bf00      	nop
 8007f64:	f3af 8000 	nop.w
 8007f68:	ffc00000 	.word	0xffc00000
 8007f6c:	41dfffff 	.word	0x41dfffff
 8007f70:	94a03595 	.word	0x94a03595
 8007f74:	3fcfffff 	.word	0x3fcfffff

08007f78 <strtod>:
 8007f78:	460a      	mov	r2, r1
 8007f7a:	4601      	mov	r1, r0
 8007f7c:	4802      	ldr	r0, [pc, #8]	; (8007f88 <strtod+0x10>)
 8007f7e:	4b03      	ldr	r3, [pc, #12]	; (8007f8c <strtod+0x14>)
 8007f80:	6800      	ldr	r0, [r0, #0]
 8007f82:	f7ff ba05 	b.w	8007390 <_strtod_l>
 8007f86:	bf00      	nop
 8007f88:	20000018 	.word	0x20000018
 8007f8c:	20000080 	.word	0x20000080

08007f90 <quorem>:
 8007f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	6903      	ldr	r3, [r0, #16]
 8007f96:	690c      	ldr	r4, [r1, #16]
 8007f98:	4607      	mov	r7, r0
 8007f9a:	42a3      	cmp	r3, r4
 8007f9c:	f2c0 8083 	blt.w	80080a6 <quorem+0x116>
 8007fa0:	3c01      	subs	r4, #1
 8007fa2:	f100 0514 	add.w	r5, r0, #20
 8007fa6:	f101 0814 	add.w	r8, r1, #20
 8007faa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fae:	9301      	str	r3, [sp, #4]
 8007fb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fc0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fc4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fc8:	d332      	bcc.n	8008030 <quorem+0xa0>
 8007fca:	f04f 0e00 	mov.w	lr, #0
 8007fce:	4640      	mov	r0, r8
 8007fd0:	46ac      	mov	ip, r5
 8007fd2:	46f2      	mov	sl, lr
 8007fd4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fd8:	b293      	uxth	r3, r2
 8007fda:	fb06 e303 	mla	r3, r6, r3, lr
 8007fde:	0c12      	lsrs	r2, r2, #16
 8007fe0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007fe4:	fb06 e202 	mla	r2, r6, r2, lr
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	ebaa 0303 	sub.w	r3, sl, r3
 8007fee:	f8dc a000 	ldr.w	sl, [ip]
 8007ff2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ff6:	fa1f fa8a 	uxth.w	sl, sl
 8007ffa:	4453      	add	r3, sl
 8007ffc:	fa1f fa82 	uxth.w	sl, r2
 8008000:	f8dc 2000 	ldr.w	r2, [ip]
 8008004:	4581      	cmp	r9, r0
 8008006:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800800a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800800e:	b29b      	uxth	r3, r3
 8008010:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008014:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008018:	f84c 3b04 	str.w	r3, [ip], #4
 800801c:	d2da      	bcs.n	8007fd4 <quorem+0x44>
 800801e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008022:	b92b      	cbnz	r3, 8008030 <quorem+0xa0>
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	3b04      	subs	r3, #4
 8008028:	429d      	cmp	r5, r3
 800802a:	461a      	mov	r2, r3
 800802c:	d32f      	bcc.n	800808e <quorem+0xfe>
 800802e:	613c      	str	r4, [r7, #16]
 8008030:	4638      	mov	r0, r7
 8008032:	f001 fc8f 	bl	8009954 <__mcmp>
 8008036:	2800      	cmp	r0, #0
 8008038:	db25      	blt.n	8008086 <quorem+0xf6>
 800803a:	4628      	mov	r0, r5
 800803c:	f04f 0c00 	mov.w	ip, #0
 8008040:	3601      	adds	r6, #1
 8008042:	f858 1b04 	ldr.w	r1, [r8], #4
 8008046:	f8d0 e000 	ldr.w	lr, [r0]
 800804a:	b28b      	uxth	r3, r1
 800804c:	ebac 0303 	sub.w	r3, ip, r3
 8008050:	fa1f f28e 	uxth.w	r2, lr
 8008054:	4413      	add	r3, r2
 8008056:	0c0a      	lsrs	r2, r1, #16
 8008058:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800805c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008060:	b29b      	uxth	r3, r3
 8008062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008066:	45c1      	cmp	r9, r8
 8008068:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800806c:	f840 3b04 	str.w	r3, [r0], #4
 8008070:	d2e7      	bcs.n	8008042 <quorem+0xb2>
 8008072:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008076:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800807a:	b922      	cbnz	r2, 8008086 <quorem+0xf6>
 800807c:	3b04      	subs	r3, #4
 800807e:	429d      	cmp	r5, r3
 8008080:	461a      	mov	r2, r3
 8008082:	d30a      	bcc.n	800809a <quorem+0x10a>
 8008084:	613c      	str	r4, [r7, #16]
 8008086:	4630      	mov	r0, r6
 8008088:	b003      	add	sp, #12
 800808a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800808e:	6812      	ldr	r2, [r2, #0]
 8008090:	3b04      	subs	r3, #4
 8008092:	2a00      	cmp	r2, #0
 8008094:	d1cb      	bne.n	800802e <quorem+0x9e>
 8008096:	3c01      	subs	r4, #1
 8008098:	e7c6      	b.n	8008028 <quorem+0x98>
 800809a:	6812      	ldr	r2, [r2, #0]
 800809c:	3b04      	subs	r3, #4
 800809e:	2a00      	cmp	r2, #0
 80080a0:	d1f0      	bne.n	8008084 <quorem+0xf4>
 80080a2:	3c01      	subs	r4, #1
 80080a4:	e7eb      	b.n	800807e <quorem+0xee>
 80080a6:	2000      	movs	r0, #0
 80080a8:	e7ee      	b.n	8008088 <quorem+0xf8>
 80080aa:	0000      	movs	r0, r0
 80080ac:	0000      	movs	r0, r0
	...

080080b0 <_dtoa_r>:
 80080b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b4:	4616      	mov	r6, r2
 80080b6:	461f      	mov	r7, r3
 80080b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80080ba:	b099      	sub	sp, #100	; 0x64
 80080bc:	4605      	mov	r5, r0
 80080be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80080c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80080c6:	b974      	cbnz	r4, 80080e6 <_dtoa_r+0x36>
 80080c8:	2010      	movs	r0, #16
 80080ca:	f001 f949 	bl	8009360 <malloc>
 80080ce:	4602      	mov	r2, r0
 80080d0:	6268      	str	r0, [r5, #36]	; 0x24
 80080d2:	b920      	cbnz	r0, 80080de <_dtoa_r+0x2e>
 80080d4:	21ea      	movs	r1, #234	; 0xea
 80080d6:	4bae      	ldr	r3, [pc, #696]	; (8008390 <_dtoa_r+0x2e0>)
 80080d8:	48ae      	ldr	r0, [pc, #696]	; (8008394 <_dtoa_r+0x2e4>)
 80080da:	f002 f863 	bl	800a1a4 <__assert_func>
 80080de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080e2:	6004      	str	r4, [r0, #0]
 80080e4:	60c4      	str	r4, [r0, #12]
 80080e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80080e8:	6819      	ldr	r1, [r3, #0]
 80080ea:	b151      	cbz	r1, 8008102 <_dtoa_r+0x52>
 80080ec:	685a      	ldr	r2, [r3, #4]
 80080ee:	2301      	movs	r3, #1
 80080f0:	4093      	lsls	r3, r2
 80080f2:	604a      	str	r2, [r1, #4]
 80080f4:	608b      	str	r3, [r1, #8]
 80080f6:	4628      	mov	r0, r5
 80080f8:	f001 f9a8 	bl	800944c <_Bfree>
 80080fc:	2200      	movs	r2, #0
 80080fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	1e3b      	subs	r3, r7, #0
 8008104:	bfaf      	iteee	ge
 8008106:	2300      	movge	r3, #0
 8008108:	2201      	movlt	r2, #1
 800810a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800810e:	9305      	strlt	r3, [sp, #20]
 8008110:	bfa8      	it	ge
 8008112:	f8c8 3000 	strge.w	r3, [r8]
 8008116:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800811a:	4b9f      	ldr	r3, [pc, #636]	; (8008398 <_dtoa_r+0x2e8>)
 800811c:	bfb8      	it	lt
 800811e:	f8c8 2000 	strlt.w	r2, [r8]
 8008122:	ea33 0309 	bics.w	r3, r3, r9
 8008126:	d119      	bne.n	800815c <_dtoa_r+0xac>
 8008128:	f242 730f 	movw	r3, #9999	; 0x270f
 800812c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800812e:	6013      	str	r3, [r2, #0]
 8008130:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008134:	4333      	orrs	r3, r6
 8008136:	f000 8580 	beq.w	8008c3a <_dtoa_r+0xb8a>
 800813a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800813c:	b953      	cbnz	r3, 8008154 <_dtoa_r+0xa4>
 800813e:	4b97      	ldr	r3, [pc, #604]	; (800839c <_dtoa_r+0x2ec>)
 8008140:	e022      	b.n	8008188 <_dtoa_r+0xd8>
 8008142:	4b97      	ldr	r3, [pc, #604]	; (80083a0 <_dtoa_r+0x2f0>)
 8008144:	9308      	str	r3, [sp, #32]
 8008146:	3308      	adds	r3, #8
 8008148:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	9808      	ldr	r0, [sp, #32]
 800814e:	b019      	add	sp, #100	; 0x64
 8008150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008154:	4b91      	ldr	r3, [pc, #580]	; (800839c <_dtoa_r+0x2ec>)
 8008156:	9308      	str	r3, [sp, #32]
 8008158:	3303      	adds	r3, #3
 800815a:	e7f5      	b.n	8008148 <_dtoa_r+0x98>
 800815c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008160:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008164:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008168:	2200      	movs	r2, #0
 800816a:	2300      	movs	r3, #0
 800816c:	f7f8 fcd0 	bl	8000b10 <__aeabi_dcmpeq>
 8008170:	4680      	mov	r8, r0
 8008172:	b158      	cbz	r0, 800818c <_dtoa_r+0xdc>
 8008174:	2301      	movs	r3, #1
 8008176:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 8559 	beq.w	8008c34 <_dtoa_r+0xb84>
 8008182:	4888      	ldr	r0, [pc, #544]	; (80083a4 <_dtoa_r+0x2f4>)
 8008184:	6018      	str	r0, [r3, #0]
 8008186:	1e43      	subs	r3, r0, #1
 8008188:	9308      	str	r3, [sp, #32]
 800818a:	e7df      	b.n	800814c <_dtoa_r+0x9c>
 800818c:	ab16      	add	r3, sp, #88	; 0x58
 800818e:	9301      	str	r3, [sp, #4]
 8008190:	ab17      	add	r3, sp, #92	; 0x5c
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	4628      	mov	r0, r5
 8008196:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800819a:	f001 fd01 	bl	8009ba0 <__d2b>
 800819e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081a2:	4682      	mov	sl, r0
 80081a4:	2c00      	cmp	r4, #0
 80081a6:	d07e      	beq.n	80082a6 <_dtoa_r+0x1f6>
 80081a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80081b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80081c2:	2200      	movs	r2, #0
 80081c4:	4b78      	ldr	r3, [pc, #480]	; (80083a8 <_dtoa_r+0x2f8>)
 80081c6:	f7f8 f883 	bl	80002d0 <__aeabi_dsub>
 80081ca:	a36b      	add	r3, pc, #428	; (adr r3, 8008378 <_dtoa_r+0x2c8>)
 80081cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d0:	f7f8 fa36 	bl	8000640 <__aeabi_dmul>
 80081d4:	a36a      	add	r3, pc, #424	; (adr r3, 8008380 <_dtoa_r+0x2d0>)
 80081d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081da:	f7f8 f87b 	bl	80002d4 <__adddf3>
 80081de:	4606      	mov	r6, r0
 80081e0:	4620      	mov	r0, r4
 80081e2:	460f      	mov	r7, r1
 80081e4:	f7f8 f9c2 	bl	800056c <__aeabi_i2d>
 80081e8:	a367      	add	r3, pc, #412	; (adr r3, 8008388 <_dtoa_r+0x2d8>)
 80081ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ee:	f7f8 fa27 	bl	8000640 <__aeabi_dmul>
 80081f2:	4602      	mov	r2, r0
 80081f4:	460b      	mov	r3, r1
 80081f6:	4630      	mov	r0, r6
 80081f8:	4639      	mov	r1, r7
 80081fa:	f7f8 f86b 	bl	80002d4 <__adddf3>
 80081fe:	4606      	mov	r6, r0
 8008200:	460f      	mov	r7, r1
 8008202:	f7f8 fccd 	bl	8000ba0 <__aeabi_d2iz>
 8008206:	2200      	movs	r2, #0
 8008208:	4681      	mov	r9, r0
 800820a:	2300      	movs	r3, #0
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 fc88 	bl	8000b24 <__aeabi_dcmplt>
 8008214:	b148      	cbz	r0, 800822a <_dtoa_r+0x17a>
 8008216:	4648      	mov	r0, r9
 8008218:	f7f8 f9a8 	bl	800056c <__aeabi_i2d>
 800821c:	4632      	mov	r2, r6
 800821e:	463b      	mov	r3, r7
 8008220:	f7f8 fc76 	bl	8000b10 <__aeabi_dcmpeq>
 8008224:	b908      	cbnz	r0, 800822a <_dtoa_r+0x17a>
 8008226:	f109 39ff 	add.w	r9, r9, #4294967295
 800822a:	f1b9 0f16 	cmp.w	r9, #22
 800822e:	d857      	bhi.n	80082e0 <_dtoa_r+0x230>
 8008230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008234:	4b5d      	ldr	r3, [pc, #372]	; (80083ac <_dtoa_r+0x2fc>)
 8008236:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	f7f8 fc71 	bl	8000b24 <__aeabi_dcmplt>
 8008242:	2800      	cmp	r0, #0
 8008244:	d04e      	beq.n	80082e4 <_dtoa_r+0x234>
 8008246:	2300      	movs	r3, #0
 8008248:	f109 39ff 	add.w	r9, r9, #4294967295
 800824c:	930f      	str	r3, [sp, #60]	; 0x3c
 800824e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008250:	1b1c      	subs	r4, r3, r4
 8008252:	1e63      	subs	r3, r4, #1
 8008254:	9309      	str	r3, [sp, #36]	; 0x24
 8008256:	bf49      	itett	mi
 8008258:	f1c4 0301 	rsbmi	r3, r4, #1
 800825c:	2300      	movpl	r3, #0
 800825e:	9306      	strmi	r3, [sp, #24]
 8008260:	2300      	movmi	r3, #0
 8008262:	bf54      	ite	pl
 8008264:	9306      	strpl	r3, [sp, #24]
 8008266:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008268:	f1b9 0f00 	cmp.w	r9, #0
 800826c:	db3c      	blt.n	80082e8 <_dtoa_r+0x238>
 800826e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008270:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008274:	444b      	add	r3, r9
 8008276:	9309      	str	r3, [sp, #36]	; 0x24
 8008278:	2300      	movs	r3, #0
 800827a:	930a      	str	r3, [sp, #40]	; 0x28
 800827c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800827e:	2b09      	cmp	r3, #9
 8008280:	d86c      	bhi.n	800835c <_dtoa_r+0x2ac>
 8008282:	2b05      	cmp	r3, #5
 8008284:	bfc4      	itt	gt
 8008286:	3b04      	subgt	r3, #4
 8008288:	9322      	strgt	r3, [sp, #136]	; 0x88
 800828a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800828c:	bfc8      	it	gt
 800828e:	2400      	movgt	r4, #0
 8008290:	f1a3 0302 	sub.w	r3, r3, #2
 8008294:	bfd8      	it	le
 8008296:	2401      	movle	r4, #1
 8008298:	2b03      	cmp	r3, #3
 800829a:	f200 808b 	bhi.w	80083b4 <_dtoa_r+0x304>
 800829e:	e8df f003 	tbb	[pc, r3]
 80082a2:	4f2d      	.short	0x4f2d
 80082a4:	5b4d      	.short	0x5b4d
 80082a6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80082aa:	441c      	add	r4, r3
 80082ac:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80082b0:	2b20      	cmp	r3, #32
 80082b2:	bfc3      	ittte	gt
 80082b4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082b8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80082bc:	fa09 f303 	lslgt.w	r3, r9, r3
 80082c0:	f1c3 0320 	rsble	r3, r3, #32
 80082c4:	bfc6      	itte	gt
 80082c6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80082ca:	4318      	orrgt	r0, r3
 80082cc:	fa06 f003 	lslle.w	r0, r6, r3
 80082d0:	f7f8 f93c 	bl	800054c <__aeabi_ui2d>
 80082d4:	2301      	movs	r3, #1
 80082d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80082da:	3c01      	subs	r4, #1
 80082dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80082de:	e770      	b.n	80081c2 <_dtoa_r+0x112>
 80082e0:	2301      	movs	r3, #1
 80082e2:	e7b3      	b.n	800824c <_dtoa_r+0x19c>
 80082e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80082e6:	e7b2      	b.n	800824e <_dtoa_r+0x19e>
 80082e8:	9b06      	ldr	r3, [sp, #24]
 80082ea:	eba3 0309 	sub.w	r3, r3, r9
 80082ee:	9306      	str	r3, [sp, #24]
 80082f0:	f1c9 0300 	rsb	r3, r9, #0
 80082f4:	930a      	str	r3, [sp, #40]	; 0x28
 80082f6:	2300      	movs	r3, #0
 80082f8:	930e      	str	r3, [sp, #56]	; 0x38
 80082fa:	e7bf      	b.n	800827c <_dtoa_r+0x1cc>
 80082fc:	2300      	movs	r3, #0
 80082fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8008300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008302:	2b00      	cmp	r3, #0
 8008304:	dc59      	bgt.n	80083ba <_dtoa_r+0x30a>
 8008306:	f04f 0b01 	mov.w	fp, #1
 800830a:	465b      	mov	r3, fp
 800830c:	f8cd b008 	str.w	fp, [sp, #8]
 8008310:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008314:	2200      	movs	r2, #0
 8008316:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008318:	6042      	str	r2, [r0, #4]
 800831a:	2204      	movs	r2, #4
 800831c:	f102 0614 	add.w	r6, r2, #20
 8008320:	429e      	cmp	r6, r3
 8008322:	6841      	ldr	r1, [r0, #4]
 8008324:	d94f      	bls.n	80083c6 <_dtoa_r+0x316>
 8008326:	4628      	mov	r0, r5
 8008328:	f001 f850 	bl	80093cc <_Balloc>
 800832c:	9008      	str	r0, [sp, #32]
 800832e:	2800      	cmp	r0, #0
 8008330:	d14d      	bne.n	80083ce <_dtoa_r+0x31e>
 8008332:	4602      	mov	r2, r0
 8008334:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008338:	4b1d      	ldr	r3, [pc, #116]	; (80083b0 <_dtoa_r+0x300>)
 800833a:	e6cd      	b.n	80080d8 <_dtoa_r+0x28>
 800833c:	2301      	movs	r3, #1
 800833e:	e7de      	b.n	80082fe <_dtoa_r+0x24e>
 8008340:	2300      	movs	r3, #0
 8008342:	930b      	str	r3, [sp, #44]	; 0x2c
 8008344:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008346:	eb09 0b03 	add.w	fp, r9, r3
 800834a:	f10b 0301 	add.w	r3, fp, #1
 800834e:	2b01      	cmp	r3, #1
 8008350:	9302      	str	r3, [sp, #8]
 8008352:	bfb8      	it	lt
 8008354:	2301      	movlt	r3, #1
 8008356:	e7dd      	b.n	8008314 <_dtoa_r+0x264>
 8008358:	2301      	movs	r3, #1
 800835a:	e7f2      	b.n	8008342 <_dtoa_r+0x292>
 800835c:	2401      	movs	r4, #1
 800835e:	2300      	movs	r3, #0
 8008360:	940b      	str	r4, [sp, #44]	; 0x2c
 8008362:	9322      	str	r3, [sp, #136]	; 0x88
 8008364:	f04f 3bff 	mov.w	fp, #4294967295
 8008368:	2200      	movs	r2, #0
 800836a:	2312      	movs	r3, #18
 800836c:	f8cd b008 	str.w	fp, [sp, #8]
 8008370:	9223      	str	r2, [sp, #140]	; 0x8c
 8008372:	e7cf      	b.n	8008314 <_dtoa_r+0x264>
 8008374:	f3af 8000 	nop.w
 8008378:	636f4361 	.word	0x636f4361
 800837c:	3fd287a7 	.word	0x3fd287a7
 8008380:	8b60c8b3 	.word	0x8b60c8b3
 8008384:	3fc68a28 	.word	0x3fc68a28
 8008388:	509f79fb 	.word	0x509f79fb
 800838c:	3fd34413 	.word	0x3fd34413
 8008390:	0800afc5 	.word	0x0800afc5
 8008394:	0800afdc 	.word	0x0800afdc
 8008398:	7ff00000 	.word	0x7ff00000
 800839c:	0800afc1 	.word	0x0800afc1
 80083a0:	0800afb8 	.word	0x0800afb8
 80083a4:	0800af41 	.word	0x0800af41
 80083a8:	3ff80000 	.word	0x3ff80000
 80083ac:	0800b158 	.word	0x0800b158
 80083b0:	0800b03b 	.word	0x0800b03b
 80083b4:	2301      	movs	r3, #1
 80083b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80083b8:	e7d4      	b.n	8008364 <_dtoa_r+0x2b4>
 80083ba:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80083be:	465b      	mov	r3, fp
 80083c0:	f8cd b008 	str.w	fp, [sp, #8]
 80083c4:	e7a6      	b.n	8008314 <_dtoa_r+0x264>
 80083c6:	3101      	adds	r1, #1
 80083c8:	6041      	str	r1, [r0, #4]
 80083ca:	0052      	lsls	r2, r2, #1
 80083cc:	e7a6      	b.n	800831c <_dtoa_r+0x26c>
 80083ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80083d0:	9a08      	ldr	r2, [sp, #32]
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	9b02      	ldr	r3, [sp, #8]
 80083d6:	2b0e      	cmp	r3, #14
 80083d8:	f200 80a8 	bhi.w	800852c <_dtoa_r+0x47c>
 80083dc:	2c00      	cmp	r4, #0
 80083de:	f000 80a5 	beq.w	800852c <_dtoa_r+0x47c>
 80083e2:	f1b9 0f00 	cmp.w	r9, #0
 80083e6:	dd34      	ble.n	8008452 <_dtoa_r+0x3a2>
 80083e8:	4a9a      	ldr	r2, [pc, #616]	; (8008654 <_dtoa_r+0x5a4>)
 80083ea:	f009 030f 	and.w	r3, r9, #15
 80083ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80083f2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80083f6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80083fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80083fe:	ea4f 1429 	mov.w	r4, r9, asr #4
 8008402:	d016      	beq.n	8008432 <_dtoa_r+0x382>
 8008404:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008408:	4b93      	ldr	r3, [pc, #588]	; (8008658 <_dtoa_r+0x5a8>)
 800840a:	2703      	movs	r7, #3
 800840c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008410:	f7f8 fa40 	bl	8000894 <__aeabi_ddiv>
 8008414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008418:	f004 040f 	and.w	r4, r4, #15
 800841c:	4e8e      	ldr	r6, [pc, #568]	; (8008658 <_dtoa_r+0x5a8>)
 800841e:	b954      	cbnz	r4, 8008436 <_dtoa_r+0x386>
 8008420:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008424:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008428:	f7f8 fa34 	bl	8000894 <__aeabi_ddiv>
 800842c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008430:	e029      	b.n	8008486 <_dtoa_r+0x3d6>
 8008432:	2702      	movs	r7, #2
 8008434:	e7f2      	b.n	800841c <_dtoa_r+0x36c>
 8008436:	07e1      	lsls	r1, r4, #31
 8008438:	d508      	bpl.n	800844c <_dtoa_r+0x39c>
 800843a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800843e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008442:	f7f8 f8fd 	bl	8000640 <__aeabi_dmul>
 8008446:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800844a:	3701      	adds	r7, #1
 800844c:	1064      	asrs	r4, r4, #1
 800844e:	3608      	adds	r6, #8
 8008450:	e7e5      	b.n	800841e <_dtoa_r+0x36e>
 8008452:	f000 80a5 	beq.w	80085a0 <_dtoa_r+0x4f0>
 8008456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800845a:	f1c9 0400 	rsb	r4, r9, #0
 800845e:	4b7d      	ldr	r3, [pc, #500]	; (8008654 <_dtoa_r+0x5a4>)
 8008460:	f004 020f 	and.w	r2, r4, #15
 8008464:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846c:	f7f8 f8e8 	bl	8000640 <__aeabi_dmul>
 8008470:	2702      	movs	r7, #2
 8008472:	2300      	movs	r3, #0
 8008474:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008478:	4e77      	ldr	r6, [pc, #476]	; (8008658 <_dtoa_r+0x5a8>)
 800847a:	1124      	asrs	r4, r4, #4
 800847c:	2c00      	cmp	r4, #0
 800847e:	f040 8084 	bne.w	800858a <_dtoa_r+0x4da>
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1d2      	bne.n	800842c <_dtoa_r+0x37c>
 8008486:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008488:	2b00      	cmp	r3, #0
 800848a:	f000 808b 	beq.w	80085a4 <_dtoa_r+0x4f4>
 800848e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008492:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008496:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800849a:	2200      	movs	r2, #0
 800849c:	4b6f      	ldr	r3, [pc, #444]	; (800865c <_dtoa_r+0x5ac>)
 800849e:	f7f8 fb41 	bl	8000b24 <__aeabi_dcmplt>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d07e      	beq.n	80085a4 <_dtoa_r+0x4f4>
 80084a6:	9b02      	ldr	r3, [sp, #8]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d07b      	beq.n	80085a4 <_dtoa_r+0x4f4>
 80084ac:	f1bb 0f00 	cmp.w	fp, #0
 80084b0:	dd38      	ble.n	8008524 <_dtoa_r+0x474>
 80084b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084b6:	2200      	movs	r2, #0
 80084b8:	4b69      	ldr	r3, [pc, #420]	; (8008660 <_dtoa_r+0x5b0>)
 80084ba:	f7f8 f8c1 	bl	8000640 <__aeabi_dmul>
 80084be:	465c      	mov	r4, fp
 80084c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084c4:	f109 38ff 	add.w	r8, r9, #4294967295
 80084c8:	3701      	adds	r7, #1
 80084ca:	4638      	mov	r0, r7
 80084cc:	f7f8 f84e 	bl	800056c <__aeabi_i2d>
 80084d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084d4:	f7f8 f8b4 	bl	8000640 <__aeabi_dmul>
 80084d8:	2200      	movs	r2, #0
 80084da:	4b62      	ldr	r3, [pc, #392]	; (8008664 <_dtoa_r+0x5b4>)
 80084dc:	f7f7 fefa 	bl	80002d4 <__adddf3>
 80084e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80084e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80084e8:	9611      	str	r6, [sp, #68]	; 0x44
 80084ea:	2c00      	cmp	r4, #0
 80084ec:	d15d      	bne.n	80085aa <_dtoa_r+0x4fa>
 80084ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084f2:	2200      	movs	r2, #0
 80084f4:	4b5c      	ldr	r3, [pc, #368]	; (8008668 <_dtoa_r+0x5b8>)
 80084f6:	f7f7 feeb 	bl	80002d0 <__aeabi_dsub>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008502:	4633      	mov	r3, r6
 8008504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008506:	f7f8 fb2b 	bl	8000b60 <__aeabi_dcmpgt>
 800850a:	2800      	cmp	r0, #0
 800850c:	f040 829e 	bne.w	8008a4c <_dtoa_r+0x99c>
 8008510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008514:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008516:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800851a:	f7f8 fb03 	bl	8000b24 <__aeabi_dcmplt>
 800851e:	2800      	cmp	r0, #0
 8008520:	f040 8292 	bne.w	8008a48 <_dtoa_r+0x998>
 8008524:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008528:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800852c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800852e:	2b00      	cmp	r3, #0
 8008530:	f2c0 8153 	blt.w	80087da <_dtoa_r+0x72a>
 8008534:	f1b9 0f0e 	cmp.w	r9, #14
 8008538:	f300 814f 	bgt.w	80087da <_dtoa_r+0x72a>
 800853c:	4b45      	ldr	r3, [pc, #276]	; (8008654 <_dtoa_r+0x5a4>)
 800853e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008542:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008546:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800854a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800854c:	2b00      	cmp	r3, #0
 800854e:	f280 80db 	bge.w	8008708 <_dtoa_r+0x658>
 8008552:	9b02      	ldr	r3, [sp, #8]
 8008554:	2b00      	cmp	r3, #0
 8008556:	f300 80d7 	bgt.w	8008708 <_dtoa_r+0x658>
 800855a:	f040 8274 	bne.w	8008a46 <_dtoa_r+0x996>
 800855e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008562:	2200      	movs	r2, #0
 8008564:	4b40      	ldr	r3, [pc, #256]	; (8008668 <_dtoa_r+0x5b8>)
 8008566:	f7f8 f86b 	bl	8000640 <__aeabi_dmul>
 800856a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800856e:	f7f8 faed 	bl	8000b4c <__aeabi_dcmpge>
 8008572:	9c02      	ldr	r4, [sp, #8]
 8008574:	4626      	mov	r6, r4
 8008576:	2800      	cmp	r0, #0
 8008578:	f040 824a 	bne.w	8008a10 <_dtoa_r+0x960>
 800857c:	2331      	movs	r3, #49	; 0x31
 800857e:	9f08      	ldr	r7, [sp, #32]
 8008580:	f109 0901 	add.w	r9, r9, #1
 8008584:	f807 3b01 	strb.w	r3, [r7], #1
 8008588:	e246      	b.n	8008a18 <_dtoa_r+0x968>
 800858a:	07e2      	lsls	r2, r4, #31
 800858c:	d505      	bpl.n	800859a <_dtoa_r+0x4ea>
 800858e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008592:	f7f8 f855 	bl	8000640 <__aeabi_dmul>
 8008596:	2301      	movs	r3, #1
 8008598:	3701      	adds	r7, #1
 800859a:	1064      	asrs	r4, r4, #1
 800859c:	3608      	adds	r6, #8
 800859e:	e76d      	b.n	800847c <_dtoa_r+0x3cc>
 80085a0:	2702      	movs	r7, #2
 80085a2:	e770      	b.n	8008486 <_dtoa_r+0x3d6>
 80085a4:	46c8      	mov	r8, r9
 80085a6:	9c02      	ldr	r4, [sp, #8]
 80085a8:	e78f      	b.n	80084ca <_dtoa_r+0x41a>
 80085aa:	9908      	ldr	r1, [sp, #32]
 80085ac:	4b29      	ldr	r3, [pc, #164]	; (8008654 <_dtoa_r+0x5a4>)
 80085ae:	4421      	add	r1, r4
 80085b0:	9112      	str	r1, [sp, #72]	; 0x48
 80085b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085b8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085bc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085c0:	2900      	cmp	r1, #0
 80085c2:	d055      	beq.n	8008670 <_dtoa_r+0x5c0>
 80085c4:	2000      	movs	r0, #0
 80085c6:	4929      	ldr	r1, [pc, #164]	; (800866c <_dtoa_r+0x5bc>)
 80085c8:	f7f8 f964 	bl	8000894 <__aeabi_ddiv>
 80085cc:	463b      	mov	r3, r7
 80085ce:	4632      	mov	r2, r6
 80085d0:	f7f7 fe7e 	bl	80002d0 <__aeabi_dsub>
 80085d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085d8:	9f08      	ldr	r7, [sp, #32]
 80085da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085de:	f7f8 fadf 	bl	8000ba0 <__aeabi_d2iz>
 80085e2:	4604      	mov	r4, r0
 80085e4:	f7f7 ffc2 	bl	800056c <__aeabi_i2d>
 80085e8:	4602      	mov	r2, r0
 80085ea:	460b      	mov	r3, r1
 80085ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085f0:	f7f7 fe6e 	bl	80002d0 <__aeabi_dsub>
 80085f4:	4602      	mov	r2, r0
 80085f6:	460b      	mov	r3, r1
 80085f8:	3430      	adds	r4, #48	; 0x30
 80085fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80085fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008602:	f807 4b01 	strb.w	r4, [r7], #1
 8008606:	f7f8 fa8d 	bl	8000b24 <__aeabi_dcmplt>
 800860a:	2800      	cmp	r0, #0
 800860c:	d174      	bne.n	80086f8 <_dtoa_r+0x648>
 800860e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008612:	2000      	movs	r0, #0
 8008614:	4911      	ldr	r1, [pc, #68]	; (800865c <_dtoa_r+0x5ac>)
 8008616:	f7f7 fe5b 	bl	80002d0 <__aeabi_dsub>
 800861a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800861e:	f7f8 fa81 	bl	8000b24 <__aeabi_dcmplt>
 8008622:	2800      	cmp	r0, #0
 8008624:	f040 80b6 	bne.w	8008794 <_dtoa_r+0x6e4>
 8008628:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800862a:	429f      	cmp	r7, r3
 800862c:	f43f af7a 	beq.w	8008524 <_dtoa_r+0x474>
 8008630:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008634:	2200      	movs	r2, #0
 8008636:	4b0a      	ldr	r3, [pc, #40]	; (8008660 <_dtoa_r+0x5b0>)
 8008638:	f7f8 f802 	bl	8000640 <__aeabi_dmul>
 800863c:	2200      	movs	r2, #0
 800863e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008646:	4b06      	ldr	r3, [pc, #24]	; (8008660 <_dtoa_r+0x5b0>)
 8008648:	f7f7 fffa 	bl	8000640 <__aeabi_dmul>
 800864c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008650:	e7c3      	b.n	80085da <_dtoa_r+0x52a>
 8008652:	bf00      	nop
 8008654:	0800b158 	.word	0x0800b158
 8008658:	0800b130 	.word	0x0800b130
 800865c:	3ff00000 	.word	0x3ff00000
 8008660:	40240000 	.word	0x40240000
 8008664:	401c0000 	.word	0x401c0000
 8008668:	40140000 	.word	0x40140000
 800866c:	3fe00000 	.word	0x3fe00000
 8008670:	4630      	mov	r0, r6
 8008672:	4639      	mov	r1, r7
 8008674:	f7f7 ffe4 	bl	8000640 <__aeabi_dmul>
 8008678:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800867a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800867e:	9c08      	ldr	r4, [sp, #32]
 8008680:	9314      	str	r3, [sp, #80]	; 0x50
 8008682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008686:	f7f8 fa8b 	bl	8000ba0 <__aeabi_d2iz>
 800868a:	9015      	str	r0, [sp, #84]	; 0x54
 800868c:	f7f7 ff6e 	bl	800056c <__aeabi_i2d>
 8008690:	4602      	mov	r2, r0
 8008692:	460b      	mov	r3, r1
 8008694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008698:	f7f7 fe1a 	bl	80002d0 <__aeabi_dsub>
 800869c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800869e:	4606      	mov	r6, r0
 80086a0:	3330      	adds	r3, #48	; 0x30
 80086a2:	f804 3b01 	strb.w	r3, [r4], #1
 80086a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086a8:	460f      	mov	r7, r1
 80086aa:	429c      	cmp	r4, r3
 80086ac:	f04f 0200 	mov.w	r2, #0
 80086b0:	d124      	bne.n	80086fc <_dtoa_r+0x64c>
 80086b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086b6:	4bb3      	ldr	r3, [pc, #716]	; (8008984 <_dtoa_r+0x8d4>)
 80086b8:	f7f7 fe0c 	bl	80002d4 <__adddf3>
 80086bc:	4602      	mov	r2, r0
 80086be:	460b      	mov	r3, r1
 80086c0:	4630      	mov	r0, r6
 80086c2:	4639      	mov	r1, r7
 80086c4:	f7f8 fa4c 	bl	8000b60 <__aeabi_dcmpgt>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	d162      	bne.n	8008792 <_dtoa_r+0x6e2>
 80086cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086d0:	2000      	movs	r0, #0
 80086d2:	49ac      	ldr	r1, [pc, #688]	; (8008984 <_dtoa_r+0x8d4>)
 80086d4:	f7f7 fdfc 	bl	80002d0 <__aeabi_dsub>
 80086d8:	4602      	mov	r2, r0
 80086da:	460b      	mov	r3, r1
 80086dc:	4630      	mov	r0, r6
 80086de:	4639      	mov	r1, r7
 80086e0:	f7f8 fa20 	bl	8000b24 <__aeabi_dcmplt>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	f43f af1d 	beq.w	8008524 <_dtoa_r+0x474>
 80086ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80086ec:	1e7b      	subs	r3, r7, #1
 80086ee:	9314      	str	r3, [sp, #80]	; 0x50
 80086f0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80086f4:	2b30      	cmp	r3, #48	; 0x30
 80086f6:	d0f8      	beq.n	80086ea <_dtoa_r+0x63a>
 80086f8:	46c1      	mov	r9, r8
 80086fa:	e03a      	b.n	8008772 <_dtoa_r+0x6c2>
 80086fc:	4ba2      	ldr	r3, [pc, #648]	; (8008988 <_dtoa_r+0x8d8>)
 80086fe:	f7f7 ff9f 	bl	8000640 <__aeabi_dmul>
 8008702:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008706:	e7bc      	b.n	8008682 <_dtoa_r+0x5d2>
 8008708:	9f08      	ldr	r7, [sp, #32]
 800870a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800870e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008712:	f7f8 f8bf 	bl	8000894 <__aeabi_ddiv>
 8008716:	f7f8 fa43 	bl	8000ba0 <__aeabi_d2iz>
 800871a:	4604      	mov	r4, r0
 800871c:	f7f7 ff26 	bl	800056c <__aeabi_i2d>
 8008720:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008724:	f7f7 ff8c 	bl	8000640 <__aeabi_dmul>
 8008728:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800872c:	460b      	mov	r3, r1
 800872e:	4602      	mov	r2, r0
 8008730:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008734:	f7f7 fdcc 	bl	80002d0 <__aeabi_dsub>
 8008738:	f807 6b01 	strb.w	r6, [r7], #1
 800873c:	9e08      	ldr	r6, [sp, #32]
 800873e:	9b02      	ldr	r3, [sp, #8]
 8008740:	1bbe      	subs	r6, r7, r6
 8008742:	42b3      	cmp	r3, r6
 8008744:	d13a      	bne.n	80087bc <_dtoa_r+0x70c>
 8008746:	4602      	mov	r2, r0
 8008748:	460b      	mov	r3, r1
 800874a:	f7f7 fdc3 	bl	80002d4 <__adddf3>
 800874e:	4602      	mov	r2, r0
 8008750:	460b      	mov	r3, r1
 8008752:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008756:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800875a:	f7f8 fa01 	bl	8000b60 <__aeabi_dcmpgt>
 800875e:	bb58      	cbnz	r0, 80087b8 <_dtoa_r+0x708>
 8008760:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008768:	f7f8 f9d2 	bl	8000b10 <__aeabi_dcmpeq>
 800876c:	b108      	cbz	r0, 8008772 <_dtoa_r+0x6c2>
 800876e:	07e1      	lsls	r1, r4, #31
 8008770:	d422      	bmi.n	80087b8 <_dtoa_r+0x708>
 8008772:	4628      	mov	r0, r5
 8008774:	4651      	mov	r1, sl
 8008776:	f000 fe69 	bl	800944c <_Bfree>
 800877a:	2300      	movs	r3, #0
 800877c:	703b      	strb	r3, [r7, #0]
 800877e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008780:	f109 0001 	add.w	r0, r9, #1
 8008784:	6018      	str	r0, [r3, #0]
 8008786:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008788:	2b00      	cmp	r3, #0
 800878a:	f43f acdf 	beq.w	800814c <_dtoa_r+0x9c>
 800878e:	601f      	str	r7, [r3, #0]
 8008790:	e4dc      	b.n	800814c <_dtoa_r+0x9c>
 8008792:	4627      	mov	r7, r4
 8008794:	463b      	mov	r3, r7
 8008796:	461f      	mov	r7, r3
 8008798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800879c:	2a39      	cmp	r2, #57	; 0x39
 800879e:	d107      	bne.n	80087b0 <_dtoa_r+0x700>
 80087a0:	9a08      	ldr	r2, [sp, #32]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d1f7      	bne.n	8008796 <_dtoa_r+0x6e6>
 80087a6:	2230      	movs	r2, #48	; 0x30
 80087a8:	9908      	ldr	r1, [sp, #32]
 80087aa:	f108 0801 	add.w	r8, r8, #1
 80087ae:	700a      	strb	r2, [r1, #0]
 80087b0:	781a      	ldrb	r2, [r3, #0]
 80087b2:	3201      	adds	r2, #1
 80087b4:	701a      	strb	r2, [r3, #0]
 80087b6:	e79f      	b.n	80086f8 <_dtoa_r+0x648>
 80087b8:	46c8      	mov	r8, r9
 80087ba:	e7eb      	b.n	8008794 <_dtoa_r+0x6e4>
 80087bc:	2200      	movs	r2, #0
 80087be:	4b72      	ldr	r3, [pc, #456]	; (8008988 <_dtoa_r+0x8d8>)
 80087c0:	f7f7 ff3e 	bl	8000640 <__aeabi_dmul>
 80087c4:	4602      	mov	r2, r0
 80087c6:	460b      	mov	r3, r1
 80087c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087cc:	2200      	movs	r2, #0
 80087ce:	2300      	movs	r3, #0
 80087d0:	f7f8 f99e 	bl	8000b10 <__aeabi_dcmpeq>
 80087d4:	2800      	cmp	r0, #0
 80087d6:	d098      	beq.n	800870a <_dtoa_r+0x65a>
 80087d8:	e7cb      	b.n	8008772 <_dtoa_r+0x6c2>
 80087da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087dc:	2a00      	cmp	r2, #0
 80087de:	f000 80cd 	beq.w	800897c <_dtoa_r+0x8cc>
 80087e2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80087e4:	2a01      	cmp	r2, #1
 80087e6:	f300 80af 	bgt.w	8008948 <_dtoa_r+0x898>
 80087ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087ec:	2a00      	cmp	r2, #0
 80087ee:	f000 80a7 	beq.w	8008940 <_dtoa_r+0x890>
 80087f2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087f6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80087f8:	9f06      	ldr	r7, [sp, #24]
 80087fa:	9a06      	ldr	r2, [sp, #24]
 80087fc:	2101      	movs	r1, #1
 80087fe:	441a      	add	r2, r3
 8008800:	9206      	str	r2, [sp, #24]
 8008802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008804:	4628      	mov	r0, r5
 8008806:	441a      	add	r2, r3
 8008808:	9209      	str	r2, [sp, #36]	; 0x24
 800880a:	f000 ff23 	bl	8009654 <__i2b>
 800880e:	4606      	mov	r6, r0
 8008810:	2f00      	cmp	r7, #0
 8008812:	dd0c      	ble.n	800882e <_dtoa_r+0x77e>
 8008814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008816:	2b00      	cmp	r3, #0
 8008818:	dd09      	ble.n	800882e <_dtoa_r+0x77e>
 800881a:	42bb      	cmp	r3, r7
 800881c:	bfa8      	it	ge
 800881e:	463b      	movge	r3, r7
 8008820:	9a06      	ldr	r2, [sp, #24]
 8008822:	1aff      	subs	r7, r7, r3
 8008824:	1ad2      	subs	r2, r2, r3
 8008826:	9206      	str	r2, [sp, #24]
 8008828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	9309      	str	r3, [sp, #36]	; 0x24
 800882e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008830:	b1f3      	cbz	r3, 8008870 <_dtoa_r+0x7c0>
 8008832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008834:	2b00      	cmp	r3, #0
 8008836:	f000 80a9 	beq.w	800898c <_dtoa_r+0x8dc>
 800883a:	2c00      	cmp	r4, #0
 800883c:	dd10      	ble.n	8008860 <_dtoa_r+0x7b0>
 800883e:	4631      	mov	r1, r6
 8008840:	4622      	mov	r2, r4
 8008842:	4628      	mov	r0, r5
 8008844:	f000 ffc0 	bl	80097c8 <__pow5mult>
 8008848:	4652      	mov	r2, sl
 800884a:	4601      	mov	r1, r0
 800884c:	4606      	mov	r6, r0
 800884e:	4628      	mov	r0, r5
 8008850:	f000 ff16 	bl	8009680 <__multiply>
 8008854:	4680      	mov	r8, r0
 8008856:	4651      	mov	r1, sl
 8008858:	4628      	mov	r0, r5
 800885a:	f000 fdf7 	bl	800944c <_Bfree>
 800885e:	46c2      	mov	sl, r8
 8008860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008862:	1b1a      	subs	r2, r3, r4
 8008864:	d004      	beq.n	8008870 <_dtoa_r+0x7c0>
 8008866:	4651      	mov	r1, sl
 8008868:	4628      	mov	r0, r5
 800886a:	f000 ffad 	bl	80097c8 <__pow5mult>
 800886e:	4682      	mov	sl, r0
 8008870:	2101      	movs	r1, #1
 8008872:	4628      	mov	r0, r5
 8008874:	f000 feee 	bl	8009654 <__i2b>
 8008878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800887a:	4604      	mov	r4, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	f340 8087 	ble.w	8008990 <_dtoa_r+0x8e0>
 8008882:	461a      	mov	r2, r3
 8008884:	4601      	mov	r1, r0
 8008886:	4628      	mov	r0, r5
 8008888:	f000 ff9e 	bl	80097c8 <__pow5mult>
 800888c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800888e:	4604      	mov	r4, r0
 8008890:	2b01      	cmp	r3, #1
 8008892:	f340 8080 	ble.w	8008996 <_dtoa_r+0x8e6>
 8008896:	f04f 0800 	mov.w	r8, #0
 800889a:	6923      	ldr	r3, [r4, #16]
 800889c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80088a0:	6918      	ldr	r0, [r3, #16]
 80088a2:	f000 fe89 	bl	80095b8 <__hi0bits>
 80088a6:	f1c0 0020 	rsb	r0, r0, #32
 80088aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ac:	4418      	add	r0, r3
 80088ae:	f010 001f 	ands.w	r0, r0, #31
 80088b2:	f000 8092 	beq.w	80089da <_dtoa_r+0x92a>
 80088b6:	f1c0 0320 	rsb	r3, r0, #32
 80088ba:	2b04      	cmp	r3, #4
 80088bc:	f340 808a 	ble.w	80089d4 <_dtoa_r+0x924>
 80088c0:	f1c0 001c 	rsb	r0, r0, #28
 80088c4:	9b06      	ldr	r3, [sp, #24]
 80088c6:	4407      	add	r7, r0
 80088c8:	4403      	add	r3, r0
 80088ca:	9306      	str	r3, [sp, #24]
 80088cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ce:	4403      	add	r3, r0
 80088d0:	9309      	str	r3, [sp, #36]	; 0x24
 80088d2:	9b06      	ldr	r3, [sp, #24]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd05      	ble.n	80088e4 <_dtoa_r+0x834>
 80088d8:	4651      	mov	r1, sl
 80088da:	461a      	mov	r2, r3
 80088dc:	4628      	mov	r0, r5
 80088de:	f000 ffcd 	bl	800987c <__lshift>
 80088e2:	4682      	mov	sl, r0
 80088e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	dd05      	ble.n	80088f6 <_dtoa_r+0x846>
 80088ea:	4621      	mov	r1, r4
 80088ec:	461a      	mov	r2, r3
 80088ee:	4628      	mov	r0, r5
 80088f0:	f000 ffc4 	bl	800987c <__lshift>
 80088f4:	4604      	mov	r4, r0
 80088f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d070      	beq.n	80089de <_dtoa_r+0x92e>
 80088fc:	4621      	mov	r1, r4
 80088fe:	4650      	mov	r0, sl
 8008900:	f001 f828 	bl	8009954 <__mcmp>
 8008904:	2800      	cmp	r0, #0
 8008906:	da6a      	bge.n	80089de <_dtoa_r+0x92e>
 8008908:	2300      	movs	r3, #0
 800890a:	4651      	mov	r1, sl
 800890c:	220a      	movs	r2, #10
 800890e:	4628      	mov	r0, r5
 8008910:	f000 fdbe 	bl	8009490 <__multadd>
 8008914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008916:	4682      	mov	sl, r0
 8008918:	f109 39ff 	add.w	r9, r9, #4294967295
 800891c:	2b00      	cmp	r3, #0
 800891e:	f000 8193 	beq.w	8008c48 <_dtoa_r+0xb98>
 8008922:	4631      	mov	r1, r6
 8008924:	2300      	movs	r3, #0
 8008926:	220a      	movs	r2, #10
 8008928:	4628      	mov	r0, r5
 800892a:	f000 fdb1 	bl	8009490 <__multadd>
 800892e:	f1bb 0f00 	cmp.w	fp, #0
 8008932:	4606      	mov	r6, r0
 8008934:	f300 8093 	bgt.w	8008a5e <_dtoa_r+0x9ae>
 8008938:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800893a:	2b02      	cmp	r3, #2
 800893c:	dc57      	bgt.n	80089ee <_dtoa_r+0x93e>
 800893e:	e08e      	b.n	8008a5e <_dtoa_r+0x9ae>
 8008940:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008942:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008946:	e756      	b.n	80087f6 <_dtoa_r+0x746>
 8008948:	9b02      	ldr	r3, [sp, #8]
 800894a:	1e5c      	subs	r4, r3, #1
 800894c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800894e:	42a3      	cmp	r3, r4
 8008950:	bfb7      	itett	lt
 8008952:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008954:	1b1c      	subge	r4, r3, r4
 8008956:	1ae2      	sublt	r2, r4, r3
 8008958:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800895a:	bfbe      	ittt	lt
 800895c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800895e:	189b      	addlt	r3, r3, r2
 8008960:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008962:	9b02      	ldr	r3, [sp, #8]
 8008964:	bfb8      	it	lt
 8008966:	2400      	movlt	r4, #0
 8008968:	2b00      	cmp	r3, #0
 800896a:	bfbb      	ittet	lt
 800896c:	9b06      	ldrlt	r3, [sp, #24]
 800896e:	9a02      	ldrlt	r2, [sp, #8]
 8008970:	9f06      	ldrge	r7, [sp, #24]
 8008972:	1a9f      	sublt	r7, r3, r2
 8008974:	bfac      	ite	ge
 8008976:	9b02      	ldrge	r3, [sp, #8]
 8008978:	2300      	movlt	r3, #0
 800897a:	e73e      	b.n	80087fa <_dtoa_r+0x74a>
 800897c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800897e:	9f06      	ldr	r7, [sp, #24]
 8008980:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008982:	e745      	b.n	8008810 <_dtoa_r+0x760>
 8008984:	3fe00000 	.word	0x3fe00000
 8008988:	40240000 	.word	0x40240000
 800898c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800898e:	e76a      	b.n	8008866 <_dtoa_r+0x7b6>
 8008990:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008992:	2b01      	cmp	r3, #1
 8008994:	dc19      	bgt.n	80089ca <_dtoa_r+0x91a>
 8008996:	9b04      	ldr	r3, [sp, #16]
 8008998:	b9bb      	cbnz	r3, 80089ca <_dtoa_r+0x91a>
 800899a:	9b05      	ldr	r3, [sp, #20]
 800899c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089a0:	b99b      	cbnz	r3, 80089ca <_dtoa_r+0x91a>
 80089a2:	9b05      	ldr	r3, [sp, #20]
 80089a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089a8:	0d1b      	lsrs	r3, r3, #20
 80089aa:	051b      	lsls	r3, r3, #20
 80089ac:	b183      	cbz	r3, 80089d0 <_dtoa_r+0x920>
 80089ae:	f04f 0801 	mov.w	r8, #1
 80089b2:	9b06      	ldr	r3, [sp, #24]
 80089b4:	3301      	adds	r3, #1
 80089b6:	9306      	str	r3, [sp, #24]
 80089b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089ba:	3301      	adds	r3, #1
 80089bc:	9309      	str	r3, [sp, #36]	; 0x24
 80089be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f47f af6a 	bne.w	800889a <_dtoa_r+0x7ea>
 80089c6:	2001      	movs	r0, #1
 80089c8:	e76f      	b.n	80088aa <_dtoa_r+0x7fa>
 80089ca:	f04f 0800 	mov.w	r8, #0
 80089ce:	e7f6      	b.n	80089be <_dtoa_r+0x90e>
 80089d0:	4698      	mov	r8, r3
 80089d2:	e7f4      	b.n	80089be <_dtoa_r+0x90e>
 80089d4:	f43f af7d 	beq.w	80088d2 <_dtoa_r+0x822>
 80089d8:	4618      	mov	r0, r3
 80089da:	301c      	adds	r0, #28
 80089dc:	e772      	b.n	80088c4 <_dtoa_r+0x814>
 80089de:	9b02      	ldr	r3, [sp, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	dc36      	bgt.n	8008a52 <_dtoa_r+0x9a2>
 80089e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	dd33      	ble.n	8008a52 <_dtoa_r+0x9a2>
 80089ea:	f8dd b008 	ldr.w	fp, [sp, #8]
 80089ee:	f1bb 0f00 	cmp.w	fp, #0
 80089f2:	d10d      	bne.n	8008a10 <_dtoa_r+0x960>
 80089f4:	4621      	mov	r1, r4
 80089f6:	465b      	mov	r3, fp
 80089f8:	2205      	movs	r2, #5
 80089fa:	4628      	mov	r0, r5
 80089fc:	f000 fd48 	bl	8009490 <__multadd>
 8008a00:	4601      	mov	r1, r0
 8008a02:	4604      	mov	r4, r0
 8008a04:	4650      	mov	r0, sl
 8008a06:	f000 ffa5 	bl	8009954 <__mcmp>
 8008a0a:	2800      	cmp	r0, #0
 8008a0c:	f73f adb6 	bgt.w	800857c <_dtoa_r+0x4cc>
 8008a10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a12:	9f08      	ldr	r7, [sp, #32]
 8008a14:	ea6f 0903 	mvn.w	r9, r3
 8008a18:	f04f 0800 	mov.w	r8, #0
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	4628      	mov	r0, r5
 8008a20:	f000 fd14 	bl	800944c <_Bfree>
 8008a24:	2e00      	cmp	r6, #0
 8008a26:	f43f aea4 	beq.w	8008772 <_dtoa_r+0x6c2>
 8008a2a:	f1b8 0f00 	cmp.w	r8, #0
 8008a2e:	d005      	beq.n	8008a3c <_dtoa_r+0x98c>
 8008a30:	45b0      	cmp	r8, r6
 8008a32:	d003      	beq.n	8008a3c <_dtoa_r+0x98c>
 8008a34:	4641      	mov	r1, r8
 8008a36:	4628      	mov	r0, r5
 8008a38:	f000 fd08 	bl	800944c <_Bfree>
 8008a3c:	4631      	mov	r1, r6
 8008a3e:	4628      	mov	r0, r5
 8008a40:	f000 fd04 	bl	800944c <_Bfree>
 8008a44:	e695      	b.n	8008772 <_dtoa_r+0x6c2>
 8008a46:	2400      	movs	r4, #0
 8008a48:	4626      	mov	r6, r4
 8008a4a:	e7e1      	b.n	8008a10 <_dtoa_r+0x960>
 8008a4c:	46c1      	mov	r9, r8
 8008a4e:	4626      	mov	r6, r4
 8008a50:	e594      	b.n	800857c <_dtoa_r+0x4cc>
 8008a52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a54:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f000 80fc 	beq.w	8008c56 <_dtoa_r+0xba6>
 8008a5e:	2f00      	cmp	r7, #0
 8008a60:	dd05      	ble.n	8008a6e <_dtoa_r+0x9be>
 8008a62:	4631      	mov	r1, r6
 8008a64:	463a      	mov	r2, r7
 8008a66:	4628      	mov	r0, r5
 8008a68:	f000 ff08 	bl	800987c <__lshift>
 8008a6c:	4606      	mov	r6, r0
 8008a6e:	f1b8 0f00 	cmp.w	r8, #0
 8008a72:	d05c      	beq.n	8008b2e <_dtoa_r+0xa7e>
 8008a74:	4628      	mov	r0, r5
 8008a76:	6871      	ldr	r1, [r6, #4]
 8008a78:	f000 fca8 	bl	80093cc <_Balloc>
 8008a7c:	4607      	mov	r7, r0
 8008a7e:	b928      	cbnz	r0, 8008a8c <_dtoa_r+0x9dc>
 8008a80:	4602      	mov	r2, r0
 8008a82:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a86:	4b7e      	ldr	r3, [pc, #504]	; (8008c80 <_dtoa_r+0xbd0>)
 8008a88:	f7ff bb26 	b.w	80080d8 <_dtoa_r+0x28>
 8008a8c:	6932      	ldr	r2, [r6, #16]
 8008a8e:	f106 010c 	add.w	r1, r6, #12
 8008a92:	3202      	adds	r2, #2
 8008a94:	0092      	lsls	r2, r2, #2
 8008a96:	300c      	adds	r0, #12
 8008a98:	f000 fc8a 	bl	80093b0 <memcpy>
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	4639      	mov	r1, r7
 8008aa0:	4628      	mov	r0, r5
 8008aa2:	f000 feeb 	bl	800987c <__lshift>
 8008aa6:	46b0      	mov	r8, r6
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	9b08      	ldr	r3, [sp, #32]
 8008aac:	3301      	adds	r3, #1
 8008aae:	9302      	str	r3, [sp, #8]
 8008ab0:	9b08      	ldr	r3, [sp, #32]
 8008ab2:	445b      	add	r3, fp
 8008ab4:	930a      	str	r3, [sp, #40]	; 0x28
 8008ab6:	9b04      	ldr	r3, [sp, #16]
 8008ab8:	f003 0301 	and.w	r3, r3, #1
 8008abc:	9309      	str	r3, [sp, #36]	; 0x24
 8008abe:	9b02      	ldr	r3, [sp, #8]
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	4650      	mov	r0, sl
 8008ac4:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ac8:	f7ff fa62 	bl	8007f90 <quorem>
 8008acc:	4603      	mov	r3, r0
 8008ace:	4641      	mov	r1, r8
 8008ad0:	3330      	adds	r3, #48	; 0x30
 8008ad2:	9004      	str	r0, [sp, #16]
 8008ad4:	4650      	mov	r0, sl
 8008ad6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ad8:	f000 ff3c 	bl	8009954 <__mcmp>
 8008adc:	4632      	mov	r2, r6
 8008ade:	9006      	str	r0, [sp, #24]
 8008ae0:	4621      	mov	r1, r4
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	f000 ff52 	bl	800998c <__mdiff>
 8008ae8:	68c2      	ldr	r2, [r0, #12]
 8008aea:	4607      	mov	r7, r0
 8008aec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aee:	bb02      	cbnz	r2, 8008b32 <_dtoa_r+0xa82>
 8008af0:	4601      	mov	r1, r0
 8008af2:	4650      	mov	r0, sl
 8008af4:	f000 ff2e 	bl	8009954 <__mcmp>
 8008af8:	4602      	mov	r2, r0
 8008afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008afc:	4639      	mov	r1, r7
 8008afe:	4628      	mov	r0, r5
 8008b00:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008b04:	f000 fca2 	bl	800944c <_Bfree>
 8008b08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b0c:	9f02      	ldr	r7, [sp, #8]
 8008b0e:	ea43 0102 	orr.w	r1, r3, r2
 8008b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b14:	430b      	orrs	r3, r1
 8008b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b18:	d10d      	bne.n	8008b36 <_dtoa_r+0xa86>
 8008b1a:	2b39      	cmp	r3, #57	; 0x39
 8008b1c:	d027      	beq.n	8008b6e <_dtoa_r+0xabe>
 8008b1e:	9a06      	ldr	r2, [sp, #24]
 8008b20:	2a00      	cmp	r2, #0
 8008b22:	dd01      	ble.n	8008b28 <_dtoa_r+0xa78>
 8008b24:	9b04      	ldr	r3, [sp, #16]
 8008b26:	3331      	adds	r3, #49	; 0x31
 8008b28:	f88b 3000 	strb.w	r3, [fp]
 8008b2c:	e776      	b.n	8008a1c <_dtoa_r+0x96c>
 8008b2e:	4630      	mov	r0, r6
 8008b30:	e7b9      	b.n	8008aa6 <_dtoa_r+0x9f6>
 8008b32:	2201      	movs	r2, #1
 8008b34:	e7e2      	b.n	8008afc <_dtoa_r+0xa4c>
 8008b36:	9906      	ldr	r1, [sp, #24]
 8008b38:	2900      	cmp	r1, #0
 8008b3a:	db04      	blt.n	8008b46 <_dtoa_r+0xa96>
 8008b3c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8008b3e:	4301      	orrs	r1, r0
 8008b40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b42:	4301      	orrs	r1, r0
 8008b44:	d120      	bne.n	8008b88 <_dtoa_r+0xad8>
 8008b46:	2a00      	cmp	r2, #0
 8008b48:	ddee      	ble.n	8008b28 <_dtoa_r+0xa78>
 8008b4a:	4651      	mov	r1, sl
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	4628      	mov	r0, r5
 8008b50:	9302      	str	r3, [sp, #8]
 8008b52:	f000 fe93 	bl	800987c <__lshift>
 8008b56:	4621      	mov	r1, r4
 8008b58:	4682      	mov	sl, r0
 8008b5a:	f000 fefb 	bl	8009954 <__mcmp>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	9b02      	ldr	r3, [sp, #8]
 8008b62:	dc02      	bgt.n	8008b6a <_dtoa_r+0xaba>
 8008b64:	d1e0      	bne.n	8008b28 <_dtoa_r+0xa78>
 8008b66:	07da      	lsls	r2, r3, #31
 8008b68:	d5de      	bpl.n	8008b28 <_dtoa_r+0xa78>
 8008b6a:	2b39      	cmp	r3, #57	; 0x39
 8008b6c:	d1da      	bne.n	8008b24 <_dtoa_r+0xa74>
 8008b6e:	2339      	movs	r3, #57	; 0x39
 8008b70:	f88b 3000 	strb.w	r3, [fp]
 8008b74:	463b      	mov	r3, r7
 8008b76:	461f      	mov	r7, r3
 8008b78:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	2a39      	cmp	r2, #57	; 0x39
 8008b80:	d050      	beq.n	8008c24 <_dtoa_r+0xb74>
 8008b82:	3201      	adds	r2, #1
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	e749      	b.n	8008a1c <_dtoa_r+0x96c>
 8008b88:	2a00      	cmp	r2, #0
 8008b8a:	dd03      	ble.n	8008b94 <_dtoa_r+0xae4>
 8008b8c:	2b39      	cmp	r3, #57	; 0x39
 8008b8e:	d0ee      	beq.n	8008b6e <_dtoa_r+0xabe>
 8008b90:	3301      	adds	r3, #1
 8008b92:	e7c9      	b.n	8008b28 <_dtoa_r+0xa78>
 8008b94:	9a02      	ldr	r2, [sp, #8]
 8008b96:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b98:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008b9c:	428a      	cmp	r2, r1
 8008b9e:	d02a      	beq.n	8008bf6 <_dtoa_r+0xb46>
 8008ba0:	4651      	mov	r1, sl
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	220a      	movs	r2, #10
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	f000 fc72 	bl	8009490 <__multadd>
 8008bac:	45b0      	cmp	r8, r6
 8008bae:	4682      	mov	sl, r0
 8008bb0:	f04f 0300 	mov.w	r3, #0
 8008bb4:	f04f 020a 	mov.w	r2, #10
 8008bb8:	4641      	mov	r1, r8
 8008bba:	4628      	mov	r0, r5
 8008bbc:	d107      	bne.n	8008bce <_dtoa_r+0xb1e>
 8008bbe:	f000 fc67 	bl	8009490 <__multadd>
 8008bc2:	4680      	mov	r8, r0
 8008bc4:	4606      	mov	r6, r0
 8008bc6:	9b02      	ldr	r3, [sp, #8]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	9302      	str	r3, [sp, #8]
 8008bcc:	e777      	b.n	8008abe <_dtoa_r+0xa0e>
 8008bce:	f000 fc5f 	bl	8009490 <__multadd>
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	4680      	mov	r8, r0
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	220a      	movs	r2, #10
 8008bda:	4628      	mov	r0, r5
 8008bdc:	f000 fc58 	bl	8009490 <__multadd>
 8008be0:	4606      	mov	r6, r0
 8008be2:	e7f0      	b.n	8008bc6 <_dtoa_r+0xb16>
 8008be4:	f1bb 0f00 	cmp.w	fp, #0
 8008be8:	bfcc      	ite	gt
 8008bea:	465f      	movgt	r7, fp
 8008bec:	2701      	movle	r7, #1
 8008bee:	f04f 0800 	mov.w	r8, #0
 8008bf2:	9a08      	ldr	r2, [sp, #32]
 8008bf4:	4417      	add	r7, r2
 8008bf6:	4651      	mov	r1, sl
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	4628      	mov	r0, r5
 8008bfc:	9302      	str	r3, [sp, #8]
 8008bfe:	f000 fe3d 	bl	800987c <__lshift>
 8008c02:	4621      	mov	r1, r4
 8008c04:	4682      	mov	sl, r0
 8008c06:	f000 fea5 	bl	8009954 <__mcmp>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	dcb2      	bgt.n	8008b74 <_dtoa_r+0xac4>
 8008c0e:	d102      	bne.n	8008c16 <_dtoa_r+0xb66>
 8008c10:	9b02      	ldr	r3, [sp, #8]
 8008c12:	07db      	lsls	r3, r3, #31
 8008c14:	d4ae      	bmi.n	8008b74 <_dtoa_r+0xac4>
 8008c16:	463b      	mov	r3, r7
 8008c18:	461f      	mov	r7, r3
 8008c1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c1e:	2a30      	cmp	r2, #48	; 0x30
 8008c20:	d0fa      	beq.n	8008c18 <_dtoa_r+0xb68>
 8008c22:	e6fb      	b.n	8008a1c <_dtoa_r+0x96c>
 8008c24:	9a08      	ldr	r2, [sp, #32]
 8008c26:	429a      	cmp	r2, r3
 8008c28:	d1a5      	bne.n	8008b76 <_dtoa_r+0xac6>
 8008c2a:	2331      	movs	r3, #49	; 0x31
 8008c2c:	f109 0901 	add.w	r9, r9, #1
 8008c30:	7013      	strb	r3, [r2, #0]
 8008c32:	e6f3      	b.n	8008a1c <_dtoa_r+0x96c>
 8008c34:	4b13      	ldr	r3, [pc, #76]	; (8008c84 <_dtoa_r+0xbd4>)
 8008c36:	f7ff baa7 	b.w	8008188 <_dtoa_r+0xd8>
 8008c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f47f aa80 	bne.w	8008142 <_dtoa_r+0x92>
 8008c42:	4b11      	ldr	r3, [pc, #68]	; (8008c88 <_dtoa_r+0xbd8>)
 8008c44:	f7ff baa0 	b.w	8008188 <_dtoa_r+0xd8>
 8008c48:	f1bb 0f00 	cmp.w	fp, #0
 8008c4c:	dc03      	bgt.n	8008c56 <_dtoa_r+0xba6>
 8008c4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	f73f aecc 	bgt.w	80089ee <_dtoa_r+0x93e>
 8008c56:	9f08      	ldr	r7, [sp, #32]
 8008c58:	4621      	mov	r1, r4
 8008c5a:	4650      	mov	r0, sl
 8008c5c:	f7ff f998 	bl	8007f90 <quorem>
 8008c60:	9a08      	ldr	r2, [sp, #32]
 8008c62:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c66:	f807 3b01 	strb.w	r3, [r7], #1
 8008c6a:	1aba      	subs	r2, r7, r2
 8008c6c:	4593      	cmp	fp, r2
 8008c6e:	ddb9      	ble.n	8008be4 <_dtoa_r+0xb34>
 8008c70:	4651      	mov	r1, sl
 8008c72:	2300      	movs	r3, #0
 8008c74:	220a      	movs	r2, #10
 8008c76:	4628      	mov	r0, r5
 8008c78:	f000 fc0a 	bl	8009490 <__multadd>
 8008c7c:	4682      	mov	sl, r0
 8008c7e:	e7eb      	b.n	8008c58 <_dtoa_r+0xba8>
 8008c80:	0800b03b 	.word	0x0800b03b
 8008c84:	0800af40 	.word	0x0800af40
 8008c88:	0800afb8 	.word	0x0800afb8

08008c8c <rshift>:
 8008c8c:	6903      	ldr	r3, [r0, #16]
 8008c8e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c92:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008c96:	f100 0414 	add.w	r4, r0, #20
 8008c9a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008c9e:	dd46      	ble.n	8008d2e <rshift+0xa2>
 8008ca0:	f011 011f 	ands.w	r1, r1, #31
 8008ca4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008ca8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008cac:	d10c      	bne.n	8008cc8 <rshift+0x3c>
 8008cae:	4629      	mov	r1, r5
 8008cb0:	f100 0710 	add.w	r7, r0, #16
 8008cb4:	42b1      	cmp	r1, r6
 8008cb6:	d335      	bcc.n	8008d24 <rshift+0x98>
 8008cb8:	1a9b      	subs	r3, r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	1eea      	subs	r2, r5, #3
 8008cbe:	4296      	cmp	r6, r2
 8008cc0:	bf38      	it	cc
 8008cc2:	2300      	movcc	r3, #0
 8008cc4:	4423      	add	r3, r4
 8008cc6:	e015      	b.n	8008cf4 <rshift+0x68>
 8008cc8:	46a1      	mov	r9, r4
 8008cca:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008cce:	f1c1 0820 	rsb	r8, r1, #32
 8008cd2:	40cf      	lsrs	r7, r1
 8008cd4:	f105 0e04 	add.w	lr, r5, #4
 8008cd8:	4576      	cmp	r6, lr
 8008cda:	46f4      	mov	ip, lr
 8008cdc:	d816      	bhi.n	8008d0c <rshift+0x80>
 8008cde:	1a9b      	subs	r3, r3, r2
 8008ce0:	009a      	lsls	r2, r3, #2
 8008ce2:	3a04      	subs	r2, #4
 8008ce4:	3501      	adds	r5, #1
 8008ce6:	42ae      	cmp	r6, r5
 8008ce8:	bf38      	it	cc
 8008cea:	2200      	movcc	r2, #0
 8008cec:	18a3      	adds	r3, r4, r2
 8008cee:	50a7      	str	r7, [r4, r2]
 8008cf0:	b107      	cbz	r7, 8008cf4 <rshift+0x68>
 8008cf2:	3304      	adds	r3, #4
 8008cf4:	42a3      	cmp	r3, r4
 8008cf6:	eba3 0204 	sub.w	r2, r3, r4
 8008cfa:	bf08      	it	eq
 8008cfc:	2300      	moveq	r3, #0
 8008cfe:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d02:	6102      	str	r2, [r0, #16]
 8008d04:	bf08      	it	eq
 8008d06:	6143      	streq	r3, [r0, #20]
 8008d08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d0c:	f8dc c000 	ldr.w	ip, [ip]
 8008d10:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d14:	ea4c 0707 	orr.w	r7, ip, r7
 8008d18:	f849 7b04 	str.w	r7, [r9], #4
 8008d1c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d20:	40cf      	lsrs	r7, r1
 8008d22:	e7d9      	b.n	8008cd8 <rshift+0x4c>
 8008d24:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d28:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d2c:	e7c2      	b.n	8008cb4 <rshift+0x28>
 8008d2e:	4623      	mov	r3, r4
 8008d30:	e7e0      	b.n	8008cf4 <rshift+0x68>

08008d32 <__hexdig_fun>:
 8008d32:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008d36:	2b09      	cmp	r3, #9
 8008d38:	d802      	bhi.n	8008d40 <__hexdig_fun+0xe>
 8008d3a:	3820      	subs	r0, #32
 8008d3c:	b2c0      	uxtb	r0, r0
 8008d3e:	4770      	bx	lr
 8008d40:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008d44:	2b05      	cmp	r3, #5
 8008d46:	d801      	bhi.n	8008d4c <__hexdig_fun+0x1a>
 8008d48:	3847      	subs	r0, #71	; 0x47
 8008d4a:	e7f7      	b.n	8008d3c <__hexdig_fun+0xa>
 8008d4c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008d50:	2b05      	cmp	r3, #5
 8008d52:	d801      	bhi.n	8008d58 <__hexdig_fun+0x26>
 8008d54:	3827      	subs	r0, #39	; 0x27
 8008d56:	e7f1      	b.n	8008d3c <__hexdig_fun+0xa>
 8008d58:	2000      	movs	r0, #0
 8008d5a:	4770      	bx	lr

08008d5c <__gethex>:
 8008d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d60:	b08b      	sub	sp, #44	; 0x2c
 8008d62:	9306      	str	r3, [sp, #24]
 8008d64:	4bb9      	ldr	r3, [pc, #740]	; (800904c <__gethex+0x2f0>)
 8008d66:	9002      	str	r0, [sp, #8]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	468b      	mov	fp, r1
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	4690      	mov	r8, r2
 8008d70:	9303      	str	r3, [sp, #12]
 8008d72:	f7f7 f9ed 	bl	8000150 <strlen>
 8008d76:	4682      	mov	sl, r0
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	f8db 2000 	ldr.w	r2, [fp]
 8008d7e:	4403      	add	r3, r0
 8008d80:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008d84:	9307      	str	r3, [sp, #28]
 8008d86:	1c93      	adds	r3, r2, #2
 8008d88:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008d8c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008d90:	32fe      	adds	r2, #254	; 0xfe
 8008d92:	18d1      	adds	r1, r2, r3
 8008d94:	461f      	mov	r7, r3
 8008d96:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008d9a:	9101      	str	r1, [sp, #4]
 8008d9c:	2830      	cmp	r0, #48	; 0x30
 8008d9e:	d0f8      	beq.n	8008d92 <__gethex+0x36>
 8008da0:	f7ff ffc7 	bl	8008d32 <__hexdig_fun>
 8008da4:	4604      	mov	r4, r0
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d13a      	bne.n	8008e20 <__gethex+0xc4>
 8008daa:	4652      	mov	r2, sl
 8008dac:	4638      	mov	r0, r7
 8008dae:	9903      	ldr	r1, [sp, #12]
 8008db0:	f7fe fab8 	bl	8007324 <strncmp>
 8008db4:	4605      	mov	r5, r0
 8008db6:	2800      	cmp	r0, #0
 8008db8:	d166      	bne.n	8008e88 <__gethex+0x12c>
 8008dba:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008dbe:	eb07 060a 	add.w	r6, r7, sl
 8008dc2:	f7ff ffb6 	bl	8008d32 <__hexdig_fun>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	d060      	beq.n	8008e8c <__gethex+0x130>
 8008dca:	4633      	mov	r3, r6
 8008dcc:	7818      	ldrb	r0, [r3, #0]
 8008dce:	461f      	mov	r7, r3
 8008dd0:	2830      	cmp	r0, #48	; 0x30
 8008dd2:	f103 0301 	add.w	r3, r3, #1
 8008dd6:	d0f9      	beq.n	8008dcc <__gethex+0x70>
 8008dd8:	f7ff ffab 	bl	8008d32 <__hexdig_fun>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	fab0 f480 	clz	r4, r0
 8008de2:	4635      	mov	r5, r6
 8008de4:	0964      	lsrs	r4, r4, #5
 8008de6:	9301      	str	r3, [sp, #4]
 8008de8:	463a      	mov	r2, r7
 8008dea:	4616      	mov	r6, r2
 8008dec:	7830      	ldrb	r0, [r6, #0]
 8008dee:	3201      	adds	r2, #1
 8008df0:	f7ff ff9f 	bl	8008d32 <__hexdig_fun>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d1f8      	bne.n	8008dea <__gethex+0x8e>
 8008df8:	4652      	mov	r2, sl
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	9903      	ldr	r1, [sp, #12]
 8008dfe:	f7fe fa91 	bl	8007324 <strncmp>
 8008e02:	b980      	cbnz	r0, 8008e26 <__gethex+0xca>
 8008e04:	b94d      	cbnz	r5, 8008e1a <__gethex+0xbe>
 8008e06:	eb06 050a 	add.w	r5, r6, sl
 8008e0a:	462a      	mov	r2, r5
 8008e0c:	4616      	mov	r6, r2
 8008e0e:	7830      	ldrb	r0, [r6, #0]
 8008e10:	3201      	adds	r2, #1
 8008e12:	f7ff ff8e 	bl	8008d32 <__hexdig_fun>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d1f8      	bne.n	8008e0c <__gethex+0xb0>
 8008e1a:	1bad      	subs	r5, r5, r6
 8008e1c:	00ad      	lsls	r5, r5, #2
 8008e1e:	e004      	b.n	8008e2a <__gethex+0xce>
 8008e20:	2400      	movs	r4, #0
 8008e22:	4625      	mov	r5, r4
 8008e24:	e7e0      	b.n	8008de8 <__gethex+0x8c>
 8008e26:	2d00      	cmp	r5, #0
 8008e28:	d1f7      	bne.n	8008e1a <__gethex+0xbe>
 8008e2a:	7833      	ldrb	r3, [r6, #0]
 8008e2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e30:	2b50      	cmp	r3, #80	; 0x50
 8008e32:	d139      	bne.n	8008ea8 <__gethex+0x14c>
 8008e34:	7873      	ldrb	r3, [r6, #1]
 8008e36:	2b2b      	cmp	r3, #43	; 0x2b
 8008e38:	d02a      	beq.n	8008e90 <__gethex+0x134>
 8008e3a:	2b2d      	cmp	r3, #45	; 0x2d
 8008e3c:	d02c      	beq.n	8008e98 <__gethex+0x13c>
 8008e3e:	f04f 0900 	mov.w	r9, #0
 8008e42:	1c71      	adds	r1, r6, #1
 8008e44:	7808      	ldrb	r0, [r1, #0]
 8008e46:	f7ff ff74 	bl	8008d32 <__hexdig_fun>
 8008e4a:	1e43      	subs	r3, r0, #1
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	2b18      	cmp	r3, #24
 8008e50:	d82a      	bhi.n	8008ea8 <__gethex+0x14c>
 8008e52:	f1a0 0210 	sub.w	r2, r0, #16
 8008e56:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e5a:	f7ff ff6a 	bl	8008d32 <__hexdig_fun>
 8008e5e:	1e43      	subs	r3, r0, #1
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b18      	cmp	r3, #24
 8008e64:	d91b      	bls.n	8008e9e <__gethex+0x142>
 8008e66:	f1b9 0f00 	cmp.w	r9, #0
 8008e6a:	d000      	beq.n	8008e6e <__gethex+0x112>
 8008e6c:	4252      	negs	r2, r2
 8008e6e:	4415      	add	r5, r2
 8008e70:	f8cb 1000 	str.w	r1, [fp]
 8008e74:	b1d4      	cbz	r4, 8008eac <__gethex+0x150>
 8008e76:	9b01      	ldr	r3, [sp, #4]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	bf14      	ite	ne
 8008e7c:	2700      	movne	r7, #0
 8008e7e:	2706      	moveq	r7, #6
 8008e80:	4638      	mov	r0, r7
 8008e82:	b00b      	add	sp, #44	; 0x2c
 8008e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e88:	463e      	mov	r6, r7
 8008e8a:	4625      	mov	r5, r4
 8008e8c:	2401      	movs	r4, #1
 8008e8e:	e7cc      	b.n	8008e2a <__gethex+0xce>
 8008e90:	f04f 0900 	mov.w	r9, #0
 8008e94:	1cb1      	adds	r1, r6, #2
 8008e96:	e7d5      	b.n	8008e44 <__gethex+0xe8>
 8008e98:	f04f 0901 	mov.w	r9, #1
 8008e9c:	e7fa      	b.n	8008e94 <__gethex+0x138>
 8008e9e:	230a      	movs	r3, #10
 8008ea0:	fb03 0202 	mla	r2, r3, r2, r0
 8008ea4:	3a10      	subs	r2, #16
 8008ea6:	e7d6      	b.n	8008e56 <__gethex+0xfa>
 8008ea8:	4631      	mov	r1, r6
 8008eaa:	e7e1      	b.n	8008e70 <__gethex+0x114>
 8008eac:	4621      	mov	r1, r4
 8008eae:	1bf3      	subs	r3, r6, r7
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	2b07      	cmp	r3, #7
 8008eb4:	dc0a      	bgt.n	8008ecc <__gethex+0x170>
 8008eb6:	9802      	ldr	r0, [sp, #8]
 8008eb8:	f000 fa88 	bl	80093cc <_Balloc>
 8008ebc:	4604      	mov	r4, r0
 8008ebe:	b940      	cbnz	r0, 8008ed2 <__gethex+0x176>
 8008ec0:	4602      	mov	r2, r0
 8008ec2:	21de      	movs	r1, #222	; 0xde
 8008ec4:	4b62      	ldr	r3, [pc, #392]	; (8009050 <__gethex+0x2f4>)
 8008ec6:	4863      	ldr	r0, [pc, #396]	; (8009054 <__gethex+0x2f8>)
 8008ec8:	f001 f96c 	bl	800a1a4 <__assert_func>
 8008ecc:	3101      	adds	r1, #1
 8008ece:	105b      	asrs	r3, r3, #1
 8008ed0:	e7ef      	b.n	8008eb2 <__gethex+0x156>
 8008ed2:	f04f 0b00 	mov.w	fp, #0
 8008ed6:	f100 0914 	add.w	r9, r0, #20
 8008eda:	f1ca 0301 	rsb	r3, sl, #1
 8008ede:	f8cd 9010 	str.w	r9, [sp, #16]
 8008ee2:	f8cd b004 	str.w	fp, [sp, #4]
 8008ee6:	9308      	str	r3, [sp, #32]
 8008ee8:	42b7      	cmp	r7, r6
 8008eea:	d33f      	bcc.n	8008f6c <__gethex+0x210>
 8008eec:	9f04      	ldr	r7, [sp, #16]
 8008eee:	9b01      	ldr	r3, [sp, #4]
 8008ef0:	f847 3b04 	str.w	r3, [r7], #4
 8008ef4:	eba7 0709 	sub.w	r7, r7, r9
 8008ef8:	10bf      	asrs	r7, r7, #2
 8008efa:	6127      	str	r7, [r4, #16]
 8008efc:	4618      	mov	r0, r3
 8008efe:	f000 fb5b 	bl	80095b8 <__hi0bits>
 8008f02:	017f      	lsls	r7, r7, #5
 8008f04:	f8d8 6000 	ldr.w	r6, [r8]
 8008f08:	1a3f      	subs	r7, r7, r0
 8008f0a:	42b7      	cmp	r7, r6
 8008f0c:	dd62      	ble.n	8008fd4 <__gethex+0x278>
 8008f0e:	1bbf      	subs	r7, r7, r6
 8008f10:	4639      	mov	r1, r7
 8008f12:	4620      	mov	r0, r4
 8008f14:	f000 fef1 	bl	8009cfa <__any_on>
 8008f18:	4682      	mov	sl, r0
 8008f1a:	b1a8      	cbz	r0, 8008f48 <__gethex+0x1ec>
 8008f1c:	f04f 0a01 	mov.w	sl, #1
 8008f20:	1e7b      	subs	r3, r7, #1
 8008f22:	1159      	asrs	r1, r3, #5
 8008f24:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008f28:	f003 021f 	and.w	r2, r3, #31
 8008f2c:	fa0a f202 	lsl.w	r2, sl, r2
 8008f30:	420a      	tst	r2, r1
 8008f32:	d009      	beq.n	8008f48 <__gethex+0x1ec>
 8008f34:	4553      	cmp	r3, sl
 8008f36:	dd05      	ble.n	8008f44 <__gethex+0x1e8>
 8008f38:	4620      	mov	r0, r4
 8008f3a:	1eb9      	subs	r1, r7, #2
 8008f3c:	f000 fedd 	bl	8009cfa <__any_on>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d144      	bne.n	8008fce <__gethex+0x272>
 8008f44:	f04f 0a02 	mov.w	sl, #2
 8008f48:	4639      	mov	r1, r7
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	f7ff fe9e 	bl	8008c8c <rshift>
 8008f50:	443d      	add	r5, r7
 8008f52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f56:	42ab      	cmp	r3, r5
 8008f58:	da4a      	bge.n	8008ff0 <__gethex+0x294>
 8008f5a:	4621      	mov	r1, r4
 8008f5c:	9802      	ldr	r0, [sp, #8]
 8008f5e:	f000 fa75 	bl	800944c <_Bfree>
 8008f62:	2300      	movs	r3, #0
 8008f64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f66:	27a3      	movs	r7, #163	; 0xa3
 8008f68:	6013      	str	r3, [r2, #0]
 8008f6a:	e789      	b.n	8008e80 <__gethex+0x124>
 8008f6c:	1e73      	subs	r3, r6, #1
 8008f6e:	9a07      	ldr	r2, [sp, #28]
 8008f70:	9305      	str	r3, [sp, #20]
 8008f72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d019      	beq.n	8008fae <__gethex+0x252>
 8008f7a:	f1bb 0f20 	cmp.w	fp, #32
 8008f7e:	d107      	bne.n	8008f90 <__gethex+0x234>
 8008f80:	9b04      	ldr	r3, [sp, #16]
 8008f82:	9a01      	ldr	r2, [sp, #4]
 8008f84:	f843 2b04 	str.w	r2, [r3], #4
 8008f88:	9304      	str	r3, [sp, #16]
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	469b      	mov	fp, r3
 8008f8e:	9301      	str	r3, [sp, #4]
 8008f90:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008f94:	f7ff fecd 	bl	8008d32 <__hexdig_fun>
 8008f98:	9b01      	ldr	r3, [sp, #4]
 8008f9a:	f000 000f 	and.w	r0, r0, #15
 8008f9e:	fa00 f00b 	lsl.w	r0, r0, fp
 8008fa2:	4303      	orrs	r3, r0
 8008fa4:	9301      	str	r3, [sp, #4]
 8008fa6:	f10b 0b04 	add.w	fp, fp, #4
 8008faa:	9b05      	ldr	r3, [sp, #20]
 8008fac:	e00d      	b.n	8008fca <__gethex+0x26e>
 8008fae:	9b05      	ldr	r3, [sp, #20]
 8008fb0:	9a08      	ldr	r2, [sp, #32]
 8008fb2:	4413      	add	r3, r2
 8008fb4:	42bb      	cmp	r3, r7
 8008fb6:	d3e0      	bcc.n	8008f7a <__gethex+0x21e>
 8008fb8:	4618      	mov	r0, r3
 8008fba:	4652      	mov	r2, sl
 8008fbc:	9903      	ldr	r1, [sp, #12]
 8008fbe:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc0:	f7fe f9b0 	bl	8007324 <strncmp>
 8008fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc6:	2800      	cmp	r0, #0
 8008fc8:	d1d7      	bne.n	8008f7a <__gethex+0x21e>
 8008fca:	461e      	mov	r6, r3
 8008fcc:	e78c      	b.n	8008ee8 <__gethex+0x18c>
 8008fce:	f04f 0a03 	mov.w	sl, #3
 8008fd2:	e7b9      	b.n	8008f48 <__gethex+0x1ec>
 8008fd4:	da09      	bge.n	8008fea <__gethex+0x28e>
 8008fd6:	1bf7      	subs	r7, r6, r7
 8008fd8:	4621      	mov	r1, r4
 8008fda:	463a      	mov	r2, r7
 8008fdc:	9802      	ldr	r0, [sp, #8]
 8008fde:	f000 fc4d 	bl	800987c <__lshift>
 8008fe2:	4604      	mov	r4, r0
 8008fe4:	1bed      	subs	r5, r5, r7
 8008fe6:	f100 0914 	add.w	r9, r0, #20
 8008fea:	f04f 0a00 	mov.w	sl, #0
 8008fee:	e7b0      	b.n	8008f52 <__gethex+0x1f6>
 8008ff0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ff4:	42a8      	cmp	r0, r5
 8008ff6:	dd71      	ble.n	80090dc <__gethex+0x380>
 8008ff8:	1b45      	subs	r5, r0, r5
 8008ffa:	42ae      	cmp	r6, r5
 8008ffc:	dc34      	bgt.n	8009068 <__gethex+0x30c>
 8008ffe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009002:	2b02      	cmp	r3, #2
 8009004:	d028      	beq.n	8009058 <__gethex+0x2fc>
 8009006:	2b03      	cmp	r3, #3
 8009008:	d02a      	beq.n	8009060 <__gethex+0x304>
 800900a:	2b01      	cmp	r3, #1
 800900c:	d115      	bne.n	800903a <__gethex+0x2de>
 800900e:	42ae      	cmp	r6, r5
 8009010:	d113      	bne.n	800903a <__gethex+0x2de>
 8009012:	2e01      	cmp	r6, #1
 8009014:	d10b      	bne.n	800902e <__gethex+0x2d2>
 8009016:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800901a:	9a06      	ldr	r2, [sp, #24]
 800901c:	2762      	movs	r7, #98	; 0x62
 800901e:	6013      	str	r3, [r2, #0]
 8009020:	2301      	movs	r3, #1
 8009022:	6123      	str	r3, [r4, #16]
 8009024:	f8c9 3000 	str.w	r3, [r9]
 8009028:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800902a:	601c      	str	r4, [r3, #0]
 800902c:	e728      	b.n	8008e80 <__gethex+0x124>
 800902e:	4620      	mov	r0, r4
 8009030:	1e71      	subs	r1, r6, #1
 8009032:	f000 fe62 	bl	8009cfa <__any_on>
 8009036:	2800      	cmp	r0, #0
 8009038:	d1ed      	bne.n	8009016 <__gethex+0x2ba>
 800903a:	4621      	mov	r1, r4
 800903c:	9802      	ldr	r0, [sp, #8]
 800903e:	f000 fa05 	bl	800944c <_Bfree>
 8009042:	2300      	movs	r3, #0
 8009044:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009046:	2750      	movs	r7, #80	; 0x50
 8009048:	6013      	str	r3, [r2, #0]
 800904a:	e719      	b.n	8008e80 <__gethex+0x124>
 800904c:	0800b0b8 	.word	0x0800b0b8
 8009050:	0800b03b 	.word	0x0800b03b
 8009054:	0800b04c 	.word	0x0800b04c
 8009058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1ed      	bne.n	800903a <__gethex+0x2de>
 800905e:	e7da      	b.n	8009016 <__gethex+0x2ba>
 8009060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009062:	2b00      	cmp	r3, #0
 8009064:	d1d7      	bne.n	8009016 <__gethex+0x2ba>
 8009066:	e7e8      	b.n	800903a <__gethex+0x2de>
 8009068:	1e6f      	subs	r7, r5, #1
 800906a:	f1ba 0f00 	cmp.w	sl, #0
 800906e:	d132      	bne.n	80090d6 <__gethex+0x37a>
 8009070:	b127      	cbz	r7, 800907c <__gethex+0x320>
 8009072:	4639      	mov	r1, r7
 8009074:	4620      	mov	r0, r4
 8009076:	f000 fe40 	bl	8009cfa <__any_on>
 800907a:	4682      	mov	sl, r0
 800907c:	2101      	movs	r1, #1
 800907e:	117b      	asrs	r3, r7, #5
 8009080:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009084:	f007 071f 	and.w	r7, r7, #31
 8009088:	fa01 f707 	lsl.w	r7, r1, r7
 800908c:	421f      	tst	r7, r3
 800908e:	f04f 0702 	mov.w	r7, #2
 8009092:	4629      	mov	r1, r5
 8009094:	4620      	mov	r0, r4
 8009096:	bf18      	it	ne
 8009098:	f04a 0a02 	orrne.w	sl, sl, #2
 800909c:	1b76      	subs	r6, r6, r5
 800909e:	f7ff fdf5 	bl	8008c8c <rshift>
 80090a2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80090a6:	f1ba 0f00 	cmp.w	sl, #0
 80090aa:	d048      	beq.n	800913e <__gethex+0x3e2>
 80090ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	d015      	beq.n	80090e0 <__gethex+0x384>
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d017      	beq.n	80090e8 <__gethex+0x38c>
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d109      	bne.n	80090d0 <__gethex+0x374>
 80090bc:	f01a 0f02 	tst.w	sl, #2
 80090c0:	d006      	beq.n	80090d0 <__gethex+0x374>
 80090c2:	f8d9 0000 	ldr.w	r0, [r9]
 80090c6:	ea4a 0a00 	orr.w	sl, sl, r0
 80090ca:	f01a 0f01 	tst.w	sl, #1
 80090ce:	d10e      	bne.n	80090ee <__gethex+0x392>
 80090d0:	f047 0710 	orr.w	r7, r7, #16
 80090d4:	e033      	b.n	800913e <__gethex+0x3e2>
 80090d6:	f04f 0a01 	mov.w	sl, #1
 80090da:	e7cf      	b.n	800907c <__gethex+0x320>
 80090dc:	2701      	movs	r7, #1
 80090de:	e7e2      	b.n	80090a6 <__gethex+0x34a>
 80090e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090e2:	f1c3 0301 	rsb	r3, r3, #1
 80090e6:	9315      	str	r3, [sp, #84]	; 0x54
 80090e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d0f0      	beq.n	80090d0 <__gethex+0x374>
 80090ee:	f04f 0c00 	mov.w	ip, #0
 80090f2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090f6:	f104 0314 	add.w	r3, r4, #20
 80090fa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80090fe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009102:	4618      	mov	r0, r3
 8009104:	f853 2b04 	ldr.w	r2, [r3], #4
 8009108:	f1b2 3fff 	cmp.w	r2, #4294967295
 800910c:	d01c      	beq.n	8009148 <__gethex+0x3ec>
 800910e:	3201      	adds	r2, #1
 8009110:	6002      	str	r2, [r0, #0]
 8009112:	2f02      	cmp	r7, #2
 8009114:	f104 0314 	add.w	r3, r4, #20
 8009118:	d13d      	bne.n	8009196 <__gethex+0x43a>
 800911a:	f8d8 2000 	ldr.w	r2, [r8]
 800911e:	3a01      	subs	r2, #1
 8009120:	42b2      	cmp	r2, r6
 8009122:	d10a      	bne.n	800913a <__gethex+0x3de>
 8009124:	2201      	movs	r2, #1
 8009126:	1171      	asrs	r1, r6, #5
 8009128:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800912c:	f006 061f 	and.w	r6, r6, #31
 8009130:	fa02 f606 	lsl.w	r6, r2, r6
 8009134:	421e      	tst	r6, r3
 8009136:	bf18      	it	ne
 8009138:	4617      	movne	r7, r2
 800913a:	f047 0720 	orr.w	r7, r7, #32
 800913e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009140:	601c      	str	r4, [r3, #0]
 8009142:	9b06      	ldr	r3, [sp, #24]
 8009144:	601d      	str	r5, [r3, #0]
 8009146:	e69b      	b.n	8008e80 <__gethex+0x124>
 8009148:	4299      	cmp	r1, r3
 800914a:	f843 cc04 	str.w	ip, [r3, #-4]
 800914e:	d8d8      	bhi.n	8009102 <__gethex+0x3a6>
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	459b      	cmp	fp, r3
 8009154:	db17      	blt.n	8009186 <__gethex+0x42a>
 8009156:	6861      	ldr	r1, [r4, #4]
 8009158:	9802      	ldr	r0, [sp, #8]
 800915a:	3101      	adds	r1, #1
 800915c:	f000 f936 	bl	80093cc <_Balloc>
 8009160:	4681      	mov	r9, r0
 8009162:	b918      	cbnz	r0, 800916c <__gethex+0x410>
 8009164:	4602      	mov	r2, r0
 8009166:	2184      	movs	r1, #132	; 0x84
 8009168:	4b19      	ldr	r3, [pc, #100]	; (80091d0 <__gethex+0x474>)
 800916a:	e6ac      	b.n	8008ec6 <__gethex+0x16a>
 800916c:	6922      	ldr	r2, [r4, #16]
 800916e:	f104 010c 	add.w	r1, r4, #12
 8009172:	3202      	adds	r2, #2
 8009174:	0092      	lsls	r2, r2, #2
 8009176:	300c      	adds	r0, #12
 8009178:	f000 f91a 	bl	80093b0 <memcpy>
 800917c:	4621      	mov	r1, r4
 800917e:	9802      	ldr	r0, [sp, #8]
 8009180:	f000 f964 	bl	800944c <_Bfree>
 8009184:	464c      	mov	r4, r9
 8009186:	6923      	ldr	r3, [r4, #16]
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	6122      	str	r2, [r4, #16]
 800918c:	2201      	movs	r2, #1
 800918e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009192:	615a      	str	r2, [r3, #20]
 8009194:	e7bd      	b.n	8009112 <__gethex+0x3b6>
 8009196:	6922      	ldr	r2, [r4, #16]
 8009198:	455a      	cmp	r2, fp
 800919a:	dd0b      	ble.n	80091b4 <__gethex+0x458>
 800919c:	2101      	movs	r1, #1
 800919e:	4620      	mov	r0, r4
 80091a0:	f7ff fd74 	bl	8008c8c <rshift>
 80091a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091a8:	3501      	adds	r5, #1
 80091aa:	42ab      	cmp	r3, r5
 80091ac:	f6ff aed5 	blt.w	8008f5a <__gethex+0x1fe>
 80091b0:	2701      	movs	r7, #1
 80091b2:	e7c2      	b.n	800913a <__gethex+0x3de>
 80091b4:	f016 061f 	ands.w	r6, r6, #31
 80091b8:	d0fa      	beq.n	80091b0 <__gethex+0x454>
 80091ba:	449a      	add	sl, r3
 80091bc:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80091c0:	f000 f9fa 	bl	80095b8 <__hi0bits>
 80091c4:	f1c6 0620 	rsb	r6, r6, #32
 80091c8:	42b0      	cmp	r0, r6
 80091ca:	dbe7      	blt.n	800919c <__gethex+0x440>
 80091cc:	e7f0      	b.n	80091b0 <__gethex+0x454>
 80091ce:	bf00      	nop
 80091d0:	0800b03b 	.word	0x0800b03b

080091d4 <L_shift>:
 80091d4:	f1c2 0208 	rsb	r2, r2, #8
 80091d8:	0092      	lsls	r2, r2, #2
 80091da:	b570      	push	{r4, r5, r6, lr}
 80091dc:	f1c2 0620 	rsb	r6, r2, #32
 80091e0:	6843      	ldr	r3, [r0, #4]
 80091e2:	6804      	ldr	r4, [r0, #0]
 80091e4:	fa03 f506 	lsl.w	r5, r3, r6
 80091e8:	432c      	orrs	r4, r5
 80091ea:	40d3      	lsrs	r3, r2
 80091ec:	6004      	str	r4, [r0, #0]
 80091ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80091f2:	4288      	cmp	r0, r1
 80091f4:	d3f4      	bcc.n	80091e0 <L_shift+0xc>
 80091f6:	bd70      	pop	{r4, r5, r6, pc}

080091f8 <__match>:
 80091f8:	b530      	push	{r4, r5, lr}
 80091fa:	6803      	ldr	r3, [r0, #0]
 80091fc:	3301      	adds	r3, #1
 80091fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009202:	b914      	cbnz	r4, 800920a <__match+0x12>
 8009204:	6003      	str	r3, [r0, #0]
 8009206:	2001      	movs	r0, #1
 8009208:	bd30      	pop	{r4, r5, pc}
 800920a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800920e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009212:	2d19      	cmp	r5, #25
 8009214:	bf98      	it	ls
 8009216:	3220      	addls	r2, #32
 8009218:	42a2      	cmp	r2, r4
 800921a:	d0f0      	beq.n	80091fe <__match+0x6>
 800921c:	2000      	movs	r0, #0
 800921e:	e7f3      	b.n	8009208 <__match+0x10>

08009220 <__hexnan>:
 8009220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009224:	2500      	movs	r5, #0
 8009226:	680b      	ldr	r3, [r1, #0]
 8009228:	4682      	mov	sl, r0
 800922a:	115e      	asrs	r6, r3, #5
 800922c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009230:	f013 031f 	ands.w	r3, r3, #31
 8009234:	bf18      	it	ne
 8009236:	3604      	addne	r6, #4
 8009238:	1f37      	subs	r7, r6, #4
 800923a:	4690      	mov	r8, r2
 800923c:	46b9      	mov	r9, r7
 800923e:	463c      	mov	r4, r7
 8009240:	46ab      	mov	fp, r5
 8009242:	b087      	sub	sp, #28
 8009244:	6801      	ldr	r1, [r0, #0]
 8009246:	9301      	str	r3, [sp, #4]
 8009248:	f846 5c04 	str.w	r5, [r6, #-4]
 800924c:	9502      	str	r5, [sp, #8]
 800924e:	784a      	ldrb	r2, [r1, #1]
 8009250:	1c4b      	adds	r3, r1, #1
 8009252:	9303      	str	r3, [sp, #12]
 8009254:	b342      	cbz	r2, 80092a8 <__hexnan+0x88>
 8009256:	4610      	mov	r0, r2
 8009258:	9105      	str	r1, [sp, #20]
 800925a:	9204      	str	r2, [sp, #16]
 800925c:	f7ff fd69 	bl	8008d32 <__hexdig_fun>
 8009260:	2800      	cmp	r0, #0
 8009262:	d14f      	bne.n	8009304 <__hexnan+0xe4>
 8009264:	9a04      	ldr	r2, [sp, #16]
 8009266:	9905      	ldr	r1, [sp, #20]
 8009268:	2a20      	cmp	r2, #32
 800926a:	d818      	bhi.n	800929e <__hexnan+0x7e>
 800926c:	9b02      	ldr	r3, [sp, #8]
 800926e:	459b      	cmp	fp, r3
 8009270:	dd13      	ble.n	800929a <__hexnan+0x7a>
 8009272:	454c      	cmp	r4, r9
 8009274:	d206      	bcs.n	8009284 <__hexnan+0x64>
 8009276:	2d07      	cmp	r5, #7
 8009278:	dc04      	bgt.n	8009284 <__hexnan+0x64>
 800927a:	462a      	mov	r2, r5
 800927c:	4649      	mov	r1, r9
 800927e:	4620      	mov	r0, r4
 8009280:	f7ff ffa8 	bl	80091d4 <L_shift>
 8009284:	4544      	cmp	r4, r8
 8009286:	d950      	bls.n	800932a <__hexnan+0x10a>
 8009288:	2300      	movs	r3, #0
 800928a:	f1a4 0904 	sub.w	r9, r4, #4
 800928e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009292:	461d      	mov	r5, r3
 8009294:	464c      	mov	r4, r9
 8009296:	f8cd b008 	str.w	fp, [sp, #8]
 800929a:	9903      	ldr	r1, [sp, #12]
 800929c:	e7d7      	b.n	800924e <__hexnan+0x2e>
 800929e:	2a29      	cmp	r2, #41	; 0x29
 80092a0:	d156      	bne.n	8009350 <__hexnan+0x130>
 80092a2:	3102      	adds	r1, #2
 80092a4:	f8ca 1000 	str.w	r1, [sl]
 80092a8:	f1bb 0f00 	cmp.w	fp, #0
 80092ac:	d050      	beq.n	8009350 <__hexnan+0x130>
 80092ae:	454c      	cmp	r4, r9
 80092b0:	d206      	bcs.n	80092c0 <__hexnan+0xa0>
 80092b2:	2d07      	cmp	r5, #7
 80092b4:	dc04      	bgt.n	80092c0 <__hexnan+0xa0>
 80092b6:	462a      	mov	r2, r5
 80092b8:	4649      	mov	r1, r9
 80092ba:	4620      	mov	r0, r4
 80092bc:	f7ff ff8a 	bl	80091d4 <L_shift>
 80092c0:	4544      	cmp	r4, r8
 80092c2:	d934      	bls.n	800932e <__hexnan+0x10e>
 80092c4:	4623      	mov	r3, r4
 80092c6:	f1a8 0204 	sub.w	r2, r8, #4
 80092ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80092ce:	429f      	cmp	r7, r3
 80092d0:	f842 1f04 	str.w	r1, [r2, #4]!
 80092d4:	d2f9      	bcs.n	80092ca <__hexnan+0xaa>
 80092d6:	1b3b      	subs	r3, r7, r4
 80092d8:	f023 0303 	bic.w	r3, r3, #3
 80092dc:	3304      	adds	r3, #4
 80092de:	3401      	adds	r4, #1
 80092e0:	3e03      	subs	r6, #3
 80092e2:	42b4      	cmp	r4, r6
 80092e4:	bf88      	it	hi
 80092e6:	2304      	movhi	r3, #4
 80092e8:	2200      	movs	r2, #0
 80092ea:	4443      	add	r3, r8
 80092ec:	f843 2b04 	str.w	r2, [r3], #4
 80092f0:	429f      	cmp	r7, r3
 80092f2:	d2fb      	bcs.n	80092ec <__hexnan+0xcc>
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	b91b      	cbnz	r3, 8009300 <__hexnan+0xe0>
 80092f8:	4547      	cmp	r7, r8
 80092fa:	d127      	bne.n	800934c <__hexnan+0x12c>
 80092fc:	2301      	movs	r3, #1
 80092fe:	603b      	str	r3, [r7, #0]
 8009300:	2005      	movs	r0, #5
 8009302:	e026      	b.n	8009352 <__hexnan+0x132>
 8009304:	3501      	adds	r5, #1
 8009306:	2d08      	cmp	r5, #8
 8009308:	f10b 0b01 	add.w	fp, fp, #1
 800930c:	dd06      	ble.n	800931c <__hexnan+0xfc>
 800930e:	4544      	cmp	r4, r8
 8009310:	d9c3      	bls.n	800929a <__hexnan+0x7a>
 8009312:	2300      	movs	r3, #0
 8009314:	2501      	movs	r5, #1
 8009316:	f844 3c04 	str.w	r3, [r4, #-4]
 800931a:	3c04      	subs	r4, #4
 800931c:	6822      	ldr	r2, [r4, #0]
 800931e:	f000 000f 	and.w	r0, r0, #15
 8009322:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009326:	6022      	str	r2, [r4, #0]
 8009328:	e7b7      	b.n	800929a <__hexnan+0x7a>
 800932a:	2508      	movs	r5, #8
 800932c:	e7b5      	b.n	800929a <__hexnan+0x7a>
 800932e:	9b01      	ldr	r3, [sp, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d0df      	beq.n	80092f4 <__hexnan+0xd4>
 8009334:	f04f 32ff 	mov.w	r2, #4294967295
 8009338:	f1c3 0320 	rsb	r3, r3, #32
 800933c:	fa22 f303 	lsr.w	r3, r2, r3
 8009340:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009344:	401a      	ands	r2, r3
 8009346:	f846 2c04 	str.w	r2, [r6, #-4]
 800934a:	e7d3      	b.n	80092f4 <__hexnan+0xd4>
 800934c:	3f04      	subs	r7, #4
 800934e:	e7d1      	b.n	80092f4 <__hexnan+0xd4>
 8009350:	2004      	movs	r0, #4
 8009352:	b007      	add	sp, #28
 8009354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009358 <_localeconv_r>:
 8009358:	4800      	ldr	r0, [pc, #0]	; (800935c <_localeconv_r+0x4>)
 800935a:	4770      	bx	lr
 800935c:	20000170 	.word	0x20000170

08009360 <malloc>:
 8009360:	4b02      	ldr	r3, [pc, #8]	; (800936c <malloc+0xc>)
 8009362:	4601      	mov	r1, r0
 8009364:	6818      	ldr	r0, [r3, #0]
 8009366:	f000 bd43 	b.w	8009df0 <_malloc_r>
 800936a:	bf00      	nop
 800936c:	20000018 	.word	0x20000018

08009370 <__ascii_mbtowc>:
 8009370:	b082      	sub	sp, #8
 8009372:	b901      	cbnz	r1, 8009376 <__ascii_mbtowc+0x6>
 8009374:	a901      	add	r1, sp, #4
 8009376:	b142      	cbz	r2, 800938a <__ascii_mbtowc+0x1a>
 8009378:	b14b      	cbz	r3, 800938e <__ascii_mbtowc+0x1e>
 800937a:	7813      	ldrb	r3, [r2, #0]
 800937c:	600b      	str	r3, [r1, #0]
 800937e:	7812      	ldrb	r2, [r2, #0]
 8009380:	1e10      	subs	r0, r2, #0
 8009382:	bf18      	it	ne
 8009384:	2001      	movne	r0, #1
 8009386:	b002      	add	sp, #8
 8009388:	4770      	bx	lr
 800938a:	4610      	mov	r0, r2
 800938c:	e7fb      	b.n	8009386 <__ascii_mbtowc+0x16>
 800938e:	f06f 0001 	mvn.w	r0, #1
 8009392:	e7f8      	b.n	8009386 <__ascii_mbtowc+0x16>

08009394 <memchr>:
 8009394:	4603      	mov	r3, r0
 8009396:	b510      	push	{r4, lr}
 8009398:	b2c9      	uxtb	r1, r1
 800939a:	4402      	add	r2, r0
 800939c:	4293      	cmp	r3, r2
 800939e:	4618      	mov	r0, r3
 80093a0:	d101      	bne.n	80093a6 <memchr+0x12>
 80093a2:	2000      	movs	r0, #0
 80093a4:	e003      	b.n	80093ae <memchr+0x1a>
 80093a6:	7804      	ldrb	r4, [r0, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	428c      	cmp	r4, r1
 80093ac:	d1f6      	bne.n	800939c <memchr+0x8>
 80093ae:	bd10      	pop	{r4, pc}

080093b0 <memcpy>:
 80093b0:	440a      	add	r2, r1
 80093b2:	4291      	cmp	r1, r2
 80093b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80093b8:	d100      	bne.n	80093bc <memcpy+0xc>
 80093ba:	4770      	bx	lr
 80093bc:	b510      	push	{r4, lr}
 80093be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093c2:	4291      	cmp	r1, r2
 80093c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093c8:	d1f9      	bne.n	80093be <memcpy+0xe>
 80093ca:	bd10      	pop	{r4, pc}

080093cc <_Balloc>:
 80093cc:	b570      	push	{r4, r5, r6, lr}
 80093ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80093d0:	4604      	mov	r4, r0
 80093d2:	460d      	mov	r5, r1
 80093d4:	b976      	cbnz	r6, 80093f4 <_Balloc+0x28>
 80093d6:	2010      	movs	r0, #16
 80093d8:	f7ff ffc2 	bl	8009360 <malloc>
 80093dc:	4602      	mov	r2, r0
 80093de:	6260      	str	r0, [r4, #36]	; 0x24
 80093e0:	b920      	cbnz	r0, 80093ec <_Balloc+0x20>
 80093e2:	2166      	movs	r1, #102	; 0x66
 80093e4:	4b17      	ldr	r3, [pc, #92]	; (8009444 <_Balloc+0x78>)
 80093e6:	4818      	ldr	r0, [pc, #96]	; (8009448 <_Balloc+0x7c>)
 80093e8:	f000 fedc 	bl	800a1a4 <__assert_func>
 80093ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093f0:	6006      	str	r6, [r0, #0]
 80093f2:	60c6      	str	r6, [r0, #12]
 80093f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80093f6:	68f3      	ldr	r3, [r6, #12]
 80093f8:	b183      	cbz	r3, 800941c <_Balloc+0x50>
 80093fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009402:	b9b8      	cbnz	r0, 8009434 <_Balloc+0x68>
 8009404:	2101      	movs	r1, #1
 8009406:	fa01 f605 	lsl.w	r6, r1, r5
 800940a:	1d72      	adds	r2, r6, #5
 800940c:	4620      	mov	r0, r4
 800940e:	0092      	lsls	r2, r2, #2
 8009410:	f000 fc94 	bl	8009d3c <_calloc_r>
 8009414:	b160      	cbz	r0, 8009430 <_Balloc+0x64>
 8009416:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800941a:	e00e      	b.n	800943a <_Balloc+0x6e>
 800941c:	2221      	movs	r2, #33	; 0x21
 800941e:	2104      	movs	r1, #4
 8009420:	4620      	mov	r0, r4
 8009422:	f000 fc8b 	bl	8009d3c <_calloc_r>
 8009426:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009428:	60f0      	str	r0, [r6, #12]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1e4      	bne.n	80093fa <_Balloc+0x2e>
 8009430:	2000      	movs	r0, #0
 8009432:	bd70      	pop	{r4, r5, r6, pc}
 8009434:	6802      	ldr	r2, [r0, #0]
 8009436:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800943a:	2300      	movs	r3, #0
 800943c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009440:	e7f7      	b.n	8009432 <_Balloc+0x66>
 8009442:	bf00      	nop
 8009444:	0800afc5 	.word	0x0800afc5
 8009448:	0800b0cc 	.word	0x0800b0cc

0800944c <_Bfree>:
 800944c:	b570      	push	{r4, r5, r6, lr}
 800944e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009450:	4605      	mov	r5, r0
 8009452:	460c      	mov	r4, r1
 8009454:	b976      	cbnz	r6, 8009474 <_Bfree+0x28>
 8009456:	2010      	movs	r0, #16
 8009458:	f7ff ff82 	bl	8009360 <malloc>
 800945c:	4602      	mov	r2, r0
 800945e:	6268      	str	r0, [r5, #36]	; 0x24
 8009460:	b920      	cbnz	r0, 800946c <_Bfree+0x20>
 8009462:	218a      	movs	r1, #138	; 0x8a
 8009464:	4b08      	ldr	r3, [pc, #32]	; (8009488 <_Bfree+0x3c>)
 8009466:	4809      	ldr	r0, [pc, #36]	; (800948c <_Bfree+0x40>)
 8009468:	f000 fe9c 	bl	800a1a4 <__assert_func>
 800946c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009470:	6006      	str	r6, [r0, #0]
 8009472:	60c6      	str	r6, [r0, #12]
 8009474:	b13c      	cbz	r4, 8009486 <_Bfree+0x3a>
 8009476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009478:	6862      	ldr	r2, [r4, #4]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009480:	6021      	str	r1, [r4, #0]
 8009482:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009486:	bd70      	pop	{r4, r5, r6, pc}
 8009488:	0800afc5 	.word	0x0800afc5
 800948c:	0800b0cc 	.word	0x0800b0cc

08009490 <__multadd>:
 8009490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009494:	4698      	mov	r8, r3
 8009496:	460c      	mov	r4, r1
 8009498:	2300      	movs	r3, #0
 800949a:	690e      	ldr	r6, [r1, #16]
 800949c:	4607      	mov	r7, r0
 800949e:	f101 0014 	add.w	r0, r1, #20
 80094a2:	6805      	ldr	r5, [r0, #0]
 80094a4:	3301      	adds	r3, #1
 80094a6:	b2a9      	uxth	r1, r5
 80094a8:	fb02 8101 	mla	r1, r2, r1, r8
 80094ac:	0c2d      	lsrs	r5, r5, #16
 80094ae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80094b2:	fb02 c505 	mla	r5, r2, r5, ip
 80094b6:	b289      	uxth	r1, r1
 80094b8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80094bc:	429e      	cmp	r6, r3
 80094be:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80094c2:	f840 1b04 	str.w	r1, [r0], #4
 80094c6:	dcec      	bgt.n	80094a2 <__multadd+0x12>
 80094c8:	f1b8 0f00 	cmp.w	r8, #0
 80094cc:	d022      	beq.n	8009514 <__multadd+0x84>
 80094ce:	68a3      	ldr	r3, [r4, #8]
 80094d0:	42b3      	cmp	r3, r6
 80094d2:	dc19      	bgt.n	8009508 <__multadd+0x78>
 80094d4:	6861      	ldr	r1, [r4, #4]
 80094d6:	4638      	mov	r0, r7
 80094d8:	3101      	adds	r1, #1
 80094da:	f7ff ff77 	bl	80093cc <_Balloc>
 80094de:	4605      	mov	r5, r0
 80094e0:	b928      	cbnz	r0, 80094ee <__multadd+0x5e>
 80094e2:	4602      	mov	r2, r0
 80094e4:	21b5      	movs	r1, #181	; 0xb5
 80094e6:	4b0d      	ldr	r3, [pc, #52]	; (800951c <__multadd+0x8c>)
 80094e8:	480d      	ldr	r0, [pc, #52]	; (8009520 <__multadd+0x90>)
 80094ea:	f000 fe5b 	bl	800a1a4 <__assert_func>
 80094ee:	6922      	ldr	r2, [r4, #16]
 80094f0:	f104 010c 	add.w	r1, r4, #12
 80094f4:	3202      	adds	r2, #2
 80094f6:	0092      	lsls	r2, r2, #2
 80094f8:	300c      	adds	r0, #12
 80094fa:	f7ff ff59 	bl	80093b0 <memcpy>
 80094fe:	4621      	mov	r1, r4
 8009500:	4638      	mov	r0, r7
 8009502:	f7ff ffa3 	bl	800944c <_Bfree>
 8009506:	462c      	mov	r4, r5
 8009508:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800950c:	3601      	adds	r6, #1
 800950e:	f8c3 8014 	str.w	r8, [r3, #20]
 8009512:	6126      	str	r6, [r4, #16]
 8009514:	4620      	mov	r0, r4
 8009516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800951a:	bf00      	nop
 800951c:	0800b03b 	.word	0x0800b03b
 8009520:	0800b0cc 	.word	0x0800b0cc

08009524 <__s2b>:
 8009524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009528:	4615      	mov	r5, r2
 800952a:	2209      	movs	r2, #9
 800952c:	461f      	mov	r7, r3
 800952e:	3308      	adds	r3, #8
 8009530:	460c      	mov	r4, r1
 8009532:	fb93 f3f2 	sdiv	r3, r3, r2
 8009536:	4606      	mov	r6, r0
 8009538:	2201      	movs	r2, #1
 800953a:	2100      	movs	r1, #0
 800953c:	429a      	cmp	r2, r3
 800953e:	db09      	blt.n	8009554 <__s2b+0x30>
 8009540:	4630      	mov	r0, r6
 8009542:	f7ff ff43 	bl	80093cc <_Balloc>
 8009546:	b940      	cbnz	r0, 800955a <__s2b+0x36>
 8009548:	4602      	mov	r2, r0
 800954a:	21ce      	movs	r1, #206	; 0xce
 800954c:	4b18      	ldr	r3, [pc, #96]	; (80095b0 <__s2b+0x8c>)
 800954e:	4819      	ldr	r0, [pc, #100]	; (80095b4 <__s2b+0x90>)
 8009550:	f000 fe28 	bl	800a1a4 <__assert_func>
 8009554:	0052      	lsls	r2, r2, #1
 8009556:	3101      	adds	r1, #1
 8009558:	e7f0      	b.n	800953c <__s2b+0x18>
 800955a:	9b08      	ldr	r3, [sp, #32]
 800955c:	2d09      	cmp	r5, #9
 800955e:	6143      	str	r3, [r0, #20]
 8009560:	f04f 0301 	mov.w	r3, #1
 8009564:	6103      	str	r3, [r0, #16]
 8009566:	dd16      	ble.n	8009596 <__s2b+0x72>
 8009568:	f104 0909 	add.w	r9, r4, #9
 800956c:	46c8      	mov	r8, r9
 800956e:	442c      	add	r4, r5
 8009570:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009574:	4601      	mov	r1, r0
 8009576:	220a      	movs	r2, #10
 8009578:	4630      	mov	r0, r6
 800957a:	3b30      	subs	r3, #48	; 0x30
 800957c:	f7ff ff88 	bl	8009490 <__multadd>
 8009580:	45a0      	cmp	r8, r4
 8009582:	d1f5      	bne.n	8009570 <__s2b+0x4c>
 8009584:	f1a5 0408 	sub.w	r4, r5, #8
 8009588:	444c      	add	r4, r9
 800958a:	1b2d      	subs	r5, r5, r4
 800958c:	1963      	adds	r3, r4, r5
 800958e:	42bb      	cmp	r3, r7
 8009590:	db04      	blt.n	800959c <__s2b+0x78>
 8009592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009596:	2509      	movs	r5, #9
 8009598:	340a      	adds	r4, #10
 800959a:	e7f6      	b.n	800958a <__s2b+0x66>
 800959c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095a0:	4601      	mov	r1, r0
 80095a2:	220a      	movs	r2, #10
 80095a4:	4630      	mov	r0, r6
 80095a6:	3b30      	subs	r3, #48	; 0x30
 80095a8:	f7ff ff72 	bl	8009490 <__multadd>
 80095ac:	e7ee      	b.n	800958c <__s2b+0x68>
 80095ae:	bf00      	nop
 80095b0:	0800b03b 	.word	0x0800b03b
 80095b4:	0800b0cc 	.word	0x0800b0cc

080095b8 <__hi0bits>:
 80095b8:	0c02      	lsrs	r2, r0, #16
 80095ba:	0412      	lsls	r2, r2, #16
 80095bc:	4603      	mov	r3, r0
 80095be:	b9ca      	cbnz	r2, 80095f4 <__hi0bits+0x3c>
 80095c0:	0403      	lsls	r3, r0, #16
 80095c2:	2010      	movs	r0, #16
 80095c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80095c8:	bf04      	itt	eq
 80095ca:	021b      	lsleq	r3, r3, #8
 80095cc:	3008      	addeq	r0, #8
 80095ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80095d2:	bf04      	itt	eq
 80095d4:	011b      	lsleq	r3, r3, #4
 80095d6:	3004      	addeq	r0, #4
 80095d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80095dc:	bf04      	itt	eq
 80095de:	009b      	lsleq	r3, r3, #2
 80095e0:	3002      	addeq	r0, #2
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	db05      	blt.n	80095f2 <__hi0bits+0x3a>
 80095e6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80095ea:	f100 0001 	add.w	r0, r0, #1
 80095ee:	bf08      	it	eq
 80095f0:	2020      	moveq	r0, #32
 80095f2:	4770      	bx	lr
 80095f4:	2000      	movs	r0, #0
 80095f6:	e7e5      	b.n	80095c4 <__hi0bits+0xc>

080095f8 <__lo0bits>:
 80095f8:	6803      	ldr	r3, [r0, #0]
 80095fa:	4602      	mov	r2, r0
 80095fc:	f013 0007 	ands.w	r0, r3, #7
 8009600:	d00b      	beq.n	800961a <__lo0bits+0x22>
 8009602:	07d9      	lsls	r1, r3, #31
 8009604:	d422      	bmi.n	800964c <__lo0bits+0x54>
 8009606:	0798      	lsls	r0, r3, #30
 8009608:	bf49      	itett	mi
 800960a:	085b      	lsrmi	r3, r3, #1
 800960c:	089b      	lsrpl	r3, r3, #2
 800960e:	2001      	movmi	r0, #1
 8009610:	6013      	strmi	r3, [r2, #0]
 8009612:	bf5c      	itt	pl
 8009614:	2002      	movpl	r0, #2
 8009616:	6013      	strpl	r3, [r2, #0]
 8009618:	4770      	bx	lr
 800961a:	b299      	uxth	r1, r3
 800961c:	b909      	cbnz	r1, 8009622 <__lo0bits+0x2a>
 800961e:	2010      	movs	r0, #16
 8009620:	0c1b      	lsrs	r3, r3, #16
 8009622:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009626:	bf04      	itt	eq
 8009628:	0a1b      	lsreq	r3, r3, #8
 800962a:	3008      	addeq	r0, #8
 800962c:	0719      	lsls	r1, r3, #28
 800962e:	bf04      	itt	eq
 8009630:	091b      	lsreq	r3, r3, #4
 8009632:	3004      	addeq	r0, #4
 8009634:	0799      	lsls	r1, r3, #30
 8009636:	bf04      	itt	eq
 8009638:	089b      	lsreq	r3, r3, #2
 800963a:	3002      	addeq	r0, #2
 800963c:	07d9      	lsls	r1, r3, #31
 800963e:	d403      	bmi.n	8009648 <__lo0bits+0x50>
 8009640:	085b      	lsrs	r3, r3, #1
 8009642:	f100 0001 	add.w	r0, r0, #1
 8009646:	d003      	beq.n	8009650 <__lo0bits+0x58>
 8009648:	6013      	str	r3, [r2, #0]
 800964a:	4770      	bx	lr
 800964c:	2000      	movs	r0, #0
 800964e:	4770      	bx	lr
 8009650:	2020      	movs	r0, #32
 8009652:	4770      	bx	lr

08009654 <__i2b>:
 8009654:	b510      	push	{r4, lr}
 8009656:	460c      	mov	r4, r1
 8009658:	2101      	movs	r1, #1
 800965a:	f7ff feb7 	bl	80093cc <_Balloc>
 800965e:	4602      	mov	r2, r0
 8009660:	b928      	cbnz	r0, 800966e <__i2b+0x1a>
 8009662:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009666:	4b04      	ldr	r3, [pc, #16]	; (8009678 <__i2b+0x24>)
 8009668:	4804      	ldr	r0, [pc, #16]	; (800967c <__i2b+0x28>)
 800966a:	f000 fd9b 	bl	800a1a4 <__assert_func>
 800966e:	2301      	movs	r3, #1
 8009670:	6144      	str	r4, [r0, #20]
 8009672:	6103      	str	r3, [r0, #16]
 8009674:	bd10      	pop	{r4, pc}
 8009676:	bf00      	nop
 8009678:	0800b03b 	.word	0x0800b03b
 800967c:	0800b0cc 	.word	0x0800b0cc

08009680 <__multiply>:
 8009680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	4614      	mov	r4, r2
 8009686:	690a      	ldr	r2, [r1, #16]
 8009688:	6923      	ldr	r3, [r4, #16]
 800968a:	460d      	mov	r5, r1
 800968c:	429a      	cmp	r2, r3
 800968e:	bfbe      	ittt	lt
 8009690:	460b      	movlt	r3, r1
 8009692:	4625      	movlt	r5, r4
 8009694:	461c      	movlt	r4, r3
 8009696:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800969a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800969e:	68ab      	ldr	r3, [r5, #8]
 80096a0:	6869      	ldr	r1, [r5, #4]
 80096a2:	eb0a 0709 	add.w	r7, sl, r9
 80096a6:	42bb      	cmp	r3, r7
 80096a8:	b085      	sub	sp, #20
 80096aa:	bfb8      	it	lt
 80096ac:	3101      	addlt	r1, #1
 80096ae:	f7ff fe8d 	bl	80093cc <_Balloc>
 80096b2:	b930      	cbnz	r0, 80096c2 <__multiply+0x42>
 80096b4:	4602      	mov	r2, r0
 80096b6:	f240 115d 	movw	r1, #349	; 0x15d
 80096ba:	4b41      	ldr	r3, [pc, #260]	; (80097c0 <__multiply+0x140>)
 80096bc:	4841      	ldr	r0, [pc, #260]	; (80097c4 <__multiply+0x144>)
 80096be:	f000 fd71 	bl	800a1a4 <__assert_func>
 80096c2:	f100 0614 	add.w	r6, r0, #20
 80096c6:	4633      	mov	r3, r6
 80096c8:	2200      	movs	r2, #0
 80096ca:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80096ce:	4543      	cmp	r3, r8
 80096d0:	d31e      	bcc.n	8009710 <__multiply+0x90>
 80096d2:	f105 0c14 	add.w	ip, r5, #20
 80096d6:	f104 0314 	add.w	r3, r4, #20
 80096da:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80096de:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80096e2:	9202      	str	r2, [sp, #8]
 80096e4:	ebac 0205 	sub.w	r2, ip, r5
 80096e8:	3a15      	subs	r2, #21
 80096ea:	f022 0203 	bic.w	r2, r2, #3
 80096ee:	3204      	adds	r2, #4
 80096f0:	f105 0115 	add.w	r1, r5, #21
 80096f4:	458c      	cmp	ip, r1
 80096f6:	bf38      	it	cc
 80096f8:	2204      	movcc	r2, #4
 80096fa:	9201      	str	r2, [sp, #4]
 80096fc:	9a02      	ldr	r2, [sp, #8]
 80096fe:	9303      	str	r3, [sp, #12]
 8009700:	429a      	cmp	r2, r3
 8009702:	d808      	bhi.n	8009716 <__multiply+0x96>
 8009704:	2f00      	cmp	r7, #0
 8009706:	dc55      	bgt.n	80097b4 <__multiply+0x134>
 8009708:	6107      	str	r7, [r0, #16]
 800970a:	b005      	add	sp, #20
 800970c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009710:	f843 2b04 	str.w	r2, [r3], #4
 8009714:	e7db      	b.n	80096ce <__multiply+0x4e>
 8009716:	f8b3 a000 	ldrh.w	sl, [r3]
 800971a:	f1ba 0f00 	cmp.w	sl, #0
 800971e:	d020      	beq.n	8009762 <__multiply+0xe2>
 8009720:	46b1      	mov	r9, r6
 8009722:	2200      	movs	r2, #0
 8009724:	f105 0e14 	add.w	lr, r5, #20
 8009728:	f85e 4b04 	ldr.w	r4, [lr], #4
 800972c:	f8d9 b000 	ldr.w	fp, [r9]
 8009730:	b2a1      	uxth	r1, r4
 8009732:	fa1f fb8b 	uxth.w	fp, fp
 8009736:	fb0a b101 	mla	r1, sl, r1, fp
 800973a:	4411      	add	r1, r2
 800973c:	f8d9 2000 	ldr.w	r2, [r9]
 8009740:	0c24      	lsrs	r4, r4, #16
 8009742:	0c12      	lsrs	r2, r2, #16
 8009744:	fb0a 2404 	mla	r4, sl, r4, r2
 8009748:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800974c:	b289      	uxth	r1, r1
 800974e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009752:	45f4      	cmp	ip, lr
 8009754:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009758:	f849 1b04 	str.w	r1, [r9], #4
 800975c:	d8e4      	bhi.n	8009728 <__multiply+0xa8>
 800975e:	9901      	ldr	r1, [sp, #4]
 8009760:	5072      	str	r2, [r6, r1]
 8009762:	9a03      	ldr	r2, [sp, #12]
 8009764:	3304      	adds	r3, #4
 8009766:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800976a:	f1b9 0f00 	cmp.w	r9, #0
 800976e:	d01f      	beq.n	80097b0 <__multiply+0x130>
 8009770:	46b6      	mov	lr, r6
 8009772:	f04f 0a00 	mov.w	sl, #0
 8009776:	6834      	ldr	r4, [r6, #0]
 8009778:	f105 0114 	add.w	r1, r5, #20
 800977c:	880a      	ldrh	r2, [r1, #0]
 800977e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009782:	b2a4      	uxth	r4, r4
 8009784:	fb09 b202 	mla	r2, r9, r2, fp
 8009788:	4492      	add	sl, r2
 800978a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800978e:	f84e 4b04 	str.w	r4, [lr], #4
 8009792:	f851 4b04 	ldr.w	r4, [r1], #4
 8009796:	f8be 2000 	ldrh.w	r2, [lr]
 800979a:	0c24      	lsrs	r4, r4, #16
 800979c:	fb09 2404 	mla	r4, r9, r4, r2
 80097a0:	458c      	cmp	ip, r1
 80097a2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80097a6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80097aa:	d8e7      	bhi.n	800977c <__multiply+0xfc>
 80097ac:	9a01      	ldr	r2, [sp, #4]
 80097ae:	50b4      	str	r4, [r6, r2]
 80097b0:	3604      	adds	r6, #4
 80097b2:	e7a3      	b.n	80096fc <__multiply+0x7c>
 80097b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d1a5      	bne.n	8009708 <__multiply+0x88>
 80097bc:	3f01      	subs	r7, #1
 80097be:	e7a1      	b.n	8009704 <__multiply+0x84>
 80097c0:	0800b03b 	.word	0x0800b03b
 80097c4:	0800b0cc 	.word	0x0800b0cc

080097c8 <__pow5mult>:
 80097c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097cc:	4615      	mov	r5, r2
 80097ce:	f012 0203 	ands.w	r2, r2, #3
 80097d2:	4606      	mov	r6, r0
 80097d4:	460f      	mov	r7, r1
 80097d6:	d007      	beq.n	80097e8 <__pow5mult+0x20>
 80097d8:	4c25      	ldr	r4, [pc, #148]	; (8009870 <__pow5mult+0xa8>)
 80097da:	3a01      	subs	r2, #1
 80097dc:	2300      	movs	r3, #0
 80097de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097e2:	f7ff fe55 	bl	8009490 <__multadd>
 80097e6:	4607      	mov	r7, r0
 80097e8:	10ad      	asrs	r5, r5, #2
 80097ea:	d03d      	beq.n	8009868 <__pow5mult+0xa0>
 80097ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80097ee:	b97c      	cbnz	r4, 8009810 <__pow5mult+0x48>
 80097f0:	2010      	movs	r0, #16
 80097f2:	f7ff fdb5 	bl	8009360 <malloc>
 80097f6:	4602      	mov	r2, r0
 80097f8:	6270      	str	r0, [r6, #36]	; 0x24
 80097fa:	b928      	cbnz	r0, 8009808 <__pow5mult+0x40>
 80097fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009800:	4b1c      	ldr	r3, [pc, #112]	; (8009874 <__pow5mult+0xac>)
 8009802:	481d      	ldr	r0, [pc, #116]	; (8009878 <__pow5mult+0xb0>)
 8009804:	f000 fcce 	bl	800a1a4 <__assert_func>
 8009808:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800980c:	6004      	str	r4, [r0, #0]
 800980e:	60c4      	str	r4, [r0, #12]
 8009810:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009814:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009818:	b94c      	cbnz	r4, 800982e <__pow5mult+0x66>
 800981a:	f240 2171 	movw	r1, #625	; 0x271
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff ff18 	bl	8009654 <__i2b>
 8009824:	2300      	movs	r3, #0
 8009826:	4604      	mov	r4, r0
 8009828:	f8c8 0008 	str.w	r0, [r8, #8]
 800982c:	6003      	str	r3, [r0, #0]
 800982e:	f04f 0900 	mov.w	r9, #0
 8009832:	07eb      	lsls	r3, r5, #31
 8009834:	d50a      	bpl.n	800984c <__pow5mult+0x84>
 8009836:	4639      	mov	r1, r7
 8009838:	4622      	mov	r2, r4
 800983a:	4630      	mov	r0, r6
 800983c:	f7ff ff20 	bl	8009680 <__multiply>
 8009840:	4680      	mov	r8, r0
 8009842:	4639      	mov	r1, r7
 8009844:	4630      	mov	r0, r6
 8009846:	f7ff fe01 	bl	800944c <_Bfree>
 800984a:	4647      	mov	r7, r8
 800984c:	106d      	asrs	r5, r5, #1
 800984e:	d00b      	beq.n	8009868 <__pow5mult+0xa0>
 8009850:	6820      	ldr	r0, [r4, #0]
 8009852:	b938      	cbnz	r0, 8009864 <__pow5mult+0x9c>
 8009854:	4622      	mov	r2, r4
 8009856:	4621      	mov	r1, r4
 8009858:	4630      	mov	r0, r6
 800985a:	f7ff ff11 	bl	8009680 <__multiply>
 800985e:	6020      	str	r0, [r4, #0]
 8009860:	f8c0 9000 	str.w	r9, [r0]
 8009864:	4604      	mov	r4, r0
 8009866:	e7e4      	b.n	8009832 <__pow5mult+0x6a>
 8009868:	4638      	mov	r0, r7
 800986a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800986e:	bf00      	nop
 8009870:	0800b220 	.word	0x0800b220
 8009874:	0800afc5 	.word	0x0800afc5
 8009878:	0800b0cc 	.word	0x0800b0cc

0800987c <__lshift>:
 800987c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009880:	460c      	mov	r4, r1
 8009882:	4607      	mov	r7, r0
 8009884:	4691      	mov	r9, r2
 8009886:	6923      	ldr	r3, [r4, #16]
 8009888:	6849      	ldr	r1, [r1, #4]
 800988a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800988e:	68a3      	ldr	r3, [r4, #8]
 8009890:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009894:	f108 0601 	add.w	r6, r8, #1
 8009898:	42b3      	cmp	r3, r6
 800989a:	db0b      	blt.n	80098b4 <__lshift+0x38>
 800989c:	4638      	mov	r0, r7
 800989e:	f7ff fd95 	bl	80093cc <_Balloc>
 80098a2:	4605      	mov	r5, r0
 80098a4:	b948      	cbnz	r0, 80098ba <__lshift+0x3e>
 80098a6:	4602      	mov	r2, r0
 80098a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80098ac:	4b27      	ldr	r3, [pc, #156]	; (800994c <__lshift+0xd0>)
 80098ae:	4828      	ldr	r0, [pc, #160]	; (8009950 <__lshift+0xd4>)
 80098b0:	f000 fc78 	bl	800a1a4 <__assert_func>
 80098b4:	3101      	adds	r1, #1
 80098b6:	005b      	lsls	r3, r3, #1
 80098b8:	e7ee      	b.n	8009898 <__lshift+0x1c>
 80098ba:	2300      	movs	r3, #0
 80098bc:	f100 0114 	add.w	r1, r0, #20
 80098c0:	f100 0210 	add.w	r2, r0, #16
 80098c4:	4618      	mov	r0, r3
 80098c6:	4553      	cmp	r3, sl
 80098c8:	db33      	blt.n	8009932 <__lshift+0xb6>
 80098ca:	6920      	ldr	r0, [r4, #16]
 80098cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098d0:	f104 0314 	add.w	r3, r4, #20
 80098d4:	f019 091f 	ands.w	r9, r9, #31
 80098d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098e0:	d02b      	beq.n	800993a <__lshift+0xbe>
 80098e2:	468a      	mov	sl, r1
 80098e4:	2200      	movs	r2, #0
 80098e6:	f1c9 0e20 	rsb	lr, r9, #32
 80098ea:	6818      	ldr	r0, [r3, #0]
 80098ec:	fa00 f009 	lsl.w	r0, r0, r9
 80098f0:	4302      	orrs	r2, r0
 80098f2:	f84a 2b04 	str.w	r2, [sl], #4
 80098f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80098fa:	459c      	cmp	ip, r3
 80098fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009900:	d8f3      	bhi.n	80098ea <__lshift+0x6e>
 8009902:	ebac 0304 	sub.w	r3, ip, r4
 8009906:	3b15      	subs	r3, #21
 8009908:	f023 0303 	bic.w	r3, r3, #3
 800990c:	3304      	adds	r3, #4
 800990e:	f104 0015 	add.w	r0, r4, #21
 8009912:	4584      	cmp	ip, r0
 8009914:	bf38      	it	cc
 8009916:	2304      	movcc	r3, #4
 8009918:	50ca      	str	r2, [r1, r3]
 800991a:	b10a      	cbz	r2, 8009920 <__lshift+0xa4>
 800991c:	f108 0602 	add.w	r6, r8, #2
 8009920:	3e01      	subs	r6, #1
 8009922:	4638      	mov	r0, r7
 8009924:	4621      	mov	r1, r4
 8009926:	612e      	str	r6, [r5, #16]
 8009928:	f7ff fd90 	bl	800944c <_Bfree>
 800992c:	4628      	mov	r0, r5
 800992e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009932:	f842 0f04 	str.w	r0, [r2, #4]!
 8009936:	3301      	adds	r3, #1
 8009938:	e7c5      	b.n	80098c6 <__lshift+0x4a>
 800993a:	3904      	subs	r1, #4
 800993c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009940:	459c      	cmp	ip, r3
 8009942:	f841 2f04 	str.w	r2, [r1, #4]!
 8009946:	d8f9      	bhi.n	800993c <__lshift+0xc0>
 8009948:	e7ea      	b.n	8009920 <__lshift+0xa4>
 800994a:	bf00      	nop
 800994c:	0800b03b 	.word	0x0800b03b
 8009950:	0800b0cc 	.word	0x0800b0cc

08009954 <__mcmp>:
 8009954:	4603      	mov	r3, r0
 8009956:	690a      	ldr	r2, [r1, #16]
 8009958:	6900      	ldr	r0, [r0, #16]
 800995a:	b530      	push	{r4, r5, lr}
 800995c:	1a80      	subs	r0, r0, r2
 800995e:	d10d      	bne.n	800997c <__mcmp+0x28>
 8009960:	3314      	adds	r3, #20
 8009962:	3114      	adds	r1, #20
 8009964:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009968:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800996c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009970:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009974:	4295      	cmp	r5, r2
 8009976:	d002      	beq.n	800997e <__mcmp+0x2a>
 8009978:	d304      	bcc.n	8009984 <__mcmp+0x30>
 800997a:	2001      	movs	r0, #1
 800997c:	bd30      	pop	{r4, r5, pc}
 800997e:	42a3      	cmp	r3, r4
 8009980:	d3f4      	bcc.n	800996c <__mcmp+0x18>
 8009982:	e7fb      	b.n	800997c <__mcmp+0x28>
 8009984:	f04f 30ff 	mov.w	r0, #4294967295
 8009988:	e7f8      	b.n	800997c <__mcmp+0x28>
	...

0800998c <__mdiff>:
 800998c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009990:	460c      	mov	r4, r1
 8009992:	4606      	mov	r6, r0
 8009994:	4611      	mov	r1, r2
 8009996:	4620      	mov	r0, r4
 8009998:	4692      	mov	sl, r2
 800999a:	f7ff ffdb 	bl	8009954 <__mcmp>
 800999e:	1e05      	subs	r5, r0, #0
 80099a0:	d111      	bne.n	80099c6 <__mdiff+0x3a>
 80099a2:	4629      	mov	r1, r5
 80099a4:	4630      	mov	r0, r6
 80099a6:	f7ff fd11 	bl	80093cc <_Balloc>
 80099aa:	4602      	mov	r2, r0
 80099ac:	b928      	cbnz	r0, 80099ba <__mdiff+0x2e>
 80099ae:	f240 2132 	movw	r1, #562	; 0x232
 80099b2:	4b3c      	ldr	r3, [pc, #240]	; (8009aa4 <__mdiff+0x118>)
 80099b4:	483c      	ldr	r0, [pc, #240]	; (8009aa8 <__mdiff+0x11c>)
 80099b6:	f000 fbf5 	bl	800a1a4 <__assert_func>
 80099ba:	2301      	movs	r3, #1
 80099bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80099c0:	4610      	mov	r0, r2
 80099c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c6:	bfa4      	itt	ge
 80099c8:	4653      	movge	r3, sl
 80099ca:	46a2      	movge	sl, r4
 80099cc:	4630      	mov	r0, r6
 80099ce:	f8da 1004 	ldr.w	r1, [sl, #4]
 80099d2:	bfa6      	itte	ge
 80099d4:	461c      	movge	r4, r3
 80099d6:	2500      	movge	r5, #0
 80099d8:	2501      	movlt	r5, #1
 80099da:	f7ff fcf7 	bl	80093cc <_Balloc>
 80099de:	4602      	mov	r2, r0
 80099e0:	b918      	cbnz	r0, 80099ea <__mdiff+0x5e>
 80099e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80099e6:	4b2f      	ldr	r3, [pc, #188]	; (8009aa4 <__mdiff+0x118>)
 80099e8:	e7e4      	b.n	80099b4 <__mdiff+0x28>
 80099ea:	f100 0814 	add.w	r8, r0, #20
 80099ee:	f8da 7010 	ldr.w	r7, [sl, #16]
 80099f2:	60c5      	str	r5, [r0, #12]
 80099f4:	f04f 0c00 	mov.w	ip, #0
 80099f8:	f10a 0514 	add.w	r5, sl, #20
 80099fc:	f10a 0010 	add.w	r0, sl, #16
 8009a00:	46c2      	mov	sl, r8
 8009a02:	6926      	ldr	r6, [r4, #16]
 8009a04:	f104 0914 	add.w	r9, r4, #20
 8009a08:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009a0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a10:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009a14:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a18:	fa1f f18b 	uxth.w	r1, fp
 8009a1c:	4461      	add	r1, ip
 8009a1e:	fa1f fc83 	uxth.w	ip, r3
 8009a22:	0c1b      	lsrs	r3, r3, #16
 8009a24:	eba1 010c 	sub.w	r1, r1, ip
 8009a28:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a2c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a30:	b289      	uxth	r1, r1
 8009a32:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009a36:	454e      	cmp	r6, r9
 8009a38:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a3c:	f84a 3b04 	str.w	r3, [sl], #4
 8009a40:	d8e6      	bhi.n	8009a10 <__mdiff+0x84>
 8009a42:	1b33      	subs	r3, r6, r4
 8009a44:	3b15      	subs	r3, #21
 8009a46:	f023 0303 	bic.w	r3, r3, #3
 8009a4a:	3415      	adds	r4, #21
 8009a4c:	3304      	adds	r3, #4
 8009a4e:	42a6      	cmp	r6, r4
 8009a50:	bf38      	it	cc
 8009a52:	2304      	movcc	r3, #4
 8009a54:	441d      	add	r5, r3
 8009a56:	4443      	add	r3, r8
 8009a58:	461e      	mov	r6, r3
 8009a5a:	462c      	mov	r4, r5
 8009a5c:	4574      	cmp	r4, lr
 8009a5e:	d30e      	bcc.n	8009a7e <__mdiff+0xf2>
 8009a60:	f10e 0103 	add.w	r1, lr, #3
 8009a64:	1b49      	subs	r1, r1, r5
 8009a66:	f021 0103 	bic.w	r1, r1, #3
 8009a6a:	3d03      	subs	r5, #3
 8009a6c:	45ae      	cmp	lr, r5
 8009a6e:	bf38      	it	cc
 8009a70:	2100      	movcc	r1, #0
 8009a72:	4419      	add	r1, r3
 8009a74:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009a78:	b18b      	cbz	r3, 8009a9e <__mdiff+0x112>
 8009a7a:	6117      	str	r7, [r2, #16]
 8009a7c:	e7a0      	b.n	80099c0 <__mdiff+0x34>
 8009a7e:	f854 8b04 	ldr.w	r8, [r4], #4
 8009a82:	fa1f f188 	uxth.w	r1, r8
 8009a86:	4461      	add	r1, ip
 8009a88:	1408      	asrs	r0, r1, #16
 8009a8a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009a8e:	b289      	uxth	r1, r1
 8009a90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a98:	f846 1b04 	str.w	r1, [r6], #4
 8009a9c:	e7de      	b.n	8009a5c <__mdiff+0xd0>
 8009a9e:	3f01      	subs	r7, #1
 8009aa0:	e7e8      	b.n	8009a74 <__mdiff+0xe8>
 8009aa2:	bf00      	nop
 8009aa4:	0800b03b 	.word	0x0800b03b
 8009aa8:	0800b0cc 	.word	0x0800b0cc

08009aac <__ulp>:
 8009aac:	4b11      	ldr	r3, [pc, #68]	; (8009af4 <__ulp+0x48>)
 8009aae:	400b      	ands	r3, r1
 8009ab0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dd02      	ble.n	8009abe <__ulp+0x12>
 8009ab8:	2000      	movs	r0, #0
 8009aba:	4619      	mov	r1, r3
 8009abc:	4770      	bx	lr
 8009abe:	425b      	negs	r3, r3
 8009ac0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009ac4:	f04f 0000 	mov.w	r0, #0
 8009ac8:	f04f 0100 	mov.w	r1, #0
 8009acc:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009ad0:	da04      	bge.n	8009adc <__ulp+0x30>
 8009ad2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ad6:	fa43 f102 	asr.w	r1, r3, r2
 8009ada:	4770      	bx	lr
 8009adc:	f1a2 0314 	sub.w	r3, r2, #20
 8009ae0:	2b1e      	cmp	r3, #30
 8009ae2:	bfd6      	itet	le
 8009ae4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009ae8:	2301      	movgt	r3, #1
 8009aea:	fa22 f303 	lsrle.w	r3, r2, r3
 8009aee:	4618      	mov	r0, r3
 8009af0:	4770      	bx	lr
 8009af2:	bf00      	nop
 8009af4:	7ff00000 	.word	0x7ff00000

08009af8 <__b2d>:
 8009af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009afc:	6907      	ldr	r7, [r0, #16]
 8009afe:	f100 0914 	add.w	r9, r0, #20
 8009b02:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009b06:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009b0a:	f1a7 0804 	sub.w	r8, r7, #4
 8009b0e:	4630      	mov	r0, r6
 8009b10:	f7ff fd52 	bl	80095b8 <__hi0bits>
 8009b14:	f1c0 0320 	rsb	r3, r0, #32
 8009b18:	280a      	cmp	r0, #10
 8009b1a:	600b      	str	r3, [r1, #0]
 8009b1c:	491f      	ldr	r1, [pc, #124]	; (8009b9c <__b2d+0xa4>)
 8009b1e:	dc17      	bgt.n	8009b50 <__b2d+0x58>
 8009b20:	45c1      	cmp	r9, r8
 8009b22:	bf28      	it	cs
 8009b24:	2200      	movcs	r2, #0
 8009b26:	f1c0 0c0b 	rsb	ip, r0, #11
 8009b2a:	fa26 f30c 	lsr.w	r3, r6, ip
 8009b2e:	bf38      	it	cc
 8009b30:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009b34:	ea43 0501 	orr.w	r5, r3, r1
 8009b38:	f100 0315 	add.w	r3, r0, #21
 8009b3c:	fa06 f303 	lsl.w	r3, r6, r3
 8009b40:	fa22 f20c 	lsr.w	r2, r2, ip
 8009b44:	ea43 0402 	orr.w	r4, r3, r2
 8009b48:	4620      	mov	r0, r4
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b50:	45c1      	cmp	r9, r8
 8009b52:	bf2e      	itee	cs
 8009b54:	2200      	movcs	r2, #0
 8009b56:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009b5a:	f1a7 0808 	subcc.w	r8, r7, #8
 8009b5e:	f1b0 030b 	subs.w	r3, r0, #11
 8009b62:	d016      	beq.n	8009b92 <__b2d+0x9a>
 8009b64:	f1c3 0720 	rsb	r7, r3, #32
 8009b68:	fa22 f107 	lsr.w	r1, r2, r7
 8009b6c:	45c8      	cmp	r8, r9
 8009b6e:	fa06 f603 	lsl.w	r6, r6, r3
 8009b72:	ea46 0601 	orr.w	r6, r6, r1
 8009b76:	bf94      	ite	ls
 8009b78:	2100      	movls	r1, #0
 8009b7a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009b7e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009b82:	fa02 f003 	lsl.w	r0, r2, r3
 8009b86:	40f9      	lsrs	r1, r7
 8009b88:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009b8c:	ea40 0401 	orr.w	r4, r0, r1
 8009b90:	e7da      	b.n	8009b48 <__b2d+0x50>
 8009b92:	4614      	mov	r4, r2
 8009b94:	ea46 0501 	orr.w	r5, r6, r1
 8009b98:	e7d6      	b.n	8009b48 <__b2d+0x50>
 8009b9a:	bf00      	nop
 8009b9c:	3ff00000 	.word	0x3ff00000

08009ba0 <__d2b>:
 8009ba0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009baa:	4690      	mov	r8, r2
 8009bac:	461d      	mov	r5, r3
 8009bae:	f7ff fc0d 	bl	80093cc <_Balloc>
 8009bb2:	4604      	mov	r4, r0
 8009bb4:	b930      	cbnz	r0, 8009bc4 <__d2b+0x24>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	f240 310a 	movw	r1, #778	; 0x30a
 8009bbc:	4b24      	ldr	r3, [pc, #144]	; (8009c50 <__d2b+0xb0>)
 8009bbe:	4825      	ldr	r0, [pc, #148]	; (8009c54 <__d2b+0xb4>)
 8009bc0:	f000 faf0 	bl	800a1a4 <__assert_func>
 8009bc4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009bc8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009bcc:	bb2d      	cbnz	r5, 8009c1a <__d2b+0x7a>
 8009bce:	9301      	str	r3, [sp, #4]
 8009bd0:	f1b8 0300 	subs.w	r3, r8, #0
 8009bd4:	d026      	beq.n	8009c24 <__d2b+0x84>
 8009bd6:	4668      	mov	r0, sp
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	f7ff fd0d 	bl	80095f8 <__lo0bits>
 8009bde:	9900      	ldr	r1, [sp, #0]
 8009be0:	b1f0      	cbz	r0, 8009c20 <__d2b+0x80>
 8009be2:	9a01      	ldr	r2, [sp, #4]
 8009be4:	f1c0 0320 	rsb	r3, r0, #32
 8009be8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bec:	430b      	orrs	r3, r1
 8009bee:	40c2      	lsrs	r2, r0
 8009bf0:	6163      	str	r3, [r4, #20]
 8009bf2:	9201      	str	r2, [sp, #4]
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	bf14      	ite	ne
 8009bfa:	2102      	movne	r1, #2
 8009bfc:	2101      	moveq	r1, #1
 8009bfe:	61a3      	str	r3, [r4, #24]
 8009c00:	6121      	str	r1, [r4, #16]
 8009c02:	b1c5      	cbz	r5, 8009c36 <__d2b+0x96>
 8009c04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c08:	4405      	add	r5, r0
 8009c0a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c0e:	603d      	str	r5, [r7, #0]
 8009c10:	6030      	str	r0, [r6, #0]
 8009c12:	4620      	mov	r0, r4
 8009c14:	b002      	add	sp, #8
 8009c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c1e:	e7d6      	b.n	8009bce <__d2b+0x2e>
 8009c20:	6161      	str	r1, [r4, #20]
 8009c22:	e7e7      	b.n	8009bf4 <__d2b+0x54>
 8009c24:	a801      	add	r0, sp, #4
 8009c26:	f7ff fce7 	bl	80095f8 <__lo0bits>
 8009c2a:	2101      	movs	r1, #1
 8009c2c:	9b01      	ldr	r3, [sp, #4]
 8009c2e:	6121      	str	r1, [r4, #16]
 8009c30:	6163      	str	r3, [r4, #20]
 8009c32:	3020      	adds	r0, #32
 8009c34:	e7e5      	b.n	8009c02 <__d2b+0x62>
 8009c36:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009c3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c3e:	6038      	str	r0, [r7, #0]
 8009c40:	6918      	ldr	r0, [r3, #16]
 8009c42:	f7ff fcb9 	bl	80095b8 <__hi0bits>
 8009c46:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009c4a:	6031      	str	r1, [r6, #0]
 8009c4c:	e7e1      	b.n	8009c12 <__d2b+0x72>
 8009c4e:	bf00      	nop
 8009c50:	0800b03b 	.word	0x0800b03b
 8009c54:	0800b0cc 	.word	0x0800b0cc

08009c58 <__ratio>:
 8009c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c5c:	4688      	mov	r8, r1
 8009c5e:	4669      	mov	r1, sp
 8009c60:	4681      	mov	r9, r0
 8009c62:	f7ff ff49 	bl	8009af8 <__b2d>
 8009c66:	460f      	mov	r7, r1
 8009c68:	4604      	mov	r4, r0
 8009c6a:	460d      	mov	r5, r1
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	a901      	add	r1, sp, #4
 8009c70:	f7ff ff42 	bl	8009af8 <__b2d>
 8009c74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c78:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009c7c:	468b      	mov	fp, r1
 8009c7e:	eba3 0c02 	sub.w	ip, r3, r2
 8009c82:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009c86:	1a9b      	subs	r3, r3, r2
 8009c88:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	bfd5      	itete	le
 8009c90:	460a      	movle	r2, r1
 8009c92:	462a      	movgt	r2, r5
 8009c94:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009c98:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009c9c:	bfd8      	it	le
 8009c9e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009ca2:	465b      	mov	r3, fp
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f7f6 fdf3 	bl	8000894 <__aeabi_ddiv>
 8009cae:	b003      	add	sp, #12
 8009cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009cb4 <__copybits>:
 8009cb4:	3901      	subs	r1, #1
 8009cb6:	b570      	push	{r4, r5, r6, lr}
 8009cb8:	1149      	asrs	r1, r1, #5
 8009cba:	6914      	ldr	r4, [r2, #16]
 8009cbc:	3101      	adds	r1, #1
 8009cbe:	f102 0314 	add.w	r3, r2, #20
 8009cc2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009cc6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009cca:	1f05      	subs	r5, r0, #4
 8009ccc:	42a3      	cmp	r3, r4
 8009cce:	d30c      	bcc.n	8009cea <__copybits+0x36>
 8009cd0:	1aa3      	subs	r3, r4, r2
 8009cd2:	3b11      	subs	r3, #17
 8009cd4:	f023 0303 	bic.w	r3, r3, #3
 8009cd8:	3211      	adds	r2, #17
 8009cda:	42a2      	cmp	r2, r4
 8009cdc:	bf88      	it	hi
 8009cde:	2300      	movhi	r3, #0
 8009ce0:	4418      	add	r0, r3
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	4288      	cmp	r0, r1
 8009ce6:	d305      	bcc.n	8009cf4 <__copybits+0x40>
 8009ce8:	bd70      	pop	{r4, r5, r6, pc}
 8009cea:	f853 6b04 	ldr.w	r6, [r3], #4
 8009cee:	f845 6f04 	str.w	r6, [r5, #4]!
 8009cf2:	e7eb      	b.n	8009ccc <__copybits+0x18>
 8009cf4:	f840 3b04 	str.w	r3, [r0], #4
 8009cf8:	e7f4      	b.n	8009ce4 <__copybits+0x30>

08009cfa <__any_on>:
 8009cfa:	f100 0214 	add.w	r2, r0, #20
 8009cfe:	6900      	ldr	r0, [r0, #16]
 8009d00:	114b      	asrs	r3, r1, #5
 8009d02:	4298      	cmp	r0, r3
 8009d04:	b510      	push	{r4, lr}
 8009d06:	db11      	blt.n	8009d2c <__any_on+0x32>
 8009d08:	dd0a      	ble.n	8009d20 <__any_on+0x26>
 8009d0a:	f011 011f 	ands.w	r1, r1, #31
 8009d0e:	d007      	beq.n	8009d20 <__any_on+0x26>
 8009d10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d14:	fa24 f001 	lsr.w	r0, r4, r1
 8009d18:	fa00 f101 	lsl.w	r1, r0, r1
 8009d1c:	428c      	cmp	r4, r1
 8009d1e:	d10b      	bne.n	8009d38 <__any_on+0x3e>
 8009d20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d803      	bhi.n	8009d30 <__any_on+0x36>
 8009d28:	2000      	movs	r0, #0
 8009d2a:	bd10      	pop	{r4, pc}
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	e7f7      	b.n	8009d20 <__any_on+0x26>
 8009d30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d34:	2900      	cmp	r1, #0
 8009d36:	d0f5      	beq.n	8009d24 <__any_on+0x2a>
 8009d38:	2001      	movs	r0, #1
 8009d3a:	e7f6      	b.n	8009d2a <__any_on+0x30>

08009d3c <_calloc_r>:
 8009d3c:	b538      	push	{r3, r4, r5, lr}
 8009d3e:	fb02 f501 	mul.w	r5, r2, r1
 8009d42:	4629      	mov	r1, r5
 8009d44:	f000 f854 	bl	8009df0 <_malloc_r>
 8009d48:	4604      	mov	r4, r0
 8009d4a:	b118      	cbz	r0, 8009d54 <_calloc_r+0x18>
 8009d4c:	462a      	mov	r2, r5
 8009d4e:	2100      	movs	r1, #0
 8009d50:	f7fc fe60 	bl	8006a14 <memset>
 8009d54:	4620      	mov	r0, r4
 8009d56:	bd38      	pop	{r3, r4, r5, pc}

08009d58 <_free_r>:
 8009d58:	b538      	push	{r3, r4, r5, lr}
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	2900      	cmp	r1, #0
 8009d5e:	d043      	beq.n	8009de8 <_free_r+0x90>
 8009d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d64:	1f0c      	subs	r4, r1, #4
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	bfb8      	it	lt
 8009d6a:	18e4      	addlt	r4, r4, r3
 8009d6c:	f000 fa64 	bl	800a238 <__malloc_lock>
 8009d70:	4a1e      	ldr	r2, [pc, #120]	; (8009dec <_free_r+0x94>)
 8009d72:	6813      	ldr	r3, [r2, #0]
 8009d74:	4610      	mov	r0, r2
 8009d76:	b933      	cbnz	r3, 8009d86 <_free_r+0x2e>
 8009d78:	6063      	str	r3, [r4, #4]
 8009d7a:	6014      	str	r4, [r2, #0]
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d82:	f000 ba5f 	b.w	800a244 <__malloc_unlock>
 8009d86:	42a3      	cmp	r3, r4
 8009d88:	d90a      	bls.n	8009da0 <_free_r+0x48>
 8009d8a:	6821      	ldr	r1, [r4, #0]
 8009d8c:	1862      	adds	r2, r4, r1
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	bf01      	itttt	eq
 8009d92:	681a      	ldreq	r2, [r3, #0]
 8009d94:	685b      	ldreq	r3, [r3, #4]
 8009d96:	1852      	addeq	r2, r2, r1
 8009d98:	6022      	streq	r2, [r4, #0]
 8009d9a:	6063      	str	r3, [r4, #4]
 8009d9c:	6004      	str	r4, [r0, #0]
 8009d9e:	e7ed      	b.n	8009d7c <_free_r+0x24>
 8009da0:	461a      	mov	r2, r3
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	b10b      	cbz	r3, 8009daa <_free_r+0x52>
 8009da6:	42a3      	cmp	r3, r4
 8009da8:	d9fa      	bls.n	8009da0 <_free_r+0x48>
 8009daa:	6811      	ldr	r1, [r2, #0]
 8009dac:	1850      	adds	r0, r2, r1
 8009dae:	42a0      	cmp	r0, r4
 8009db0:	d10b      	bne.n	8009dca <_free_r+0x72>
 8009db2:	6820      	ldr	r0, [r4, #0]
 8009db4:	4401      	add	r1, r0
 8009db6:	1850      	adds	r0, r2, r1
 8009db8:	4283      	cmp	r3, r0
 8009dba:	6011      	str	r1, [r2, #0]
 8009dbc:	d1de      	bne.n	8009d7c <_free_r+0x24>
 8009dbe:	6818      	ldr	r0, [r3, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	4401      	add	r1, r0
 8009dc4:	6011      	str	r1, [r2, #0]
 8009dc6:	6053      	str	r3, [r2, #4]
 8009dc8:	e7d8      	b.n	8009d7c <_free_r+0x24>
 8009dca:	d902      	bls.n	8009dd2 <_free_r+0x7a>
 8009dcc:	230c      	movs	r3, #12
 8009dce:	602b      	str	r3, [r5, #0]
 8009dd0:	e7d4      	b.n	8009d7c <_free_r+0x24>
 8009dd2:	6820      	ldr	r0, [r4, #0]
 8009dd4:	1821      	adds	r1, r4, r0
 8009dd6:	428b      	cmp	r3, r1
 8009dd8:	bf01      	itttt	eq
 8009dda:	6819      	ldreq	r1, [r3, #0]
 8009ddc:	685b      	ldreq	r3, [r3, #4]
 8009dde:	1809      	addeq	r1, r1, r0
 8009de0:	6021      	streq	r1, [r4, #0]
 8009de2:	6063      	str	r3, [r4, #4]
 8009de4:	6054      	str	r4, [r2, #4]
 8009de6:	e7c9      	b.n	8009d7c <_free_r+0x24>
 8009de8:	bd38      	pop	{r3, r4, r5, pc}
 8009dea:	bf00      	nop
 8009dec:	20000238 	.word	0x20000238

08009df0 <_malloc_r>:
 8009df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df2:	1ccd      	adds	r5, r1, #3
 8009df4:	f025 0503 	bic.w	r5, r5, #3
 8009df8:	3508      	adds	r5, #8
 8009dfa:	2d0c      	cmp	r5, #12
 8009dfc:	bf38      	it	cc
 8009dfe:	250c      	movcc	r5, #12
 8009e00:	2d00      	cmp	r5, #0
 8009e02:	4606      	mov	r6, r0
 8009e04:	db01      	blt.n	8009e0a <_malloc_r+0x1a>
 8009e06:	42a9      	cmp	r1, r5
 8009e08:	d903      	bls.n	8009e12 <_malloc_r+0x22>
 8009e0a:	230c      	movs	r3, #12
 8009e0c:	6033      	str	r3, [r6, #0]
 8009e0e:	2000      	movs	r0, #0
 8009e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e12:	f000 fa11 	bl	800a238 <__malloc_lock>
 8009e16:	4921      	ldr	r1, [pc, #132]	; (8009e9c <_malloc_r+0xac>)
 8009e18:	680a      	ldr	r2, [r1, #0]
 8009e1a:	4614      	mov	r4, r2
 8009e1c:	b99c      	cbnz	r4, 8009e46 <_malloc_r+0x56>
 8009e1e:	4f20      	ldr	r7, [pc, #128]	; (8009ea0 <_malloc_r+0xb0>)
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	b923      	cbnz	r3, 8009e2e <_malloc_r+0x3e>
 8009e24:	4621      	mov	r1, r4
 8009e26:	4630      	mov	r0, r6
 8009e28:	f000 f99e 	bl	800a168 <_sbrk_r>
 8009e2c:	6038      	str	r0, [r7, #0]
 8009e2e:	4629      	mov	r1, r5
 8009e30:	4630      	mov	r0, r6
 8009e32:	f000 f999 	bl	800a168 <_sbrk_r>
 8009e36:	1c43      	adds	r3, r0, #1
 8009e38:	d123      	bne.n	8009e82 <_malloc_r+0x92>
 8009e3a:	230c      	movs	r3, #12
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	6033      	str	r3, [r6, #0]
 8009e40:	f000 fa00 	bl	800a244 <__malloc_unlock>
 8009e44:	e7e3      	b.n	8009e0e <_malloc_r+0x1e>
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	1b5b      	subs	r3, r3, r5
 8009e4a:	d417      	bmi.n	8009e7c <_malloc_r+0x8c>
 8009e4c:	2b0b      	cmp	r3, #11
 8009e4e:	d903      	bls.n	8009e58 <_malloc_r+0x68>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	441c      	add	r4, r3
 8009e54:	6025      	str	r5, [r4, #0]
 8009e56:	e004      	b.n	8009e62 <_malloc_r+0x72>
 8009e58:	6863      	ldr	r3, [r4, #4]
 8009e5a:	42a2      	cmp	r2, r4
 8009e5c:	bf0c      	ite	eq
 8009e5e:	600b      	streq	r3, [r1, #0]
 8009e60:	6053      	strne	r3, [r2, #4]
 8009e62:	4630      	mov	r0, r6
 8009e64:	f000 f9ee 	bl	800a244 <__malloc_unlock>
 8009e68:	f104 000b 	add.w	r0, r4, #11
 8009e6c:	1d23      	adds	r3, r4, #4
 8009e6e:	f020 0007 	bic.w	r0, r0, #7
 8009e72:	1ac2      	subs	r2, r0, r3
 8009e74:	d0cc      	beq.n	8009e10 <_malloc_r+0x20>
 8009e76:	1a1b      	subs	r3, r3, r0
 8009e78:	50a3      	str	r3, [r4, r2]
 8009e7a:	e7c9      	b.n	8009e10 <_malloc_r+0x20>
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	6864      	ldr	r4, [r4, #4]
 8009e80:	e7cc      	b.n	8009e1c <_malloc_r+0x2c>
 8009e82:	1cc4      	adds	r4, r0, #3
 8009e84:	f024 0403 	bic.w	r4, r4, #3
 8009e88:	42a0      	cmp	r0, r4
 8009e8a:	d0e3      	beq.n	8009e54 <_malloc_r+0x64>
 8009e8c:	1a21      	subs	r1, r4, r0
 8009e8e:	4630      	mov	r0, r6
 8009e90:	f000 f96a 	bl	800a168 <_sbrk_r>
 8009e94:	3001      	adds	r0, #1
 8009e96:	d1dd      	bne.n	8009e54 <_malloc_r+0x64>
 8009e98:	e7cf      	b.n	8009e3a <_malloc_r+0x4a>
 8009e9a:	bf00      	nop
 8009e9c:	20000238 	.word	0x20000238
 8009ea0:	2000023c 	.word	0x2000023c

08009ea4 <__ssputs_r>:
 8009ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ea8:	688e      	ldr	r6, [r1, #8]
 8009eaa:	4682      	mov	sl, r0
 8009eac:	429e      	cmp	r6, r3
 8009eae:	460c      	mov	r4, r1
 8009eb0:	4690      	mov	r8, r2
 8009eb2:	461f      	mov	r7, r3
 8009eb4:	d838      	bhi.n	8009f28 <__ssputs_r+0x84>
 8009eb6:	898a      	ldrh	r2, [r1, #12]
 8009eb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ebc:	d032      	beq.n	8009f24 <__ssputs_r+0x80>
 8009ebe:	6825      	ldr	r5, [r4, #0]
 8009ec0:	6909      	ldr	r1, [r1, #16]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	eba5 0901 	sub.w	r9, r5, r1
 8009ec8:	6965      	ldr	r5, [r4, #20]
 8009eca:	444b      	add	r3, r9
 8009ecc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ed0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ed4:	106d      	asrs	r5, r5, #1
 8009ed6:	429d      	cmp	r5, r3
 8009ed8:	bf38      	it	cc
 8009eda:	461d      	movcc	r5, r3
 8009edc:	0553      	lsls	r3, r2, #21
 8009ede:	d531      	bpl.n	8009f44 <__ssputs_r+0xa0>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	f7ff ff85 	bl	8009df0 <_malloc_r>
 8009ee6:	4606      	mov	r6, r0
 8009ee8:	b950      	cbnz	r0, 8009f00 <__ssputs_r+0x5c>
 8009eea:	230c      	movs	r3, #12
 8009eec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef0:	f8ca 3000 	str.w	r3, [sl]
 8009ef4:	89a3      	ldrh	r3, [r4, #12]
 8009ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009efa:	81a3      	strh	r3, [r4, #12]
 8009efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f00:	464a      	mov	r2, r9
 8009f02:	6921      	ldr	r1, [r4, #16]
 8009f04:	f7ff fa54 	bl	80093b0 <memcpy>
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009f0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f12:	81a3      	strh	r3, [r4, #12]
 8009f14:	6126      	str	r6, [r4, #16]
 8009f16:	444e      	add	r6, r9
 8009f18:	6026      	str	r6, [r4, #0]
 8009f1a:	463e      	mov	r6, r7
 8009f1c:	6165      	str	r5, [r4, #20]
 8009f1e:	eba5 0509 	sub.w	r5, r5, r9
 8009f22:	60a5      	str	r5, [r4, #8]
 8009f24:	42be      	cmp	r6, r7
 8009f26:	d900      	bls.n	8009f2a <__ssputs_r+0x86>
 8009f28:	463e      	mov	r6, r7
 8009f2a:	4632      	mov	r2, r6
 8009f2c:	4641      	mov	r1, r8
 8009f2e:	6820      	ldr	r0, [r4, #0]
 8009f30:	f000 f968 	bl	800a204 <memmove>
 8009f34:	68a3      	ldr	r3, [r4, #8]
 8009f36:	6822      	ldr	r2, [r4, #0]
 8009f38:	1b9b      	subs	r3, r3, r6
 8009f3a:	4432      	add	r2, r6
 8009f3c:	2000      	movs	r0, #0
 8009f3e:	60a3      	str	r3, [r4, #8]
 8009f40:	6022      	str	r2, [r4, #0]
 8009f42:	e7db      	b.n	8009efc <__ssputs_r+0x58>
 8009f44:	462a      	mov	r2, r5
 8009f46:	f000 f983 	bl	800a250 <_realloc_r>
 8009f4a:	4606      	mov	r6, r0
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	d1e1      	bne.n	8009f14 <__ssputs_r+0x70>
 8009f50:	4650      	mov	r0, sl
 8009f52:	6921      	ldr	r1, [r4, #16]
 8009f54:	f7ff ff00 	bl	8009d58 <_free_r>
 8009f58:	e7c7      	b.n	8009eea <__ssputs_r+0x46>
	...

08009f5c <_svfiprintf_r>:
 8009f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	4698      	mov	r8, r3
 8009f62:	898b      	ldrh	r3, [r1, #12]
 8009f64:	4607      	mov	r7, r0
 8009f66:	061b      	lsls	r3, r3, #24
 8009f68:	460d      	mov	r5, r1
 8009f6a:	4614      	mov	r4, r2
 8009f6c:	b09d      	sub	sp, #116	; 0x74
 8009f6e:	d50e      	bpl.n	8009f8e <_svfiprintf_r+0x32>
 8009f70:	690b      	ldr	r3, [r1, #16]
 8009f72:	b963      	cbnz	r3, 8009f8e <_svfiprintf_r+0x32>
 8009f74:	2140      	movs	r1, #64	; 0x40
 8009f76:	f7ff ff3b 	bl	8009df0 <_malloc_r>
 8009f7a:	6028      	str	r0, [r5, #0]
 8009f7c:	6128      	str	r0, [r5, #16]
 8009f7e:	b920      	cbnz	r0, 8009f8a <_svfiprintf_r+0x2e>
 8009f80:	230c      	movs	r3, #12
 8009f82:	603b      	str	r3, [r7, #0]
 8009f84:	f04f 30ff 	mov.w	r0, #4294967295
 8009f88:	e0d1      	b.n	800a12e <_svfiprintf_r+0x1d2>
 8009f8a:	2340      	movs	r3, #64	; 0x40
 8009f8c:	616b      	str	r3, [r5, #20]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9309      	str	r3, [sp, #36]	; 0x24
 8009f92:	2320      	movs	r3, #32
 8009f94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f98:	2330      	movs	r3, #48	; 0x30
 8009f9a:	f04f 0901 	mov.w	r9, #1
 8009f9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fa2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a148 <_svfiprintf_r+0x1ec>
 8009fa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009faa:	4623      	mov	r3, r4
 8009fac:	469a      	mov	sl, r3
 8009fae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fb2:	b10a      	cbz	r2, 8009fb8 <_svfiprintf_r+0x5c>
 8009fb4:	2a25      	cmp	r2, #37	; 0x25
 8009fb6:	d1f9      	bne.n	8009fac <_svfiprintf_r+0x50>
 8009fb8:	ebba 0b04 	subs.w	fp, sl, r4
 8009fbc:	d00b      	beq.n	8009fd6 <_svfiprintf_r+0x7a>
 8009fbe:	465b      	mov	r3, fp
 8009fc0:	4622      	mov	r2, r4
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	4638      	mov	r0, r7
 8009fc6:	f7ff ff6d 	bl	8009ea4 <__ssputs_r>
 8009fca:	3001      	adds	r0, #1
 8009fcc:	f000 80aa 	beq.w	800a124 <_svfiprintf_r+0x1c8>
 8009fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fd2:	445a      	add	r2, fp
 8009fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8009fd6:	f89a 3000 	ldrb.w	r3, [sl]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	f000 80a2 	beq.w	800a124 <_svfiprintf_r+0x1c8>
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8009fe6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fea:	f10a 0a01 	add.w	sl, sl, #1
 8009fee:	9304      	str	r3, [sp, #16]
 8009ff0:	9307      	str	r3, [sp, #28]
 8009ff2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009ff6:	931a      	str	r3, [sp, #104]	; 0x68
 8009ff8:	4654      	mov	r4, sl
 8009ffa:	2205      	movs	r2, #5
 8009ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a000:	4851      	ldr	r0, [pc, #324]	; (800a148 <_svfiprintf_r+0x1ec>)
 800a002:	f7ff f9c7 	bl	8009394 <memchr>
 800a006:	9a04      	ldr	r2, [sp, #16]
 800a008:	b9d8      	cbnz	r0, 800a042 <_svfiprintf_r+0xe6>
 800a00a:	06d0      	lsls	r0, r2, #27
 800a00c:	bf44      	itt	mi
 800a00e:	2320      	movmi	r3, #32
 800a010:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a014:	0711      	lsls	r1, r2, #28
 800a016:	bf44      	itt	mi
 800a018:	232b      	movmi	r3, #43	; 0x2b
 800a01a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a01e:	f89a 3000 	ldrb.w	r3, [sl]
 800a022:	2b2a      	cmp	r3, #42	; 0x2a
 800a024:	d015      	beq.n	800a052 <_svfiprintf_r+0xf6>
 800a026:	4654      	mov	r4, sl
 800a028:	2000      	movs	r0, #0
 800a02a:	f04f 0c0a 	mov.w	ip, #10
 800a02e:	9a07      	ldr	r2, [sp, #28]
 800a030:	4621      	mov	r1, r4
 800a032:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a036:	3b30      	subs	r3, #48	; 0x30
 800a038:	2b09      	cmp	r3, #9
 800a03a:	d94e      	bls.n	800a0da <_svfiprintf_r+0x17e>
 800a03c:	b1b0      	cbz	r0, 800a06c <_svfiprintf_r+0x110>
 800a03e:	9207      	str	r2, [sp, #28]
 800a040:	e014      	b.n	800a06c <_svfiprintf_r+0x110>
 800a042:	eba0 0308 	sub.w	r3, r0, r8
 800a046:	fa09 f303 	lsl.w	r3, r9, r3
 800a04a:	4313      	orrs	r3, r2
 800a04c:	46a2      	mov	sl, r4
 800a04e:	9304      	str	r3, [sp, #16]
 800a050:	e7d2      	b.n	8009ff8 <_svfiprintf_r+0x9c>
 800a052:	9b03      	ldr	r3, [sp, #12]
 800a054:	1d19      	adds	r1, r3, #4
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	9103      	str	r1, [sp, #12]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	bfbb      	ittet	lt
 800a05e:	425b      	neglt	r3, r3
 800a060:	f042 0202 	orrlt.w	r2, r2, #2
 800a064:	9307      	strge	r3, [sp, #28]
 800a066:	9307      	strlt	r3, [sp, #28]
 800a068:	bfb8      	it	lt
 800a06a:	9204      	strlt	r2, [sp, #16]
 800a06c:	7823      	ldrb	r3, [r4, #0]
 800a06e:	2b2e      	cmp	r3, #46	; 0x2e
 800a070:	d10c      	bne.n	800a08c <_svfiprintf_r+0x130>
 800a072:	7863      	ldrb	r3, [r4, #1]
 800a074:	2b2a      	cmp	r3, #42	; 0x2a
 800a076:	d135      	bne.n	800a0e4 <_svfiprintf_r+0x188>
 800a078:	9b03      	ldr	r3, [sp, #12]
 800a07a:	3402      	adds	r4, #2
 800a07c:	1d1a      	adds	r2, r3, #4
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	9203      	str	r2, [sp, #12]
 800a082:	2b00      	cmp	r3, #0
 800a084:	bfb8      	it	lt
 800a086:	f04f 33ff 	movlt.w	r3, #4294967295
 800a08a:	9305      	str	r3, [sp, #20]
 800a08c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a158 <_svfiprintf_r+0x1fc>
 800a090:	2203      	movs	r2, #3
 800a092:	4650      	mov	r0, sl
 800a094:	7821      	ldrb	r1, [r4, #0]
 800a096:	f7ff f97d 	bl	8009394 <memchr>
 800a09a:	b140      	cbz	r0, 800a0ae <_svfiprintf_r+0x152>
 800a09c:	2340      	movs	r3, #64	; 0x40
 800a09e:	eba0 000a 	sub.w	r0, r0, sl
 800a0a2:	fa03 f000 	lsl.w	r0, r3, r0
 800a0a6:	9b04      	ldr	r3, [sp, #16]
 800a0a8:	3401      	adds	r4, #1
 800a0aa:	4303      	orrs	r3, r0
 800a0ac:	9304      	str	r3, [sp, #16]
 800a0ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0b2:	2206      	movs	r2, #6
 800a0b4:	4825      	ldr	r0, [pc, #148]	; (800a14c <_svfiprintf_r+0x1f0>)
 800a0b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0ba:	f7ff f96b 	bl	8009394 <memchr>
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	d038      	beq.n	800a134 <_svfiprintf_r+0x1d8>
 800a0c2:	4b23      	ldr	r3, [pc, #140]	; (800a150 <_svfiprintf_r+0x1f4>)
 800a0c4:	bb1b      	cbnz	r3, 800a10e <_svfiprintf_r+0x1b2>
 800a0c6:	9b03      	ldr	r3, [sp, #12]
 800a0c8:	3307      	adds	r3, #7
 800a0ca:	f023 0307 	bic.w	r3, r3, #7
 800a0ce:	3308      	adds	r3, #8
 800a0d0:	9303      	str	r3, [sp, #12]
 800a0d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0d4:	4433      	add	r3, r6
 800a0d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a0d8:	e767      	b.n	8009faa <_svfiprintf_r+0x4e>
 800a0da:	460c      	mov	r4, r1
 800a0dc:	2001      	movs	r0, #1
 800a0de:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0e2:	e7a5      	b.n	800a030 <_svfiprintf_r+0xd4>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	f04f 0c0a 	mov.w	ip, #10
 800a0ea:	4619      	mov	r1, r3
 800a0ec:	3401      	adds	r4, #1
 800a0ee:	9305      	str	r3, [sp, #20]
 800a0f0:	4620      	mov	r0, r4
 800a0f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0f6:	3a30      	subs	r2, #48	; 0x30
 800a0f8:	2a09      	cmp	r2, #9
 800a0fa:	d903      	bls.n	800a104 <_svfiprintf_r+0x1a8>
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d0c5      	beq.n	800a08c <_svfiprintf_r+0x130>
 800a100:	9105      	str	r1, [sp, #20]
 800a102:	e7c3      	b.n	800a08c <_svfiprintf_r+0x130>
 800a104:	4604      	mov	r4, r0
 800a106:	2301      	movs	r3, #1
 800a108:	fb0c 2101 	mla	r1, ip, r1, r2
 800a10c:	e7f0      	b.n	800a0f0 <_svfiprintf_r+0x194>
 800a10e:	ab03      	add	r3, sp, #12
 800a110:	9300      	str	r3, [sp, #0]
 800a112:	462a      	mov	r2, r5
 800a114:	4638      	mov	r0, r7
 800a116:	4b0f      	ldr	r3, [pc, #60]	; (800a154 <_svfiprintf_r+0x1f8>)
 800a118:	a904      	add	r1, sp, #16
 800a11a:	f7fc fd21 	bl	8006b60 <_printf_float>
 800a11e:	1c42      	adds	r2, r0, #1
 800a120:	4606      	mov	r6, r0
 800a122:	d1d6      	bne.n	800a0d2 <_svfiprintf_r+0x176>
 800a124:	89ab      	ldrh	r3, [r5, #12]
 800a126:	065b      	lsls	r3, r3, #25
 800a128:	f53f af2c 	bmi.w	8009f84 <_svfiprintf_r+0x28>
 800a12c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a12e:	b01d      	add	sp, #116	; 0x74
 800a130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a134:	ab03      	add	r3, sp, #12
 800a136:	9300      	str	r3, [sp, #0]
 800a138:	462a      	mov	r2, r5
 800a13a:	4638      	mov	r0, r7
 800a13c:	4b05      	ldr	r3, [pc, #20]	; (800a154 <_svfiprintf_r+0x1f8>)
 800a13e:	a904      	add	r1, sp, #16
 800a140:	f7fc ffaa 	bl	8007098 <_printf_i>
 800a144:	e7eb      	b.n	800a11e <_svfiprintf_r+0x1c2>
 800a146:	bf00      	nop
 800a148:	0800b22c 	.word	0x0800b22c
 800a14c:	0800b236 	.word	0x0800b236
 800a150:	08006b61 	.word	0x08006b61
 800a154:	08009ea5 	.word	0x08009ea5
 800a158:	0800b232 	.word	0x0800b232

0800a15c <nan>:
 800a15c:	2000      	movs	r0, #0
 800a15e:	4901      	ldr	r1, [pc, #4]	; (800a164 <nan+0x8>)
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	7ff80000 	.word	0x7ff80000

0800a168 <_sbrk_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	2300      	movs	r3, #0
 800a16c:	4d05      	ldr	r5, [pc, #20]	; (800a184 <_sbrk_r+0x1c>)
 800a16e:	4604      	mov	r4, r0
 800a170:	4608      	mov	r0, r1
 800a172:	602b      	str	r3, [r5, #0]
 800a174:	f7f9 f86c 	bl	8003250 <_sbrk>
 800a178:	1c43      	adds	r3, r0, #1
 800a17a:	d102      	bne.n	800a182 <_sbrk_r+0x1a>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	b103      	cbz	r3, 800a182 <_sbrk_r+0x1a>
 800a180:	6023      	str	r3, [r4, #0]
 800a182:	bd38      	pop	{r3, r4, r5, pc}
 800a184:	20001420 	.word	0x20001420

0800a188 <__ascii_wctomb>:
 800a188:	4603      	mov	r3, r0
 800a18a:	4608      	mov	r0, r1
 800a18c:	b141      	cbz	r1, 800a1a0 <__ascii_wctomb+0x18>
 800a18e:	2aff      	cmp	r2, #255	; 0xff
 800a190:	d904      	bls.n	800a19c <__ascii_wctomb+0x14>
 800a192:	228a      	movs	r2, #138	; 0x8a
 800a194:	f04f 30ff 	mov.w	r0, #4294967295
 800a198:	601a      	str	r2, [r3, #0]
 800a19a:	4770      	bx	lr
 800a19c:	2001      	movs	r0, #1
 800a19e:	700a      	strb	r2, [r1, #0]
 800a1a0:	4770      	bx	lr
	...

0800a1a4 <__assert_func>:
 800a1a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a1a6:	4614      	mov	r4, r2
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	4b09      	ldr	r3, [pc, #36]	; (800a1d0 <__assert_func+0x2c>)
 800a1ac:	4605      	mov	r5, r0
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	68d8      	ldr	r0, [r3, #12]
 800a1b2:	b14c      	cbz	r4, 800a1c8 <__assert_func+0x24>
 800a1b4:	4b07      	ldr	r3, [pc, #28]	; (800a1d4 <__assert_func+0x30>)
 800a1b6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1ba:	9100      	str	r1, [sp, #0]
 800a1bc:	462b      	mov	r3, r5
 800a1be:	4906      	ldr	r1, [pc, #24]	; (800a1d8 <__assert_func+0x34>)
 800a1c0:	f000 f80e 	bl	800a1e0 <fiprintf>
 800a1c4:	f000 fa82 	bl	800a6cc <abort>
 800a1c8:	4b04      	ldr	r3, [pc, #16]	; (800a1dc <__assert_func+0x38>)
 800a1ca:	461c      	mov	r4, r3
 800a1cc:	e7f3      	b.n	800a1b6 <__assert_func+0x12>
 800a1ce:	bf00      	nop
 800a1d0:	20000018 	.word	0x20000018
 800a1d4:	0800b23d 	.word	0x0800b23d
 800a1d8:	0800b24a 	.word	0x0800b24a
 800a1dc:	0800b278 	.word	0x0800b278

0800a1e0 <fiprintf>:
 800a1e0:	b40e      	push	{r1, r2, r3}
 800a1e2:	b503      	push	{r0, r1, lr}
 800a1e4:	4601      	mov	r1, r0
 800a1e6:	ab03      	add	r3, sp, #12
 800a1e8:	4805      	ldr	r0, [pc, #20]	; (800a200 <fiprintf+0x20>)
 800a1ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1ee:	6800      	ldr	r0, [r0, #0]
 800a1f0:	9301      	str	r3, [sp, #4]
 800a1f2:	f000 f87b 	bl	800a2ec <_vfiprintf_r>
 800a1f6:	b002      	add	sp, #8
 800a1f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1fc:	b003      	add	sp, #12
 800a1fe:	4770      	bx	lr
 800a200:	20000018 	.word	0x20000018

0800a204 <memmove>:
 800a204:	4288      	cmp	r0, r1
 800a206:	b510      	push	{r4, lr}
 800a208:	eb01 0402 	add.w	r4, r1, r2
 800a20c:	d902      	bls.n	800a214 <memmove+0x10>
 800a20e:	4284      	cmp	r4, r0
 800a210:	4623      	mov	r3, r4
 800a212:	d807      	bhi.n	800a224 <memmove+0x20>
 800a214:	1e43      	subs	r3, r0, #1
 800a216:	42a1      	cmp	r1, r4
 800a218:	d008      	beq.n	800a22c <memmove+0x28>
 800a21a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a21e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a222:	e7f8      	b.n	800a216 <memmove+0x12>
 800a224:	4601      	mov	r1, r0
 800a226:	4402      	add	r2, r0
 800a228:	428a      	cmp	r2, r1
 800a22a:	d100      	bne.n	800a22e <memmove+0x2a>
 800a22c:	bd10      	pop	{r4, pc}
 800a22e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a232:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a236:	e7f7      	b.n	800a228 <memmove+0x24>

0800a238 <__malloc_lock>:
 800a238:	4801      	ldr	r0, [pc, #4]	; (800a240 <__malloc_lock+0x8>)
 800a23a:	f000 bc07 	b.w	800aa4c <__retarget_lock_acquire_recursive>
 800a23e:	bf00      	nop
 800a240:	20001428 	.word	0x20001428

0800a244 <__malloc_unlock>:
 800a244:	4801      	ldr	r0, [pc, #4]	; (800a24c <__malloc_unlock+0x8>)
 800a246:	f000 bc02 	b.w	800aa4e <__retarget_lock_release_recursive>
 800a24a:	bf00      	nop
 800a24c:	20001428 	.word	0x20001428

0800a250 <_realloc_r>:
 800a250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a252:	4607      	mov	r7, r0
 800a254:	4614      	mov	r4, r2
 800a256:	460e      	mov	r6, r1
 800a258:	b921      	cbnz	r1, 800a264 <_realloc_r+0x14>
 800a25a:	4611      	mov	r1, r2
 800a25c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a260:	f7ff bdc6 	b.w	8009df0 <_malloc_r>
 800a264:	b922      	cbnz	r2, 800a270 <_realloc_r+0x20>
 800a266:	f7ff fd77 	bl	8009d58 <_free_r>
 800a26a:	4625      	mov	r5, r4
 800a26c:	4628      	mov	r0, r5
 800a26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a270:	f000 fc52 	bl	800ab18 <_malloc_usable_size_r>
 800a274:	42a0      	cmp	r0, r4
 800a276:	d20f      	bcs.n	800a298 <_realloc_r+0x48>
 800a278:	4621      	mov	r1, r4
 800a27a:	4638      	mov	r0, r7
 800a27c:	f7ff fdb8 	bl	8009df0 <_malloc_r>
 800a280:	4605      	mov	r5, r0
 800a282:	2800      	cmp	r0, #0
 800a284:	d0f2      	beq.n	800a26c <_realloc_r+0x1c>
 800a286:	4631      	mov	r1, r6
 800a288:	4622      	mov	r2, r4
 800a28a:	f7ff f891 	bl	80093b0 <memcpy>
 800a28e:	4631      	mov	r1, r6
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff fd61 	bl	8009d58 <_free_r>
 800a296:	e7e9      	b.n	800a26c <_realloc_r+0x1c>
 800a298:	4635      	mov	r5, r6
 800a29a:	e7e7      	b.n	800a26c <_realloc_r+0x1c>

0800a29c <__sfputc_r>:
 800a29c:	6893      	ldr	r3, [r2, #8]
 800a29e:	b410      	push	{r4}
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	6093      	str	r3, [r2, #8]
 800a2a6:	da07      	bge.n	800a2b8 <__sfputc_r+0x1c>
 800a2a8:	6994      	ldr	r4, [r2, #24]
 800a2aa:	42a3      	cmp	r3, r4
 800a2ac:	db01      	blt.n	800a2b2 <__sfputc_r+0x16>
 800a2ae:	290a      	cmp	r1, #10
 800a2b0:	d102      	bne.n	800a2b8 <__sfputc_r+0x1c>
 800a2b2:	bc10      	pop	{r4}
 800a2b4:	f000 b94a 	b.w	800a54c <__swbuf_r>
 800a2b8:	6813      	ldr	r3, [r2, #0]
 800a2ba:	1c58      	adds	r0, r3, #1
 800a2bc:	6010      	str	r0, [r2, #0]
 800a2be:	7019      	strb	r1, [r3, #0]
 800a2c0:	4608      	mov	r0, r1
 800a2c2:	bc10      	pop	{r4}
 800a2c4:	4770      	bx	lr

0800a2c6 <__sfputs_r>:
 800a2c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	460f      	mov	r7, r1
 800a2cc:	4614      	mov	r4, r2
 800a2ce:	18d5      	adds	r5, r2, r3
 800a2d0:	42ac      	cmp	r4, r5
 800a2d2:	d101      	bne.n	800a2d8 <__sfputs_r+0x12>
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	e007      	b.n	800a2e8 <__sfputs_r+0x22>
 800a2d8:	463a      	mov	r2, r7
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2e0:	f7ff ffdc 	bl	800a29c <__sfputc_r>
 800a2e4:	1c43      	adds	r3, r0, #1
 800a2e6:	d1f3      	bne.n	800a2d0 <__sfputs_r+0xa>
 800a2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a2ec <_vfiprintf_r>:
 800a2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f0:	460d      	mov	r5, r1
 800a2f2:	4614      	mov	r4, r2
 800a2f4:	4698      	mov	r8, r3
 800a2f6:	4606      	mov	r6, r0
 800a2f8:	b09d      	sub	sp, #116	; 0x74
 800a2fa:	b118      	cbz	r0, 800a304 <_vfiprintf_r+0x18>
 800a2fc:	6983      	ldr	r3, [r0, #24]
 800a2fe:	b90b      	cbnz	r3, 800a304 <_vfiprintf_r+0x18>
 800a300:	f000 fb06 	bl	800a910 <__sinit>
 800a304:	4b89      	ldr	r3, [pc, #548]	; (800a52c <_vfiprintf_r+0x240>)
 800a306:	429d      	cmp	r5, r3
 800a308:	d11b      	bne.n	800a342 <_vfiprintf_r+0x56>
 800a30a:	6875      	ldr	r5, [r6, #4]
 800a30c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a30e:	07d9      	lsls	r1, r3, #31
 800a310:	d405      	bmi.n	800a31e <_vfiprintf_r+0x32>
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	059a      	lsls	r2, r3, #22
 800a316:	d402      	bmi.n	800a31e <_vfiprintf_r+0x32>
 800a318:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a31a:	f000 fb97 	bl	800aa4c <__retarget_lock_acquire_recursive>
 800a31e:	89ab      	ldrh	r3, [r5, #12]
 800a320:	071b      	lsls	r3, r3, #28
 800a322:	d501      	bpl.n	800a328 <_vfiprintf_r+0x3c>
 800a324:	692b      	ldr	r3, [r5, #16]
 800a326:	b9eb      	cbnz	r3, 800a364 <_vfiprintf_r+0x78>
 800a328:	4629      	mov	r1, r5
 800a32a:	4630      	mov	r0, r6
 800a32c:	f000 f960 	bl	800a5f0 <__swsetup_r>
 800a330:	b1c0      	cbz	r0, 800a364 <_vfiprintf_r+0x78>
 800a332:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a334:	07dc      	lsls	r4, r3, #31
 800a336:	d50e      	bpl.n	800a356 <_vfiprintf_r+0x6a>
 800a338:	f04f 30ff 	mov.w	r0, #4294967295
 800a33c:	b01d      	add	sp, #116	; 0x74
 800a33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a342:	4b7b      	ldr	r3, [pc, #492]	; (800a530 <_vfiprintf_r+0x244>)
 800a344:	429d      	cmp	r5, r3
 800a346:	d101      	bne.n	800a34c <_vfiprintf_r+0x60>
 800a348:	68b5      	ldr	r5, [r6, #8]
 800a34a:	e7df      	b.n	800a30c <_vfiprintf_r+0x20>
 800a34c:	4b79      	ldr	r3, [pc, #484]	; (800a534 <_vfiprintf_r+0x248>)
 800a34e:	429d      	cmp	r5, r3
 800a350:	bf08      	it	eq
 800a352:	68f5      	ldreq	r5, [r6, #12]
 800a354:	e7da      	b.n	800a30c <_vfiprintf_r+0x20>
 800a356:	89ab      	ldrh	r3, [r5, #12]
 800a358:	0598      	lsls	r0, r3, #22
 800a35a:	d4ed      	bmi.n	800a338 <_vfiprintf_r+0x4c>
 800a35c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a35e:	f000 fb76 	bl	800aa4e <__retarget_lock_release_recursive>
 800a362:	e7e9      	b.n	800a338 <_vfiprintf_r+0x4c>
 800a364:	2300      	movs	r3, #0
 800a366:	9309      	str	r3, [sp, #36]	; 0x24
 800a368:	2320      	movs	r3, #32
 800a36a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a36e:	2330      	movs	r3, #48	; 0x30
 800a370:	f04f 0901 	mov.w	r9, #1
 800a374:	f8cd 800c 	str.w	r8, [sp, #12]
 800a378:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a538 <_vfiprintf_r+0x24c>
 800a37c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a380:	4623      	mov	r3, r4
 800a382:	469a      	mov	sl, r3
 800a384:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a388:	b10a      	cbz	r2, 800a38e <_vfiprintf_r+0xa2>
 800a38a:	2a25      	cmp	r2, #37	; 0x25
 800a38c:	d1f9      	bne.n	800a382 <_vfiprintf_r+0x96>
 800a38e:	ebba 0b04 	subs.w	fp, sl, r4
 800a392:	d00b      	beq.n	800a3ac <_vfiprintf_r+0xc0>
 800a394:	465b      	mov	r3, fp
 800a396:	4622      	mov	r2, r4
 800a398:	4629      	mov	r1, r5
 800a39a:	4630      	mov	r0, r6
 800a39c:	f7ff ff93 	bl	800a2c6 <__sfputs_r>
 800a3a0:	3001      	adds	r0, #1
 800a3a2:	f000 80aa 	beq.w	800a4fa <_vfiprintf_r+0x20e>
 800a3a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3a8:	445a      	add	r2, fp
 800a3aa:	9209      	str	r2, [sp, #36]	; 0x24
 800a3ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	f000 80a2 	beq.w	800a4fa <_vfiprintf_r+0x20e>
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3c0:	f10a 0a01 	add.w	sl, sl, #1
 800a3c4:	9304      	str	r3, [sp, #16]
 800a3c6:	9307      	str	r3, [sp, #28]
 800a3c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3cc:	931a      	str	r3, [sp, #104]	; 0x68
 800a3ce:	4654      	mov	r4, sl
 800a3d0:	2205      	movs	r2, #5
 800a3d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3d6:	4858      	ldr	r0, [pc, #352]	; (800a538 <_vfiprintf_r+0x24c>)
 800a3d8:	f7fe ffdc 	bl	8009394 <memchr>
 800a3dc:	9a04      	ldr	r2, [sp, #16]
 800a3de:	b9d8      	cbnz	r0, 800a418 <_vfiprintf_r+0x12c>
 800a3e0:	06d1      	lsls	r1, r2, #27
 800a3e2:	bf44      	itt	mi
 800a3e4:	2320      	movmi	r3, #32
 800a3e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3ea:	0713      	lsls	r3, r2, #28
 800a3ec:	bf44      	itt	mi
 800a3ee:	232b      	movmi	r3, #43	; 0x2b
 800a3f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3f4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a3fa:	d015      	beq.n	800a428 <_vfiprintf_r+0x13c>
 800a3fc:	4654      	mov	r4, sl
 800a3fe:	2000      	movs	r0, #0
 800a400:	f04f 0c0a 	mov.w	ip, #10
 800a404:	9a07      	ldr	r2, [sp, #28]
 800a406:	4621      	mov	r1, r4
 800a408:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a40c:	3b30      	subs	r3, #48	; 0x30
 800a40e:	2b09      	cmp	r3, #9
 800a410:	d94e      	bls.n	800a4b0 <_vfiprintf_r+0x1c4>
 800a412:	b1b0      	cbz	r0, 800a442 <_vfiprintf_r+0x156>
 800a414:	9207      	str	r2, [sp, #28]
 800a416:	e014      	b.n	800a442 <_vfiprintf_r+0x156>
 800a418:	eba0 0308 	sub.w	r3, r0, r8
 800a41c:	fa09 f303 	lsl.w	r3, r9, r3
 800a420:	4313      	orrs	r3, r2
 800a422:	46a2      	mov	sl, r4
 800a424:	9304      	str	r3, [sp, #16]
 800a426:	e7d2      	b.n	800a3ce <_vfiprintf_r+0xe2>
 800a428:	9b03      	ldr	r3, [sp, #12]
 800a42a:	1d19      	adds	r1, r3, #4
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	9103      	str	r1, [sp, #12]
 800a430:	2b00      	cmp	r3, #0
 800a432:	bfbb      	ittet	lt
 800a434:	425b      	neglt	r3, r3
 800a436:	f042 0202 	orrlt.w	r2, r2, #2
 800a43a:	9307      	strge	r3, [sp, #28]
 800a43c:	9307      	strlt	r3, [sp, #28]
 800a43e:	bfb8      	it	lt
 800a440:	9204      	strlt	r2, [sp, #16]
 800a442:	7823      	ldrb	r3, [r4, #0]
 800a444:	2b2e      	cmp	r3, #46	; 0x2e
 800a446:	d10c      	bne.n	800a462 <_vfiprintf_r+0x176>
 800a448:	7863      	ldrb	r3, [r4, #1]
 800a44a:	2b2a      	cmp	r3, #42	; 0x2a
 800a44c:	d135      	bne.n	800a4ba <_vfiprintf_r+0x1ce>
 800a44e:	9b03      	ldr	r3, [sp, #12]
 800a450:	3402      	adds	r4, #2
 800a452:	1d1a      	adds	r2, r3, #4
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	9203      	str	r2, [sp, #12]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	bfb8      	it	lt
 800a45c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a460:	9305      	str	r3, [sp, #20]
 800a462:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a548 <_vfiprintf_r+0x25c>
 800a466:	2203      	movs	r2, #3
 800a468:	4650      	mov	r0, sl
 800a46a:	7821      	ldrb	r1, [r4, #0]
 800a46c:	f7fe ff92 	bl	8009394 <memchr>
 800a470:	b140      	cbz	r0, 800a484 <_vfiprintf_r+0x198>
 800a472:	2340      	movs	r3, #64	; 0x40
 800a474:	eba0 000a 	sub.w	r0, r0, sl
 800a478:	fa03 f000 	lsl.w	r0, r3, r0
 800a47c:	9b04      	ldr	r3, [sp, #16]
 800a47e:	3401      	adds	r4, #1
 800a480:	4303      	orrs	r3, r0
 800a482:	9304      	str	r3, [sp, #16]
 800a484:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a488:	2206      	movs	r2, #6
 800a48a:	482c      	ldr	r0, [pc, #176]	; (800a53c <_vfiprintf_r+0x250>)
 800a48c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a490:	f7fe ff80 	bl	8009394 <memchr>
 800a494:	2800      	cmp	r0, #0
 800a496:	d03f      	beq.n	800a518 <_vfiprintf_r+0x22c>
 800a498:	4b29      	ldr	r3, [pc, #164]	; (800a540 <_vfiprintf_r+0x254>)
 800a49a:	bb1b      	cbnz	r3, 800a4e4 <_vfiprintf_r+0x1f8>
 800a49c:	9b03      	ldr	r3, [sp, #12]
 800a49e:	3307      	adds	r3, #7
 800a4a0:	f023 0307 	bic.w	r3, r3, #7
 800a4a4:	3308      	adds	r3, #8
 800a4a6:	9303      	str	r3, [sp, #12]
 800a4a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4aa:	443b      	add	r3, r7
 800a4ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a4ae:	e767      	b.n	800a380 <_vfiprintf_r+0x94>
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	2001      	movs	r0, #1
 800a4b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4b8:	e7a5      	b.n	800a406 <_vfiprintf_r+0x11a>
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	f04f 0c0a 	mov.w	ip, #10
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	3401      	adds	r4, #1
 800a4c4:	9305      	str	r3, [sp, #20]
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4cc:	3a30      	subs	r2, #48	; 0x30
 800a4ce:	2a09      	cmp	r2, #9
 800a4d0:	d903      	bls.n	800a4da <_vfiprintf_r+0x1ee>
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d0c5      	beq.n	800a462 <_vfiprintf_r+0x176>
 800a4d6:	9105      	str	r1, [sp, #20]
 800a4d8:	e7c3      	b.n	800a462 <_vfiprintf_r+0x176>
 800a4da:	4604      	mov	r4, r0
 800a4dc:	2301      	movs	r3, #1
 800a4de:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4e2:	e7f0      	b.n	800a4c6 <_vfiprintf_r+0x1da>
 800a4e4:	ab03      	add	r3, sp, #12
 800a4e6:	9300      	str	r3, [sp, #0]
 800a4e8:	462a      	mov	r2, r5
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	4b15      	ldr	r3, [pc, #84]	; (800a544 <_vfiprintf_r+0x258>)
 800a4ee:	a904      	add	r1, sp, #16
 800a4f0:	f7fc fb36 	bl	8006b60 <_printf_float>
 800a4f4:	4607      	mov	r7, r0
 800a4f6:	1c78      	adds	r0, r7, #1
 800a4f8:	d1d6      	bne.n	800a4a8 <_vfiprintf_r+0x1bc>
 800a4fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4fc:	07d9      	lsls	r1, r3, #31
 800a4fe:	d405      	bmi.n	800a50c <_vfiprintf_r+0x220>
 800a500:	89ab      	ldrh	r3, [r5, #12]
 800a502:	059a      	lsls	r2, r3, #22
 800a504:	d402      	bmi.n	800a50c <_vfiprintf_r+0x220>
 800a506:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a508:	f000 faa1 	bl	800aa4e <__retarget_lock_release_recursive>
 800a50c:	89ab      	ldrh	r3, [r5, #12]
 800a50e:	065b      	lsls	r3, r3, #25
 800a510:	f53f af12 	bmi.w	800a338 <_vfiprintf_r+0x4c>
 800a514:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a516:	e711      	b.n	800a33c <_vfiprintf_r+0x50>
 800a518:	ab03      	add	r3, sp, #12
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	462a      	mov	r2, r5
 800a51e:	4630      	mov	r0, r6
 800a520:	4b08      	ldr	r3, [pc, #32]	; (800a544 <_vfiprintf_r+0x258>)
 800a522:	a904      	add	r1, sp, #16
 800a524:	f7fc fdb8 	bl	8007098 <_printf_i>
 800a528:	e7e4      	b.n	800a4f4 <_vfiprintf_r+0x208>
 800a52a:	bf00      	nop
 800a52c:	0800b39c 	.word	0x0800b39c
 800a530:	0800b3bc 	.word	0x0800b3bc
 800a534:	0800b37c 	.word	0x0800b37c
 800a538:	0800b22c 	.word	0x0800b22c
 800a53c:	0800b236 	.word	0x0800b236
 800a540:	08006b61 	.word	0x08006b61
 800a544:	0800a2c7 	.word	0x0800a2c7
 800a548:	0800b232 	.word	0x0800b232

0800a54c <__swbuf_r>:
 800a54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a54e:	460e      	mov	r6, r1
 800a550:	4614      	mov	r4, r2
 800a552:	4605      	mov	r5, r0
 800a554:	b118      	cbz	r0, 800a55e <__swbuf_r+0x12>
 800a556:	6983      	ldr	r3, [r0, #24]
 800a558:	b90b      	cbnz	r3, 800a55e <__swbuf_r+0x12>
 800a55a:	f000 f9d9 	bl	800a910 <__sinit>
 800a55e:	4b21      	ldr	r3, [pc, #132]	; (800a5e4 <__swbuf_r+0x98>)
 800a560:	429c      	cmp	r4, r3
 800a562:	d12b      	bne.n	800a5bc <__swbuf_r+0x70>
 800a564:	686c      	ldr	r4, [r5, #4]
 800a566:	69a3      	ldr	r3, [r4, #24]
 800a568:	60a3      	str	r3, [r4, #8]
 800a56a:	89a3      	ldrh	r3, [r4, #12]
 800a56c:	071a      	lsls	r2, r3, #28
 800a56e:	d52f      	bpl.n	800a5d0 <__swbuf_r+0x84>
 800a570:	6923      	ldr	r3, [r4, #16]
 800a572:	b36b      	cbz	r3, 800a5d0 <__swbuf_r+0x84>
 800a574:	6923      	ldr	r3, [r4, #16]
 800a576:	6820      	ldr	r0, [r4, #0]
 800a578:	b2f6      	uxtb	r6, r6
 800a57a:	1ac0      	subs	r0, r0, r3
 800a57c:	6963      	ldr	r3, [r4, #20]
 800a57e:	4637      	mov	r7, r6
 800a580:	4283      	cmp	r3, r0
 800a582:	dc04      	bgt.n	800a58e <__swbuf_r+0x42>
 800a584:	4621      	mov	r1, r4
 800a586:	4628      	mov	r0, r5
 800a588:	f000 f92e 	bl	800a7e8 <_fflush_r>
 800a58c:	bb30      	cbnz	r0, 800a5dc <__swbuf_r+0x90>
 800a58e:	68a3      	ldr	r3, [r4, #8]
 800a590:	3001      	adds	r0, #1
 800a592:	3b01      	subs	r3, #1
 800a594:	60a3      	str	r3, [r4, #8]
 800a596:	6823      	ldr	r3, [r4, #0]
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	6022      	str	r2, [r4, #0]
 800a59c:	701e      	strb	r6, [r3, #0]
 800a59e:	6963      	ldr	r3, [r4, #20]
 800a5a0:	4283      	cmp	r3, r0
 800a5a2:	d004      	beq.n	800a5ae <__swbuf_r+0x62>
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	07db      	lsls	r3, r3, #31
 800a5a8:	d506      	bpl.n	800a5b8 <__swbuf_r+0x6c>
 800a5aa:	2e0a      	cmp	r6, #10
 800a5ac:	d104      	bne.n	800a5b8 <__swbuf_r+0x6c>
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f000 f919 	bl	800a7e8 <_fflush_r>
 800a5b6:	b988      	cbnz	r0, 800a5dc <__swbuf_r+0x90>
 800a5b8:	4638      	mov	r0, r7
 800a5ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5bc:	4b0a      	ldr	r3, [pc, #40]	; (800a5e8 <__swbuf_r+0x9c>)
 800a5be:	429c      	cmp	r4, r3
 800a5c0:	d101      	bne.n	800a5c6 <__swbuf_r+0x7a>
 800a5c2:	68ac      	ldr	r4, [r5, #8]
 800a5c4:	e7cf      	b.n	800a566 <__swbuf_r+0x1a>
 800a5c6:	4b09      	ldr	r3, [pc, #36]	; (800a5ec <__swbuf_r+0xa0>)
 800a5c8:	429c      	cmp	r4, r3
 800a5ca:	bf08      	it	eq
 800a5cc:	68ec      	ldreq	r4, [r5, #12]
 800a5ce:	e7ca      	b.n	800a566 <__swbuf_r+0x1a>
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	f000 f80c 	bl	800a5f0 <__swsetup_r>
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	d0cb      	beq.n	800a574 <__swbuf_r+0x28>
 800a5dc:	f04f 37ff 	mov.w	r7, #4294967295
 800a5e0:	e7ea      	b.n	800a5b8 <__swbuf_r+0x6c>
 800a5e2:	bf00      	nop
 800a5e4:	0800b39c 	.word	0x0800b39c
 800a5e8:	0800b3bc 	.word	0x0800b3bc
 800a5ec:	0800b37c 	.word	0x0800b37c

0800a5f0 <__swsetup_r>:
 800a5f0:	4b32      	ldr	r3, [pc, #200]	; (800a6bc <__swsetup_r+0xcc>)
 800a5f2:	b570      	push	{r4, r5, r6, lr}
 800a5f4:	681d      	ldr	r5, [r3, #0]
 800a5f6:	4606      	mov	r6, r0
 800a5f8:	460c      	mov	r4, r1
 800a5fa:	b125      	cbz	r5, 800a606 <__swsetup_r+0x16>
 800a5fc:	69ab      	ldr	r3, [r5, #24]
 800a5fe:	b913      	cbnz	r3, 800a606 <__swsetup_r+0x16>
 800a600:	4628      	mov	r0, r5
 800a602:	f000 f985 	bl	800a910 <__sinit>
 800a606:	4b2e      	ldr	r3, [pc, #184]	; (800a6c0 <__swsetup_r+0xd0>)
 800a608:	429c      	cmp	r4, r3
 800a60a:	d10f      	bne.n	800a62c <__swsetup_r+0x3c>
 800a60c:	686c      	ldr	r4, [r5, #4]
 800a60e:	89a3      	ldrh	r3, [r4, #12]
 800a610:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a614:	0719      	lsls	r1, r3, #28
 800a616:	d42c      	bmi.n	800a672 <__swsetup_r+0x82>
 800a618:	06dd      	lsls	r5, r3, #27
 800a61a:	d411      	bmi.n	800a640 <__swsetup_r+0x50>
 800a61c:	2309      	movs	r3, #9
 800a61e:	6033      	str	r3, [r6, #0]
 800a620:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a624:	f04f 30ff 	mov.w	r0, #4294967295
 800a628:	81a3      	strh	r3, [r4, #12]
 800a62a:	e03e      	b.n	800a6aa <__swsetup_r+0xba>
 800a62c:	4b25      	ldr	r3, [pc, #148]	; (800a6c4 <__swsetup_r+0xd4>)
 800a62e:	429c      	cmp	r4, r3
 800a630:	d101      	bne.n	800a636 <__swsetup_r+0x46>
 800a632:	68ac      	ldr	r4, [r5, #8]
 800a634:	e7eb      	b.n	800a60e <__swsetup_r+0x1e>
 800a636:	4b24      	ldr	r3, [pc, #144]	; (800a6c8 <__swsetup_r+0xd8>)
 800a638:	429c      	cmp	r4, r3
 800a63a:	bf08      	it	eq
 800a63c:	68ec      	ldreq	r4, [r5, #12]
 800a63e:	e7e6      	b.n	800a60e <__swsetup_r+0x1e>
 800a640:	0758      	lsls	r0, r3, #29
 800a642:	d512      	bpl.n	800a66a <__swsetup_r+0x7a>
 800a644:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a646:	b141      	cbz	r1, 800a65a <__swsetup_r+0x6a>
 800a648:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a64c:	4299      	cmp	r1, r3
 800a64e:	d002      	beq.n	800a656 <__swsetup_r+0x66>
 800a650:	4630      	mov	r0, r6
 800a652:	f7ff fb81 	bl	8009d58 <_free_r>
 800a656:	2300      	movs	r3, #0
 800a658:	6363      	str	r3, [r4, #52]	; 0x34
 800a65a:	89a3      	ldrh	r3, [r4, #12]
 800a65c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a660:	81a3      	strh	r3, [r4, #12]
 800a662:	2300      	movs	r3, #0
 800a664:	6063      	str	r3, [r4, #4]
 800a666:	6923      	ldr	r3, [r4, #16]
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	89a3      	ldrh	r3, [r4, #12]
 800a66c:	f043 0308 	orr.w	r3, r3, #8
 800a670:	81a3      	strh	r3, [r4, #12]
 800a672:	6923      	ldr	r3, [r4, #16]
 800a674:	b94b      	cbnz	r3, 800a68a <__swsetup_r+0x9a>
 800a676:	89a3      	ldrh	r3, [r4, #12]
 800a678:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a67c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a680:	d003      	beq.n	800a68a <__swsetup_r+0x9a>
 800a682:	4621      	mov	r1, r4
 800a684:	4630      	mov	r0, r6
 800a686:	f000 fa07 	bl	800aa98 <__smakebuf_r>
 800a68a:	89a0      	ldrh	r0, [r4, #12]
 800a68c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a690:	f010 0301 	ands.w	r3, r0, #1
 800a694:	d00a      	beq.n	800a6ac <__swsetup_r+0xbc>
 800a696:	2300      	movs	r3, #0
 800a698:	60a3      	str	r3, [r4, #8]
 800a69a:	6963      	ldr	r3, [r4, #20]
 800a69c:	425b      	negs	r3, r3
 800a69e:	61a3      	str	r3, [r4, #24]
 800a6a0:	6923      	ldr	r3, [r4, #16]
 800a6a2:	b943      	cbnz	r3, 800a6b6 <__swsetup_r+0xc6>
 800a6a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a6a8:	d1ba      	bne.n	800a620 <__swsetup_r+0x30>
 800a6aa:	bd70      	pop	{r4, r5, r6, pc}
 800a6ac:	0781      	lsls	r1, r0, #30
 800a6ae:	bf58      	it	pl
 800a6b0:	6963      	ldrpl	r3, [r4, #20]
 800a6b2:	60a3      	str	r3, [r4, #8]
 800a6b4:	e7f4      	b.n	800a6a0 <__swsetup_r+0xb0>
 800a6b6:	2000      	movs	r0, #0
 800a6b8:	e7f7      	b.n	800a6aa <__swsetup_r+0xba>
 800a6ba:	bf00      	nop
 800a6bc:	20000018 	.word	0x20000018
 800a6c0:	0800b39c 	.word	0x0800b39c
 800a6c4:	0800b3bc 	.word	0x0800b3bc
 800a6c8:	0800b37c 	.word	0x0800b37c

0800a6cc <abort>:
 800a6cc:	2006      	movs	r0, #6
 800a6ce:	b508      	push	{r3, lr}
 800a6d0:	f000 fa52 	bl	800ab78 <raise>
 800a6d4:	2001      	movs	r0, #1
 800a6d6:	f7f8 fd48 	bl	800316a <_exit>
	...

0800a6dc <__sflush_r>:
 800a6dc:	898a      	ldrh	r2, [r1, #12]
 800a6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6e2:	4605      	mov	r5, r0
 800a6e4:	0710      	lsls	r0, r2, #28
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	d458      	bmi.n	800a79c <__sflush_r+0xc0>
 800a6ea:	684b      	ldr	r3, [r1, #4]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	dc05      	bgt.n	800a6fc <__sflush_r+0x20>
 800a6f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	dc02      	bgt.n	800a6fc <__sflush_r+0x20>
 800a6f6:	2000      	movs	r0, #0
 800a6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6fe:	2e00      	cmp	r6, #0
 800a700:	d0f9      	beq.n	800a6f6 <__sflush_r+0x1a>
 800a702:	2300      	movs	r3, #0
 800a704:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a708:	682f      	ldr	r7, [r5, #0]
 800a70a:	602b      	str	r3, [r5, #0]
 800a70c:	d032      	beq.n	800a774 <__sflush_r+0x98>
 800a70e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a710:	89a3      	ldrh	r3, [r4, #12]
 800a712:	075a      	lsls	r2, r3, #29
 800a714:	d505      	bpl.n	800a722 <__sflush_r+0x46>
 800a716:	6863      	ldr	r3, [r4, #4]
 800a718:	1ac0      	subs	r0, r0, r3
 800a71a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a71c:	b10b      	cbz	r3, 800a722 <__sflush_r+0x46>
 800a71e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a720:	1ac0      	subs	r0, r0, r3
 800a722:	2300      	movs	r3, #0
 800a724:	4602      	mov	r2, r0
 800a726:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a728:	4628      	mov	r0, r5
 800a72a:	6a21      	ldr	r1, [r4, #32]
 800a72c:	47b0      	blx	r6
 800a72e:	1c43      	adds	r3, r0, #1
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	d106      	bne.n	800a742 <__sflush_r+0x66>
 800a734:	6829      	ldr	r1, [r5, #0]
 800a736:	291d      	cmp	r1, #29
 800a738:	d82c      	bhi.n	800a794 <__sflush_r+0xb8>
 800a73a:	4a2a      	ldr	r2, [pc, #168]	; (800a7e4 <__sflush_r+0x108>)
 800a73c:	40ca      	lsrs	r2, r1
 800a73e:	07d6      	lsls	r6, r2, #31
 800a740:	d528      	bpl.n	800a794 <__sflush_r+0xb8>
 800a742:	2200      	movs	r2, #0
 800a744:	6062      	str	r2, [r4, #4]
 800a746:	6922      	ldr	r2, [r4, #16]
 800a748:	04d9      	lsls	r1, r3, #19
 800a74a:	6022      	str	r2, [r4, #0]
 800a74c:	d504      	bpl.n	800a758 <__sflush_r+0x7c>
 800a74e:	1c42      	adds	r2, r0, #1
 800a750:	d101      	bne.n	800a756 <__sflush_r+0x7a>
 800a752:	682b      	ldr	r3, [r5, #0]
 800a754:	b903      	cbnz	r3, 800a758 <__sflush_r+0x7c>
 800a756:	6560      	str	r0, [r4, #84]	; 0x54
 800a758:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a75a:	602f      	str	r7, [r5, #0]
 800a75c:	2900      	cmp	r1, #0
 800a75e:	d0ca      	beq.n	800a6f6 <__sflush_r+0x1a>
 800a760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a764:	4299      	cmp	r1, r3
 800a766:	d002      	beq.n	800a76e <__sflush_r+0x92>
 800a768:	4628      	mov	r0, r5
 800a76a:	f7ff faf5 	bl	8009d58 <_free_r>
 800a76e:	2000      	movs	r0, #0
 800a770:	6360      	str	r0, [r4, #52]	; 0x34
 800a772:	e7c1      	b.n	800a6f8 <__sflush_r+0x1c>
 800a774:	6a21      	ldr	r1, [r4, #32]
 800a776:	2301      	movs	r3, #1
 800a778:	4628      	mov	r0, r5
 800a77a:	47b0      	blx	r6
 800a77c:	1c41      	adds	r1, r0, #1
 800a77e:	d1c7      	bne.n	800a710 <__sflush_r+0x34>
 800a780:	682b      	ldr	r3, [r5, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d0c4      	beq.n	800a710 <__sflush_r+0x34>
 800a786:	2b1d      	cmp	r3, #29
 800a788:	d001      	beq.n	800a78e <__sflush_r+0xb2>
 800a78a:	2b16      	cmp	r3, #22
 800a78c:	d101      	bne.n	800a792 <__sflush_r+0xb6>
 800a78e:	602f      	str	r7, [r5, #0]
 800a790:	e7b1      	b.n	800a6f6 <__sflush_r+0x1a>
 800a792:	89a3      	ldrh	r3, [r4, #12]
 800a794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a798:	81a3      	strh	r3, [r4, #12]
 800a79a:	e7ad      	b.n	800a6f8 <__sflush_r+0x1c>
 800a79c:	690f      	ldr	r7, [r1, #16]
 800a79e:	2f00      	cmp	r7, #0
 800a7a0:	d0a9      	beq.n	800a6f6 <__sflush_r+0x1a>
 800a7a2:	0793      	lsls	r3, r2, #30
 800a7a4:	bf18      	it	ne
 800a7a6:	2300      	movne	r3, #0
 800a7a8:	680e      	ldr	r6, [r1, #0]
 800a7aa:	bf08      	it	eq
 800a7ac:	694b      	ldreq	r3, [r1, #20]
 800a7ae:	eba6 0807 	sub.w	r8, r6, r7
 800a7b2:	600f      	str	r7, [r1, #0]
 800a7b4:	608b      	str	r3, [r1, #8]
 800a7b6:	f1b8 0f00 	cmp.w	r8, #0
 800a7ba:	dd9c      	ble.n	800a6f6 <__sflush_r+0x1a>
 800a7bc:	4643      	mov	r3, r8
 800a7be:	463a      	mov	r2, r7
 800a7c0:	4628      	mov	r0, r5
 800a7c2:	6a21      	ldr	r1, [r4, #32]
 800a7c4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a7c6:	47b0      	blx	r6
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	dc06      	bgt.n	800a7da <__sflush_r+0xfe>
 800a7cc:	89a3      	ldrh	r3, [r4, #12]
 800a7ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7d6:	81a3      	strh	r3, [r4, #12]
 800a7d8:	e78e      	b.n	800a6f8 <__sflush_r+0x1c>
 800a7da:	4407      	add	r7, r0
 800a7dc:	eba8 0800 	sub.w	r8, r8, r0
 800a7e0:	e7e9      	b.n	800a7b6 <__sflush_r+0xda>
 800a7e2:	bf00      	nop
 800a7e4:	20400001 	.word	0x20400001

0800a7e8 <_fflush_r>:
 800a7e8:	b538      	push	{r3, r4, r5, lr}
 800a7ea:	690b      	ldr	r3, [r1, #16]
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	b913      	cbnz	r3, 800a7f8 <_fflush_r+0x10>
 800a7f2:	2500      	movs	r5, #0
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	bd38      	pop	{r3, r4, r5, pc}
 800a7f8:	b118      	cbz	r0, 800a802 <_fflush_r+0x1a>
 800a7fa:	6983      	ldr	r3, [r0, #24]
 800a7fc:	b90b      	cbnz	r3, 800a802 <_fflush_r+0x1a>
 800a7fe:	f000 f887 	bl	800a910 <__sinit>
 800a802:	4b14      	ldr	r3, [pc, #80]	; (800a854 <_fflush_r+0x6c>)
 800a804:	429c      	cmp	r4, r3
 800a806:	d11b      	bne.n	800a840 <_fflush_r+0x58>
 800a808:	686c      	ldr	r4, [r5, #4]
 800a80a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d0ef      	beq.n	800a7f2 <_fflush_r+0xa>
 800a812:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a814:	07d0      	lsls	r0, r2, #31
 800a816:	d404      	bmi.n	800a822 <_fflush_r+0x3a>
 800a818:	0599      	lsls	r1, r3, #22
 800a81a:	d402      	bmi.n	800a822 <_fflush_r+0x3a>
 800a81c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a81e:	f000 f915 	bl	800aa4c <__retarget_lock_acquire_recursive>
 800a822:	4628      	mov	r0, r5
 800a824:	4621      	mov	r1, r4
 800a826:	f7ff ff59 	bl	800a6dc <__sflush_r>
 800a82a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a82c:	4605      	mov	r5, r0
 800a82e:	07da      	lsls	r2, r3, #31
 800a830:	d4e0      	bmi.n	800a7f4 <_fflush_r+0xc>
 800a832:	89a3      	ldrh	r3, [r4, #12]
 800a834:	059b      	lsls	r3, r3, #22
 800a836:	d4dd      	bmi.n	800a7f4 <_fflush_r+0xc>
 800a838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a83a:	f000 f908 	bl	800aa4e <__retarget_lock_release_recursive>
 800a83e:	e7d9      	b.n	800a7f4 <_fflush_r+0xc>
 800a840:	4b05      	ldr	r3, [pc, #20]	; (800a858 <_fflush_r+0x70>)
 800a842:	429c      	cmp	r4, r3
 800a844:	d101      	bne.n	800a84a <_fflush_r+0x62>
 800a846:	68ac      	ldr	r4, [r5, #8]
 800a848:	e7df      	b.n	800a80a <_fflush_r+0x22>
 800a84a:	4b04      	ldr	r3, [pc, #16]	; (800a85c <_fflush_r+0x74>)
 800a84c:	429c      	cmp	r4, r3
 800a84e:	bf08      	it	eq
 800a850:	68ec      	ldreq	r4, [r5, #12]
 800a852:	e7da      	b.n	800a80a <_fflush_r+0x22>
 800a854:	0800b39c 	.word	0x0800b39c
 800a858:	0800b3bc 	.word	0x0800b3bc
 800a85c:	0800b37c 	.word	0x0800b37c

0800a860 <std>:
 800a860:	2300      	movs	r3, #0
 800a862:	b510      	push	{r4, lr}
 800a864:	4604      	mov	r4, r0
 800a866:	e9c0 3300 	strd	r3, r3, [r0]
 800a86a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a86e:	6083      	str	r3, [r0, #8]
 800a870:	8181      	strh	r1, [r0, #12]
 800a872:	6643      	str	r3, [r0, #100]	; 0x64
 800a874:	81c2      	strh	r2, [r0, #14]
 800a876:	6183      	str	r3, [r0, #24]
 800a878:	4619      	mov	r1, r3
 800a87a:	2208      	movs	r2, #8
 800a87c:	305c      	adds	r0, #92	; 0x5c
 800a87e:	f7fc f8c9 	bl	8006a14 <memset>
 800a882:	4b05      	ldr	r3, [pc, #20]	; (800a898 <std+0x38>)
 800a884:	6224      	str	r4, [r4, #32]
 800a886:	6263      	str	r3, [r4, #36]	; 0x24
 800a888:	4b04      	ldr	r3, [pc, #16]	; (800a89c <std+0x3c>)
 800a88a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a88c:	4b04      	ldr	r3, [pc, #16]	; (800a8a0 <std+0x40>)
 800a88e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a890:	4b04      	ldr	r3, [pc, #16]	; (800a8a4 <std+0x44>)
 800a892:	6323      	str	r3, [r4, #48]	; 0x30
 800a894:	bd10      	pop	{r4, pc}
 800a896:	bf00      	nop
 800a898:	0800abb1 	.word	0x0800abb1
 800a89c:	0800abd3 	.word	0x0800abd3
 800a8a0:	0800ac0b 	.word	0x0800ac0b
 800a8a4:	0800ac2f 	.word	0x0800ac2f

0800a8a8 <_cleanup_r>:
 800a8a8:	4901      	ldr	r1, [pc, #4]	; (800a8b0 <_cleanup_r+0x8>)
 800a8aa:	f000 b8af 	b.w	800aa0c <_fwalk_reent>
 800a8ae:	bf00      	nop
 800a8b0:	0800a7e9 	.word	0x0800a7e9

0800a8b4 <__sfmoreglue>:
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	2568      	movs	r5, #104	; 0x68
 800a8b8:	1e4a      	subs	r2, r1, #1
 800a8ba:	4355      	muls	r5, r2
 800a8bc:	460e      	mov	r6, r1
 800a8be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a8c2:	f7ff fa95 	bl	8009df0 <_malloc_r>
 800a8c6:	4604      	mov	r4, r0
 800a8c8:	b140      	cbz	r0, 800a8dc <__sfmoreglue+0x28>
 800a8ca:	2100      	movs	r1, #0
 800a8cc:	e9c0 1600 	strd	r1, r6, [r0]
 800a8d0:	300c      	adds	r0, #12
 800a8d2:	60a0      	str	r0, [r4, #8]
 800a8d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a8d8:	f7fc f89c 	bl	8006a14 <memset>
 800a8dc:	4620      	mov	r0, r4
 800a8de:	bd70      	pop	{r4, r5, r6, pc}

0800a8e0 <__sfp_lock_acquire>:
 800a8e0:	4801      	ldr	r0, [pc, #4]	; (800a8e8 <__sfp_lock_acquire+0x8>)
 800a8e2:	f000 b8b3 	b.w	800aa4c <__retarget_lock_acquire_recursive>
 800a8e6:	bf00      	nop
 800a8e8:	2000142c 	.word	0x2000142c

0800a8ec <__sfp_lock_release>:
 800a8ec:	4801      	ldr	r0, [pc, #4]	; (800a8f4 <__sfp_lock_release+0x8>)
 800a8ee:	f000 b8ae 	b.w	800aa4e <__retarget_lock_release_recursive>
 800a8f2:	bf00      	nop
 800a8f4:	2000142c 	.word	0x2000142c

0800a8f8 <__sinit_lock_acquire>:
 800a8f8:	4801      	ldr	r0, [pc, #4]	; (800a900 <__sinit_lock_acquire+0x8>)
 800a8fa:	f000 b8a7 	b.w	800aa4c <__retarget_lock_acquire_recursive>
 800a8fe:	bf00      	nop
 800a900:	20001427 	.word	0x20001427

0800a904 <__sinit_lock_release>:
 800a904:	4801      	ldr	r0, [pc, #4]	; (800a90c <__sinit_lock_release+0x8>)
 800a906:	f000 b8a2 	b.w	800aa4e <__retarget_lock_release_recursive>
 800a90a:	bf00      	nop
 800a90c:	20001427 	.word	0x20001427

0800a910 <__sinit>:
 800a910:	b510      	push	{r4, lr}
 800a912:	4604      	mov	r4, r0
 800a914:	f7ff fff0 	bl	800a8f8 <__sinit_lock_acquire>
 800a918:	69a3      	ldr	r3, [r4, #24]
 800a91a:	b11b      	cbz	r3, 800a924 <__sinit+0x14>
 800a91c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a920:	f7ff bff0 	b.w	800a904 <__sinit_lock_release>
 800a924:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a928:	6523      	str	r3, [r4, #80]	; 0x50
 800a92a:	4b13      	ldr	r3, [pc, #76]	; (800a978 <__sinit+0x68>)
 800a92c:	4a13      	ldr	r2, [pc, #76]	; (800a97c <__sinit+0x6c>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	62a2      	str	r2, [r4, #40]	; 0x28
 800a932:	42a3      	cmp	r3, r4
 800a934:	bf08      	it	eq
 800a936:	2301      	moveq	r3, #1
 800a938:	4620      	mov	r0, r4
 800a93a:	bf08      	it	eq
 800a93c:	61a3      	streq	r3, [r4, #24]
 800a93e:	f000 f81f 	bl	800a980 <__sfp>
 800a942:	6060      	str	r0, [r4, #4]
 800a944:	4620      	mov	r0, r4
 800a946:	f000 f81b 	bl	800a980 <__sfp>
 800a94a:	60a0      	str	r0, [r4, #8]
 800a94c:	4620      	mov	r0, r4
 800a94e:	f000 f817 	bl	800a980 <__sfp>
 800a952:	2200      	movs	r2, #0
 800a954:	2104      	movs	r1, #4
 800a956:	60e0      	str	r0, [r4, #12]
 800a958:	6860      	ldr	r0, [r4, #4]
 800a95a:	f7ff ff81 	bl	800a860 <std>
 800a95e:	2201      	movs	r2, #1
 800a960:	2109      	movs	r1, #9
 800a962:	68a0      	ldr	r0, [r4, #8]
 800a964:	f7ff ff7c 	bl	800a860 <std>
 800a968:	2202      	movs	r2, #2
 800a96a:	2112      	movs	r1, #18
 800a96c:	68e0      	ldr	r0, [r4, #12]
 800a96e:	f7ff ff77 	bl	800a860 <std>
 800a972:	2301      	movs	r3, #1
 800a974:	61a3      	str	r3, [r4, #24]
 800a976:	e7d1      	b.n	800a91c <__sinit+0xc>
 800a978:	0800af2c 	.word	0x0800af2c
 800a97c:	0800a8a9 	.word	0x0800a8a9

0800a980 <__sfp>:
 800a980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a982:	4607      	mov	r7, r0
 800a984:	f7ff ffac 	bl	800a8e0 <__sfp_lock_acquire>
 800a988:	4b1e      	ldr	r3, [pc, #120]	; (800aa04 <__sfp+0x84>)
 800a98a:	681e      	ldr	r6, [r3, #0]
 800a98c:	69b3      	ldr	r3, [r6, #24]
 800a98e:	b913      	cbnz	r3, 800a996 <__sfp+0x16>
 800a990:	4630      	mov	r0, r6
 800a992:	f7ff ffbd 	bl	800a910 <__sinit>
 800a996:	3648      	adds	r6, #72	; 0x48
 800a998:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a99c:	3b01      	subs	r3, #1
 800a99e:	d503      	bpl.n	800a9a8 <__sfp+0x28>
 800a9a0:	6833      	ldr	r3, [r6, #0]
 800a9a2:	b30b      	cbz	r3, 800a9e8 <__sfp+0x68>
 800a9a4:	6836      	ldr	r6, [r6, #0]
 800a9a6:	e7f7      	b.n	800a998 <__sfp+0x18>
 800a9a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a9ac:	b9d5      	cbnz	r5, 800a9e4 <__sfp+0x64>
 800a9ae:	4b16      	ldr	r3, [pc, #88]	; (800aa08 <__sfp+0x88>)
 800a9b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a9b4:	60e3      	str	r3, [r4, #12]
 800a9b6:	6665      	str	r5, [r4, #100]	; 0x64
 800a9b8:	f000 f847 	bl	800aa4a <__retarget_lock_init_recursive>
 800a9bc:	f7ff ff96 	bl	800a8ec <__sfp_lock_release>
 800a9c0:	2208      	movs	r2, #8
 800a9c2:	4629      	mov	r1, r5
 800a9c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a9c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a9cc:	6025      	str	r5, [r4, #0]
 800a9ce:	61a5      	str	r5, [r4, #24]
 800a9d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a9d4:	f7fc f81e 	bl	8006a14 <memset>
 800a9d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a9dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9e4:	3468      	adds	r4, #104	; 0x68
 800a9e6:	e7d9      	b.n	800a99c <__sfp+0x1c>
 800a9e8:	2104      	movs	r1, #4
 800a9ea:	4638      	mov	r0, r7
 800a9ec:	f7ff ff62 	bl	800a8b4 <__sfmoreglue>
 800a9f0:	4604      	mov	r4, r0
 800a9f2:	6030      	str	r0, [r6, #0]
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	d1d5      	bne.n	800a9a4 <__sfp+0x24>
 800a9f8:	f7ff ff78 	bl	800a8ec <__sfp_lock_release>
 800a9fc:	230c      	movs	r3, #12
 800a9fe:	603b      	str	r3, [r7, #0]
 800aa00:	e7ee      	b.n	800a9e0 <__sfp+0x60>
 800aa02:	bf00      	nop
 800aa04:	0800af2c 	.word	0x0800af2c
 800aa08:	ffff0001 	.word	0xffff0001

0800aa0c <_fwalk_reent>:
 800aa0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa10:	4606      	mov	r6, r0
 800aa12:	4688      	mov	r8, r1
 800aa14:	2700      	movs	r7, #0
 800aa16:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aa1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa1e:	f1b9 0901 	subs.w	r9, r9, #1
 800aa22:	d505      	bpl.n	800aa30 <_fwalk_reent+0x24>
 800aa24:	6824      	ldr	r4, [r4, #0]
 800aa26:	2c00      	cmp	r4, #0
 800aa28:	d1f7      	bne.n	800aa1a <_fwalk_reent+0xe>
 800aa2a:	4638      	mov	r0, r7
 800aa2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa30:	89ab      	ldrh	r3, [r5, #12]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d907      	bls.n	800aa46 <_fwalk_reent+0x3a>
 800aa36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa3a:	3301      	adds	r3, #1
 800aa3c:	d003      	beq.n	800aa46 <_fwalk_reent+0x3a>
 800aa3e:	4629      	mov	r1, r5
 800aa40:	4630      	mov	r0, r6
 800aa42:	47c0      	blx	r8
 800aa44:	4307      	orrs	r7, r0
 800aa46:	3568      	adds	r5, #104	; 0x68
 800aa48:	e7e9      	b.n	800aa1e <_fwalk_reent+0x12>

0800aa4a <__retarget_lock_init_recursive>:
 800aa4a:	4770      	bx	lr

0800aa4c <__retarget_lock_acquire_recursive>:
 800aa4c:	4770      	bx	lr

0800aa4e <__retarget_lock_release_recursive>:
 800aa4e:	4770      	bx	lr

0800aa50 <__swhatbuf_r>:
 800aa50:	b570      	push	{r4, r5, r6, lr}
 800aa52:	460e      	mov	r6, r1
 800aa54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa58:	4614      	mov	r4, r2
 800aa5a:	2900      	cmp	r1, #0
 800aa5c:	461d      	mov	r5, r3
 800aa5e:	b096      	sub	sp, #88	; 0x58
 800aa60:	da07      	bge.n	800aa72 <__swhatbuf_r+0x22>
 800aa62:	2300      	movs	r3, #0
 800aa64:	602b      	str	r3, [r5, #0]
 800aa66:	89b3      	ldrh	r3, [r6, #12]
 800aa68:	061a      	lsls	r2, r3, #24
 800aa6a:	d410      	bmi.n	800aa8e <__swhatbuf_r+0x3e>
 800aa6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa70:	e00e      	b.n	800aa90 <__swhatbuf_r+0x40>
 800aa72:	466a      	mov	r2, sp
 800aa74:	f000 f902 	bl	800ac7c <_fstat_r>
 800aa78:	2800      	cmp	r0, #0
 800aa7a:	dbf2      	blt.n	800aa62 <__swhatbuf_r+0x12>
 800aa7c:	9a01      	ldr	r2, [sp, #4]
 800aa7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aa82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aa86:	425a      	negs	r2, r3
 800aa88:	415a      	adcs	r2, r3
 800aa8a:	602a      	str	r2, [r5, #0]
 800aa8c:	e7ee      	b.n	800aa6c <__swhatbuf_r+0x1c>
 800aa8e:	2340      	movs	r3, #64	; 0x40
 800aa90:	2000      	movs	r0, #0
 800aa92:	6023      	str	r3, [r4, #0]
 800aa94:	b016      	add	sp, #88	; 0x58
 800aa96:	bd70      	pop	{r4, r5, r6, pc}

0800aa98 <__smakebuf_r>:
 800aa98:	898b      	ldrh	r3, [r1, #12]
 800aa9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa9c:	079d      	lsls	r5, r3, #30
 800aa9e:	4606      	mov	r6, r0
 800aaa0:	460c      	mov	r4, r1
 800aaa2:	d507      	bpl.n	800aab4 <__smakebuf_r+0x1c>
 800aaa4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aaa8:	6023      	str	r3, [r4, #0]
 800aaaa:	6123      	str	r3, [r4, #16]
 800aaac:	2301      	movs	r3, #1
 800aaae:	6163      	str	r3, [r4, #20]
 800aab0:	b002      	add	sp, #8
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	466a      	mov	r2, sp
 800aab6:	ab01      	add	r3, sp, #4
 800aab8:	f7ff ffca 	bl	800aa50 <__swhatbuf_r>
 800aabc:	9900      	ldr	r1, [sp, #0]
 800aabe:	4605      	mov	r5, r0
 800aac0:	4630      	mov	r0, r6
 800aac2:	f7ff f995 	bl	8009df0 <_malloc_r>
 800aac6:	b948      	cbnz	r0, 800aadc <__smakebuf_r+0x44>
 800aac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aacc:	059a      	lsls	r2, r3, #22
 800aace:	d4ef      	bmi.n	800aab0 <__smakebuf_r+0x18>
 800aad0:	f023 0303 	bic.w	r3, r3, #3
 800aad4:	f043 0302 	orr.w	r3, r3, #2
 800aad8:	81a3      	strh	r3, [r4, #12]
 800aada:	e7e3      	b.n	800aaa4 <__smakebuf_r+0xc>
 800aadc:	4b0d      	ldr	r3, [pc, #52]	; (800ab14 <__smakebuf_r+0x7c>)
 800aade:	62b3      	str	r3, [r6, #40]	; 0x28
 800aae0:	89a3      	ldrh	r3, [r4, #12]
 800aae2:	6020      	str	r0, [r4, #0]
 800aae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aae8:	81a3      	strh	r3, [r4, #12]
 800aaea:	9b00      	ldr	r3, [sp, #0]
 800aaec:	6120      	str	r0, [r4, #16]
 800aaee:	6163      	str	r3, [r4, #20]
 800aaf0:	9b01      	ldr	r3, [sp, #4]
 800aaf2:	b15b      	cbz	r3, 800ab0c <__smakebuf_r+0x74>
 800aaf4:	4630      	mov	r0, r6
 800aaf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aafa:	f000 f8d1 	bl	800aca0 <_isatty_r>
 800aafe:	b128      	cbz	r0, 800ab0c <__smakebuf_r+0x74>
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f023 0303 	bic.w	r3, r3, #3
 800ab06:	f043 0301 	orr.w	r3, r3, #1
 800ab0a:	81a3      	strh	r3, [r4, #12]
 800ab0c:	89a0      	ldrh	r0, [r4, #12]
 800ab0e:	4305      	orrs	r5, r0
 800ab10:	81a5      	strh	r5, [r4, #12]
 800ab12:	e7cd      	b.n	800aab0 <__smakebuf_r+0x18>
 800ab14:	0800a8a9 	.word	0x0800a8a9

0800ab18 <_malloc_usable_size_r>:
 800ab18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab1c:	1f18      	subs	r0, r3, #4
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	bfbc      	itt	lt
 800ab22:	580b      	ldrlt	r3, [r1, r0]
 800ab24:	18c0      	addlt	r0, r0, r3
 800ab26:	4770      	bx	lr

0800ab28 <_raise_r>:
 800ab28:	291f      	cmp	r1, #31
 800ab2a:	b538      	push	{r3, r4, r5, lr}
 800ab2c:	4604      	mov	r4, r0
 800ab2e:	460d      	mov	r5, r1
 800ab30:	d904      	bls.n	800ab3c <_raise_r+0x14>
 800ab32:	2316      	movs	r3, #22
 800ab34:	6003      	str	r3, [r0, #0]
 800ab36:	f04f 30ff 	mov.w	r0, #4294967295
 800ab3a:	bd38      	pop	{r3, r4, r5, pc}
 800ab3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ab3e:	b112      	cbz	r2, 800ab46 <_raise_r+0x1e>
 800ab40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab44:	b94b      	cbnz	r3, 800ab5a <_raise_r+0x32>
 800ab46:	4620      	mov	r0, r4
 800ab48:	f000 f830 	bl	800abac <_getpid_r>
 800ab4c:	462a      	mov	r2, r5
 800ab4e:	4601      	mov	r1, r0
 800ab50:	4620      	mov	r0, r4
 800ab52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab56:	f000 b817 	b.w	800ab88 <_kill_r>
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d00a      	beq.n	800ab74 <_raise_r+0x4c>
 800ab5e:	1c59      	adds	r1, r3, #1
 800ab60:	d103      	bne.n	800ab6a <_raise_r+0x42>
 800ab62:	2316      	movs	r3, #22
 800ab64:	6003      	str	r3, [r0, #0]
 800ab66:	2001      	movs	r0, #1
 800ab68:	e7e7      	b.n	800ab3a <_raise_r+0x12>
 800ab6a:	2400      	movs	r4, #0
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab72:	4798      	blx	r3
 800ab74:	2000      	movs	r0, #0
 800ab76:	e7e0      	b.n	800ab3a <_raise_r+0x12>

0800ab78 <raise>:
 800ab78:	4b02      	ldr	r3, [pc, #8]	; (800ab84 <raise+0xc>)
 800ab7a:	4601      	mov	r1, r0
 800ab7c:	6818      	ldr	r0, [r3, #0]
 800ab7e:	f7ff bfd3 	b.w	800ab28 <_raise_r>
 800ab82:	bf00      	nop
 800ab84:	20000018 	.word	0x20000018

0800ab88 <_kill_r>:
 800ab88:	b538      	push	{r3, r4, r5, lr}
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	4d06      	ldr	r5, [pc, #24]	; (800aba8 <_kill_r+0x20>)
 800ab8e:	4604      	mov	r4, r0
 800ab90:	4608      	mov	r0, r1
 800ab92:	4611      	mov	r1, r2
 800ab94:	602b      	str	r3, [r5, #0]
 800ab96:	f7f8 fad8 	bl	800314a <_kill>
 800ab9a:	1c43      	adds	r3, r0, #1
 800ab9c:	d102      	bne.n	800aba4 <_kill_r+0x1c>
 800ab9e:	682b      	ldr	r3, [r5, #0]
 800aba0:	b103      	cbz	r3, 800aba4 <_kill_r+0x1c>
 800aba2:	6023      	str	r3, [r4, #0]
 800aba4:	bd38      	pop	{r3, r4, r5, pc}
 800aba6:	bf00      	nop
 800aba8:	20001420 	.word	0x20001420

0800abac <_getpid_r>:
 800abac:	f7f8 bac6 	b.w	800313c <_getpid>

0800abb0 <__sread>:
 800abb0:	b510      	push	{r4, lr}
 800abb2:	460c      	mov	r4, r1
 800abb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abb8:	f000 f894 	bl	800ace4 <_read_r>
 800abbc:	2800      	cmp	r0, #0
 800abbe:	bfab      	itete	ge
 800abc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800abc2:	89a3      	ldrhlt	r3, [r4, #12]
 800abc4:	181b      	addge	r3, r3, r0
 800abc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800abca:	bfac      	ite	ge
 800abcc:	6563      	strge	r3, [r4, #84]	; 0x54
 800abce:	81a3      	strhlt	r3, [r4, #12]
 800abd0:	bd10      	pop	{r4, pc}

0800abd2 <__swrite>:
 800abd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abd6:	461f      	mov	r7, r3
 800abd8:	898b      	ldrh	r3, [r1, #12]
 800abda:	4605      	mov	r5, r0
 800abdc:	05db      	lsls	r3, r3, #23
 800abde:	460c      	mov	r4, r1
 800abe0:	4616      	mov	r6, r2
 800abe2:	d505      	bpl.n	800abf0 <__swrite+0x1e>
 800abe4:	2302      	movs	r3, #2
 800abe6:	2200      	movs	r2, #0
 800abe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abec:	f000 f868 	bl	800acc0 <_lseek_r>
 800abf0:	89a3      	ldrh	r3, [r4, #12]
 800abf2:	4632      	mov	r2, r6
 800abf4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800abf8:	81a3      	strh	r3, [r4, #12]
 800abfa:	4628      	mov	r0, r5
 800abfc:	463b      	mov	r3, r7
 800abfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac06:	f000 b817 	b.w	800ac38 <_write_r>

0800ac0a <__sseek>:
 800ac0a:	b510      	push	{r4, lr}
 800ac0c:	460c      	mov	r4, r1
 800ac0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac12:	f000 f855 	bl	800acc0 <_lseek_r>
 800ac16:	1c43      	adds	r3, r0, #1
 800ac18:	89a3      	ldrh	r3, [r4, #12]
 800ac1a:	bf15      	itete	ne
 800ac1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ac1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ac22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ac26:	81a3      	strheq	r3, [r4, #12]
 800ac28:	bf18      	it	ne
 800ac2a:	81a3      	strhne	r3, [r4, #12]
 800ac2c:	bd10      	pop	{r4, pc}

0800ac2e <__sclose>:
 800ac2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac32:	f000 b813 	b.w	800ac5c <_close_r>
	...

0800ac38 <_write_r>:
 800ac38:	b538      	push	{r3, r4, r5, lr}
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	4608      	mov	r0, r1
 800ac3e:	4611      	mov	r1, r2
 800ac40:	2200      	movs	r2, #0
 800ac42:	4d05      	ldr	r5, [pc, #20]	; (800ac58 <_write_r+0x20>)
 800ac44:	602a      	str	r2, [r5, #0]
 800ac46:	461a      	mov	r2, r3
 800ac48:	f7f8 fab6 	bl	80031b8 <_write>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	d102      	bne.n	800ac56 <_write_r+0x1e>
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	b103      	cbz	r3, 800ac56 <_write_r+0x1e>
 800ac54:	6023      	str	r3, [r4, #0]
 800ac56:	bd38      	pop	{r3, r4, r5, pc}
 800ac58:	20001420 	.word	0x20001420

0800ac5c <_close_r>:
 800ac5c:	b538      	push	{r3, r4, r5, lr}
 800ac5e:	2300      	movs	r3, #0
 800ac60:	4d05      	ldr	r5, [pc, #20]	; (800ac78 <_close_r+0x1c>)
 800ac62:	4604      	mov	r4, r0
 800ac64:	4608      	mov	r0, r1
 800ac66:	602b      	str	r3, [r5, #0]
 800ac68:	f7f8 fac2 	bl	80031f0 <_close>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_close_r+0x1a>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_close_r+0x1a>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20001420 	.word	0x20001420

0800ac7c <_fstat_r>:
 800ac7c:	b538      	push	{r3, r4, r5, lr}
 800ac7e:	2300      	movs	r3, #0
 800ac80:	4d06      	ldr	r5, [pc, #24]	; (800ac9c <_fstat_r+0x20>)
 800ac82:	4604      	mov	r4, r0
 800ac84:	4608      	mov	r0, r1
 800ac86:	4611      	mov	r1, r2
 800ac88:	602b      	str	r3, [r5, #0]
 800ac8a:	f7f8 fabc 	bl	8003206 <_fstat>
 800ac8e:	1c43      	adds	r3, r0, #1
 800ac90:	d102      	bne.n	800ac98 <_fstat_r+0x1c>
 800ac92:	682b      	ldr	r3, [r5, #0]
 800ac94:	b103      	cbz	r3, 800ac98 <_fstat_r+0x1c>
 800ac96:	6023      	str	r3, [r4, #0]
 800ac98:	bd38      	pop	{r3, r4, r5, pc}
 800ac9a:	bf00      	nop
 800ac9c:	20001420 	.word	0x20001420

0800aca0 <_isatty_r>:
 800aca0:	b538      	push	{r3, r4, r5, lr}
 800aca2:	2300      	movs	r3, #0
 800aca4:	4d05      	ldr	r5, [pc, #20]	; (800acbc <_isatty_r+0x1c>)
 800aca6:	4604      	mov	r4, r0
 800aca8:	4608      	mov	r0, r1
 800acaa:	602b      	str	r3, [r5, #0]
 800acac:	f7f8 faba 	bl	8003224 <_isatty>
 800acb0:	1c43      	adds	r3, r0, #1
 800acb2:	d102      	bne.n	800acba <_isatty_r+0x1a>
 800acb4:	682b      	ldr	r3, [r5, #0]
 800acb6:	b103      	cbz	r3, 800acba <_isatty_r+0x1a>
 800acb8:	6023      	str	r3, [r4, #0]
 800acba:	bd38      	pop	{r3, r4, r5, pc}
 800acbc:	20001420 	.word	0x20001420

0800acc0 <_lseek_r>:
 800acc0:	b538      	push	{r3, r4, r5, lr}
 800acc2:	4604      	mov	r4, r0
 800acc4:	4608      	mov	r0, r1
 800acc6:	4611      	mov	r1, r2
 800acc8:	2200      	movs	r2, #0
 800acca:	4d05      	ldr	r5, [pc, #20]	; (800ace0 <_lseek_r+0x20>)
 800accc:	602a      	str	r2, [r5, #0]
 800acce:	461a      	mov	r2, r3
 800acd0:	f7f8 fab2 	bl	8003238 <_lseek>
 800acd4:	1c43      	adds	r3, r0, #1
 800acd6:	d102      	bne.n	800acde <_lseek_r+0x1e>
 800acd8:	682b      	ldr	r3, [r5, #0]
 800acda:	b103      	cbz	r3, 800acde <_lseek_r+0x1e>
 800acdc:	6023      	str	r3, [r4, #0]
 800acde:	bd38      	pop	{r3, r4, r5, pc}
 800ace0:	20001420 	.word	0x20001420

0800ace4 <_read_r>:
 800ace4:	b538      	push	{r3, r4, r5, lr}
 800ace6:	4604      	mov	r4, r0
 800ace8:	4608      	mov	r0, r1
 800acea:	4611      	mov	r1, r2
 800acec:	2200      	movs	r2, #0
 800acee:	4d05      	ldr	r5, [pc, #20]	; (800ad04 <_read_r+0x20>)
 800acf0:	602a      	str	r2, [r5, #0]
 800acf2:	461a      	mov	r2, r3
 800acf4:	f7f8 fa43 	bl	800317e <_read>
 800acf8:	1c43      	adds	r3, r0, #1
 800acfa:	d102      	bne.n	800ad02 <_read_r+0x1e>
 800acfc:	682b      	ldr	r3, [r5, #0]
 800acfe:	b103      	cbz	r3, 800ad02 <_read_r+0x1e>
 800ad00:	6023      	str	r3, [r4, #0]
 800ad02:	bd38      	pop	{r3, r4, r5, pc}
 800ad04:	20001420 	.word	0x20001420

0800ad08 <_init>:
 800ad08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0a:	bf00      	nop
 800ad0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad0e:	bc08      	pop	{r3}
 800ad10:	469e      	mov	lr, r3
 800ad12:	4770      	bx	lr

0800ad14 <_fini>:
 800ad14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad16:	bf00      	nop
 800ad18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad1a:	bc08      	pop	{r3}
 800ad1c:	469e      	mov	lr, r3
 800ad1e:	4770      	bx	lr
