# do run.tcl
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 03:50:49 on Aug 24,2019
# vcom -f dut_vhd.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package constantspackage
# -- Loading package constantspackage
# -- Compiling package vpfRecords
# -- Loading package vpfRecords
# -- Compiling package portspackage
# -- Loading package portspackage
# -- Compiling entity videoProcess_v1_0_Config
# -- Compiling architecture arch_imp of videoProcess_v1_0_Config
# -- Compiling entity videoProcess_v1_0_m_axis_mm2s
# -- Compiling architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity videoProcess_v1_0_rgb_m_axis
# -- Compiling architecture arch_imp of videoProcess_v1_0_rgb_m_axis
# -- Compiling entity AxisExternal
# -- Compiling architecture arch_imp of AxisExternal
# -- Compiling entity pixelCord
# -- Compiling architecture rtl of pixelCord
# -- Compiling entity VFP_v1_0
# -- Compiling architecture arch_imp of VFP_v1_0
# -- Compiling entity CameraRawToRgb
# -- Compiling architecture arch_imp of CameraRawToRgb
# -- Compiling entity CameraRawData
# -- Compiling architecture arch_imp of CameraRawData
# -- Compiling entity dataTaps
# -- Compiling architecture arch of dataTaps
# -- Compiling entity tap_buffer
# -- Compiling architecture arch of tap_buffer
# -- Compiling entity RawToRgb
# -- Compiling architecture arch of RawToRgb
# -- Compiling entity videoSelect
# -- Compiling architecture Behavioral of videoSelect
# -- Compiling entity mWrRd
# -- Compiling architecture Behavioral of mWrRd
# -- Compiling entity digiClk
# -- Compiling architecture Behavioral of digiClk
# -- Compiling entity pointOfInterest
# -- Compiling architecture arch of pointOfInterest
# -- Compiling entity frameTestPattern
# -- Compiling architecture arch_imp of frameTestPattern
# -- Compiling entity detect
# -- Compiling architecture arch of detect
# -- Compiling entity buffer_controller
# -- Compiling architecture arch of buffer_controller
# -- Compiling entity sharpMac
# -- Compiling architecture arch of sharpMac
# -- Compiling entity sharpFilter
# -- Compiling architecture arch of sharpFilter
# -- Compiling entity blurMac
# -- Compiling architecture arch of blurMac
# -- Compiling entity blurFilter
# -- Compiling architecture arch of blurFilter
# -- Compiling entity frameProcess
# -- Compiling architecture arch of frameProcess
# -- Compiling entity VideoStream
# -- Compiling architecture arch_imp of VideoStream
# End time: 03:50:49 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 03:50:49 on Aug 24,2019
# vlog -f dut_vlg.f 
# -- Compiling module template
# 
# Top level modules:
# 	template
# End time: 03:50:49 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 03:50:49 on Aug 24,2019
# vlog -f tb.f 
# ** Note: (vlog-2286) ../modules/top.sv(1): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package socTest_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface tp_if
# -- Compiling interface axi4l_if
# -- Compiling interface rgb_if
# -- Compiling interface axi4s_if
# -- Compiling module adder
# -- Importing package socTest_pkg
# -- Compiling module vfpConfigDut
# -- Compiling module rgb_color
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 03:50:50 on Aug 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 03:50:50 on Aug 24,2019
# vopt top -o top_optimized "+acc" "+cover=sbfec+top(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package socTest_pkg
# -- Loading interface axi4l_if
# -- Loading interface axi4s_if
# -- Loading interface rgb_if
# -- Loading interface tp_if
# -- Loading module adder
# -- Loading module template
# -- Loading module vfpConfigDut
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantspackage
# -- Loading package vpfRecords
# -- Loading package portspackage
# -- Loading entity VFP_v1_0
# -- Loading architecture arch_imp of VFP_v1_0
# -- Loading entity CameraRawToRgb
# -- Loading entity VideoStream
# -- Loading entity videoProcess_v1_0_m_axis_mm2s
# -- Loading entity AxisExternal
# -- Loading architecture arch_imp of CameraRawToRgb
# -- Loading entity CameraRawData
# -- Loading entity dataTaps
# -- Loading entity RawToRgb
# -- Loading architecture arch_imp of CameraRawData
# -- Loading architecture arch of dataTaps
# -- Loading entity tap_buffer
# -- Loading architecture arch of tap_buffer
# -- Loading architecture arch of RawToRgb
# -- Loading architecture arch_imp of VideoStream
# -- Loading entity frameProcess
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity digiClk
# -- Loading entity mWrRd
# -- Loading entity videoSelect
# -- Loading architecture arch of frameProcess
# -- Loading entity sharpFilter
# -- Loading entity blurFilter
# -- Loading entity detect
# -- Loading entity pointOfInterest
# ** Warning: ../modules/dut/frameProcess.vhd(110): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/colorCorrectionInst : colorCorrection" is not bound.
# ** Warning: ../modules/dut/frameProcess.vhd(127): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sobelFilterInst : sobelFilter" is not bound.
# ** Warning: ../modules/dut/frameProcess.vhd(139): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/edgeObjectsInst : edgeObjects" is not bound.
# -- Loading architecture arch of sharpFilter
# -- Loading entity buffer_controller
# -- Loading entity sharpMac
# -- Loading architecture arch of buffer_controller
# -- Loading architecture arch of sharpMac
# -- Loading architecture arch of blurFilter
# -- Loading entity blurMac
# -- Loading architecture arch of blurMac
# ** Warning: ../modules/dut/frameProcess.vhd(213): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/colorCorrection1Inst : colorCorrection" is not bound.
# ** Warning: ../modules/dut/frameProcess.vhd(221): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/hsv_blur4xInst : hsv_c" is not bound.
# -- Loading architecture arch of detect
# -- Loading architecture arch of pointOfInterest
# ** Warning: ../modules/dut/pointOfInterest.vhd(156): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/gridLockFifoInt : gridLockFifo" is not bound.
# ** Warning: ../modules/dut/frameProcess.vhd(257): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/hslInst : hsl_c" is not bound.
# ** Warning: ../modules/dut/frameProcess.vhd(265): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/hsvInst : hsv_c" is not bound.
# -- Loading architecture Behavioral of digiClk
# -- Loading architecture Behavioral of mWrRd
# -- Loading architecture Behavioral of videoSelect
# ** Warning: ../modules/dut/videoSelect.vhd(140): (vopt-3473) Component instance "/top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst/ycbcrInst : rgb_ycbcr" is not bound.
# -- Loading architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# -- Loading architecture arch_imp of AxisExternal
# -- Loading entity videoProcess_v1_0_rgb_m_axis
# -- Loading entity videoProcess_v1_0_Config
# -- Loading architecture arch_imp of videoProcess_v1_0_rgb_m_axis
# -- Loading architecture arch_imp of videoProcess_v1_0_Config
# -- Loading module rgb_color
# -- Loading entity pixelCord
# -- Loading architecture rtl of pixelCord
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 44 design-units (inlining 0/14 module instances, 0/67 architecture instances):
# -- Optimizing architecture arch_imp of videoProcess_v1_0_Config
# -- Optimizing package portspackage
# -- Optimizing architecture Behavioral of mWrRd
# -- Optimizing architecture arch of frameProcess
# -- Optimizing architecture Behavioral of videoSelect
# -- Optimizing architecture arch of dataTaps
# -- Optimizing architecture arch of RawToRgb
# -- Optimizing architecture arch of sharpMac
# -- Optimizing package vpfRecords
# -- Optimizing architecture arch of buffer_controller
# -- Optimizing architecture arch of blurMac
# -- Optimizing architecture arch_imp of AxisExternal
# -- Optimizing architecture arch of pointOfInterest
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "pointOfInterest(arch)".
# -- Optimizing architecture arch_imp of VideoStream
# -- Optimizing architecture arch of sharpFilter
# -- Optimizing architecture arch_imp of videoProcess_v1_0_rgb_m_axis
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "videoProcess_v1_0_rgb_m_axis(arch_imp)".
# -- Optimizing architecture arch of blurFilter
# -- Optimizing architecture arch of blurFilter
# -- Optimizing architecture arch_imp of CameraRawData
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "CameraRawData(arch_imp)".
# -- Optimizing package constantspackage
# -- Optimizing architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "videoProcess_v1_0_m_axis_mm2s(arch_imp)".
# -- Optimizing architecture arch of detect
# -- Optimizing architecture arch of tap_buffer
# -- Optimizing architecture arch of tap_buffer
# -- Optimizing architecture arch_imp of CameraRawToRgb
# -- Optimizing architecture Behavioral of digiClk
# -- Optimizing architecture arch_imp of VFP_v1_0
# -- Optimizing architecture rtl of pixelCord
# -- Optimizing interface axi4s_if(fast)
# -- Optimizing interface rgb_if(fast)
# -- Optimizing module top(fast)
# -- Optimizing module template(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "template(fast)".
# -- Optimizing module vfpConfigDut(fast)
# -- Optimizing module rgb_color(fast)
# -- Optimizing interface axi4l_if(fast)
# -- Optimizing module adder(fast)
# -- Optimizing interface tp_if(fast)
# -- Optimizing interface axi4l_if(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package socTest_pkg(fast)
# -- Optimizing interface tp_if(fast)
# -- Optimizing interface rgb_if(fast)
# -- Optimizing interface axi4s_if(fast)
# Optimized design name is top_optimized
# End time: 03:50:53 on Aug 24,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 9
# vsim top_optimized -coverage "+UVM_TESTNAME=template_test" 
# Start time: 03:50:53 on Aug 24,2019
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test template_test...
# -----------------------------------------------------------------------
# Name                            Type                        Size  Value
# -----------------------------------------------------------------------
# uvm_test_top                    template_test               -     @488 
#   sa_env                        template_env                -     @495 
#     aL_agt                      axiLite_agent               -     @554 
#       aL_drv                    axiLite_driver              -     @714 
#         rsp_port                uvm_analysis_port           -     @729 
#         seq_item_port           uvm_seq_item_pull_port      -     @721 
#         id                      integral                    32    'h0  
#       aL_mon                    axiLite_monitor             -     @586 
#         dut_inputs_port         uvm_analysis_port           -     @743 
#         dut_outputs_port        uvm_analysis_port           -     @751 
#         item_collected_port     uvm_analysis_port           -     @597 
#         id                      integral                    32    'h0  
#       aL_sqr                    axiLite_sequencer           -     @605 
#         rsp_export              uvm_analysis_export         -     @612 
#         seq_item_export         uvm_seq_item_pull_imp       -     @706 
#         id                      integral                    32    'h0  
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#       item_collected_port       uvm_analysis_port           -     @578 
#     aL_fc_sub                   axiLite_fc_subscriber       -     @562 
#       analysis_imp              uvm_analysis_imp            -     @569 
#     frame_agent                 uvm_agent                   -     @524 
#       frame_ap                  uvm_analysis_port           -     @767 
#       frame_drvr                uvm_driver #(REQ,RSP)       -     @884 
#         rsp_port                uvm_analysis_port           -     @899 
#         seq_item_port           uvm_seq_item_pull_port      -     @891 
#       frame_mon                 uvm_monitor                 -     @907 
#         frame_ap                uvm_analysis_port           -     @916 
#       frame_seqr                uvm_sequencer               -     @775 
#         rsp_export              uvm_analysis_export         -     @782 
#         seq_item_export         uvm_seq_item_pull_imp       -     @876 
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     frame_fc_sub                rgb_fc_subscriber           -     @531 
#       analysis_imp              uvm_analysis_imp            -     @538 
#     frame_sb                    rgb_scoreboard              -     @546 
#       frame_analysis_export     uvm_analysis_export         -     @929 
#       frame_sb_sub              rgb_sb_subscriber           -     @937 
#         analysis_imp            uvm_analysis_imp            -     @944 
#     sa_agent                    template_agent              -     @502 
#       agent_ap_afterToDut       uvm_analysis_port           -     @961 
#       agent_ap_fdut             uvm_analysis_port           -     @953 
#       sa_drvr                   template_driver             -     @1078
#         rsp_port                uvm_analysis_port           -     @1093
#         seq_item_port           uvm_seq_item_pull_port      -     @1085
#       sa_mon_afterToDut         template_monitor_predict    -     @1108
#         mon_ap_afterToDut       uvm_analysis_port           -     @1117
#       sa_mon_fdut               template_monitor_fdut       -     @1101
#         mon_ap_fdut             uvm_analysis_port           -     @1126
#       sa_seqr                   template_sequencer          -     @969 
#         rsp_export              uvm_analysis_export         -     @976 
#         seq_item_export         uvm_seq_item_pull_imp       -     @1070
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     sa_sb                       template_scoreboard         -     @509 
#       tp_fdut_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @1155
#         analysis_export         uvm_analysis_imp            -     @1194
#         get_ap                  uvm_analysis_port           -     @1186
#         get_peek_export         uvm_get_peek_imp            -     @1170
#         put_ap                  uvm_analysis_port           -     @1178
#         put_export              uvm_put_imp                 -     @1162
#       tp_fdut_sb_export         uvm_analysis_export         -     @1139
#       tp_predict_analysis_fifo  uvm_tlm_analysis_fifo #(T)  -     @1202
#         analysis_export         uvm_analysis_imp            -     @1241
#         get_ap                  uvm_analysis_port           -     @1233
#         get_peek_export         uvm_get_peek_imp            -     @1217
#         put_ap                  uvm_analysis_port           -     @1225
#         put_export              uvm_put_imp                 -     @1209
#       tp_predict_sb_export      uvm_analysis_export         -     @1147
# -----------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_fdut
#   template_monitor_predict
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   top_sequence
#   tp_transaction
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# Detected new frame_tx on interface #         1
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO ../modules/top.sv(1886) @ 80: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 140: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 200: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 260: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1886) @ 320: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 380: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 440: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 500: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 560: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 620: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 680: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 740: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 800: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 860: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 920: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 980: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1040: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1100: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 1160: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 1220: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1280: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1340: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1400: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1460: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1520: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 1580: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 1640: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 1700: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1760: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 1820: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 1880: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 1940: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 2000: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 2060: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 2120: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 2180: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 2240: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 2300: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 2360: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 2420: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 2480: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 2540: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 2600: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 2660: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 2720: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 2780: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 2840: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 2900: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 2960: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 3020: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 3080: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 3140: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 3200: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3260: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 3320: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3380: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3440: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3500: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 3560: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 3620: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 3680: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3740: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 3800: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 3860: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 3920: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 3980: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 4040: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 4100: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 4160: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 4220: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 4280: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 4340: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 4400: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 4460: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 4520: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 4580: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 4640: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 4700: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1886) @ 4760: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 4820: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1886) @ 4880: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 4940: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 5000: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5060: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5120: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5180: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5240: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 5300: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 5360: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1886) @ 5420: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 2 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 5480: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5540: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 5600: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5660: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 0
# UVM_INFO ../modules/top.sv(1886) @ 5720: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO ../modules/top.sv(1888) @ 5780: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1888) @ 5840: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 0 PRED = 2
# UVM_INFO ../modules/top.sv(1888) @ 5900: uvm_test_top.sa_env.sa_sb [Test: Fail] DUT = 2 PRED = 1
# UVM_INFO ../modules/top.sv(1886) @ 5960: uvm_test_top.sa_env.sa_sb [Test: OK] DUT = 0 PRED = 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  103
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [Test: Fail]    69
# [Test: OK]    30
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6 us  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:51:08 on Aug 24,2019
# vcover report template_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                             6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4                6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                       499          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                         52.0%        100    Uncovered            
#     covered/total bins:                                    10         24                      
#     missing/total bins:                                    14         24                      
#     % Hit:                                              41.6%        100                      
#     Coverpoint template_cg::ina_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                        48          1    Covered              
#         bin auto[1]                                        52          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                      75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#         bin auto[0]                                        47          1    Covered              
#         bin auto[1]                                        52          1    Covered              
#         bin auto[2]                                         1          1    Covered              
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                       31.2%        100    Uncovered            
#         covered/total bins:                                 5         16                      
#         missing/total bins:                                11         16                      
#         % Hit:                                          31.2%        100                      
#         bin <auto[0],auto[0]>                              23          1    Covered              
#         bin <auto[1],auto[0]>                              24          1    Covered              
#         bin <auto[0],auto[1]>                              24          1    Covered              
#         bin <auto[1],auto[1]>                              28          1    Covered              
#         bin <auto[0],auto[2]>                               1          1    Covered              
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             17.6%        100    Uncovered            
#     covered/total bins:                                     9        454                      
#     missing/total bins:                                   445        454                      
#     % Hit:                                               1.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                     599          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iGreen_cp                         1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                     599          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iBlue_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                     599          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iPixelEn_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                       599          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iValid_cp                        50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                       599          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iEof_cp                          50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                       599          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iX_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                    599          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Coverpoint rgb_cg::iY_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                    599          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Cross rgb_cg::#cross__0#                             0.7%        100    Uncovered            
#         covered/total bins:                                 1        128                      
#         missing/total bins:                               127        128                      
#         % Hit:                                           0.7%        100                      
#         bin <auto[0:3],auto[0]>                           599          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[0]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[0]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[0]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[0]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[0]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[0]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[0]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[0]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[0]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[0]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[0]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[0]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[0]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[0]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[0]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[0]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[0]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[0]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[0]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[0]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[0]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[0]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[0]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[4:7],auto[1]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[1]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[1]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[1]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[1]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[1]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[1]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[1]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[1]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[1]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[1]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[1]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[1]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[1]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[1]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[1]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[1]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[1]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[1]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[1]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[1]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[1]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[1]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[1]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[1]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[1]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[1]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[1]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[1]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[1]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 18.9%  COVERGROUP TYPES: 4
# End time: 03:51:08 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1890 : /socTest_pkg/template_sequence/body/#ublk#215236535#439'...
# Generating 'Assertions'...
# Generating 'Scope 1914 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1946 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1950 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1970 : /socTest_pkg/template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2077 : work.socTest_pkg::template_sequence/body/#ublk#215236535#439'...
# Generating 'Assertions'...
# Generating 'Scope 2151 : work.socTest_pkg::template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/template_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/template_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/template_test/index.html'...
# Generating '../modules/doc/covhtmlreports/template_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/template_test/index.html
# End time: 03:51:13 on Aug 24,2019, Elapsed time: 0:00:20
# Errors: 10, Warnings: 65
# vsim top_optimized -coverage "+UVM_TESTNAME=axiLite_test" 
# Start time: 03:51:13 on Aug 24,2019
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test axiLite_test...
# -----------------------------------------------------------------------
# Name                            Type                        Size  Value
# -----------------------------------------------------------------------
# uvm_test_top                    axiLite_test                -     @488 
#   aL_env                        template_env                -     @500 
#     aL_agt                      axiLite_agent               -     @559 
#       aL_drv                    axiLite_driver              -     @719 
#         rsp_port                uvm_analysis_port           -     @734 
#         seq_item_port           uvm_seq_item_pull_port      -     @726 
#         id                      integral                    32    'h0  
#       aL_mon                    axiLite_monitor             -     @591 
#         dut_inputs_port         uvm_analysis_port           -     @750 
#         dut_outputs_port        uvm_analysis_port           -     @758 
#         item_collected_port     uvm_analysis_port           -     @602 
#         id                      integral                    32    'h0  
#       aL_sqr                    axiLite_sequencer           -     @610 
#         rsp_export              uvm_analysis_export         -     @617 
#         seq_item_export         uvm_seq_item_pull_imp       -     @711 
#         id                      integral                    32    'h0  
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#       item_collected_port       uvm_analysis_port           -     @583 
#     aL_fc_sub                   axiLite_fc_subscriber       -     @567 
#       analysis_imp              uvm_analysis_imp            -     @574 
#     frame_agent                 uvm_agent                   -     @529 
#       frame_ap                  uvm_analysis_port           -     @775 
#       frame_drvr                uvm_driver #(REQ,RSP)       -     @892 
#         rsp_port                uvm_analysis_port           -     @907 
#         seq_item_port           uvm_seq_item_pull_port      -     @899 
#       frame_mon                 uvm_monitor                 -     @915 
#         frame_ap                uvm_analysis_port           -     @924 
#       frame_seqr                uvm_sequencer               -     @783 
#         rsp_export              uvm_analysis_export         -     @790 
#         seq_item_export         uvm_seq_item_pull_imp       -     @884 
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     frame_fc_sub                rgb_fc_subscriber           -     @536 
#       analysis_imp              uvm_analysis_imp            -     @543 
#     frame_sb                    rgb_scoreboard              -     @551 
#       frame_analysis_export     uvm_analysis_export         -     @937 
#       frame_sb_sub              rgb_sb_subscriber           -     @945 
#         analysis_imp            uvm_analysis_imp            -     @952 
#     sa_agent                    template_agent              -     @507 
#       agent_ap_afterToDut       uvm_analysis_port           -     @969 
#       agent_ap_fdut             uvm_analysis_port           -     @961 
#       sa_drvr                   template_driver             -     @1086
#         rsp_port                uvm_analysis_port           -     @1101
#         seq_item_port           uvm_seq_item_pull_port      -     @1093
#       sa_mon_afterToDut         template_monitor_predict    -     @1116
#         mon_ap_afterToDut       uvm_analysis_port           -     @1125
#       sa_mon_fdut               template_monitor_fdut       -     @1109
#         mon_ap_fdut             uvm_analysis_port           -     @1134
#       sa_seqr                   template_sequencer          -     @977 
#         rsp_export              uvm_analysis_export         -     @984 
#         seq_item_export         uvm_seq_item_pull_imp       -     @1078
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     sa_sb                       template_scoreboard         -     @514 
#       tp_fdut_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @1163
#         analysis_export         uvm_analysis_imp            -     @1202
#         get_ap                  uvm_analysis_port           -     @1194
#         get_peek_export         uvm_get_peek_imp            -     @1178
#         put_ap                  uvm_analysis_port           -     @1186
#         put_export              uvm_put_imp                 -     @1170
#       tp_fdut_sb_export         uvm_analysis_export         -     @1147
#       tp_predict_analysis_fifo  uvm_tlm_analysis_fifo #(T)  -     @1210
#         analysis_export         uvm_analysis_imp            -     @1249
#         get_ap                  uvm_analysis_port           -     @1241
#         get_peek_export         uvm_get_peek_imp            -     @1225
#         put_ap                  uvm_analysis_port           -     @1233
#         put_export              uvm_put_imp                 -     @1217
#       tp_predict_sb_export      uvm_analysis_export         -     @1155
# -----------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_fdut
#   template_monitor_predict
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   top_sequence
#   tp_transaction
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../modules/top.sv(2050) @ 0: uvm_test_top [aL_env] 
# ----------------------------------------------------
# Name         Type                       Size  Value 
# ----------------------------------------------------
# axiLite_seq  axiLite_directed_sequence  -     @1257 
#   req        object                     -     <null>
#   rsp        object                     -     <null>
# ----------------------------------------------------
# 
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(386) @ 0: uvm_test_top.aL_env.aL_agt.aL_sqr@@axiLite_seq [SEQ] executing...WR->RD->WR->RD
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO ../modules/top.sv(395) @ 98280: uvm_test_top.aL_env.aL_agt.aL_sqr@@axiLite_seq [SEQ] executing...WR->WR->RD->RD
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 249850: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]     2
# [TEST_DONE]     1
# [TPRGED]     2
# [aL_env]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 249850 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:51:31 on Aug 24,2019
# vcover report axiLite_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                             6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4                6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                     24884          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           1.5%        100    Uncovered            
#     covered/total bins:                                     2        128                      
#     missing/total bins:                                   126        128                      
#     % Hit:                                               1.5%        100                      
#     Coverpoint aL_cg::WDATA_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             17.6%        100    Uncovered            
#     covered/total bins:                                     9        454                      
#     missing/total bins:                                   445        454                      
#     % Hit:                                               1.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iGreen_cp                         1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iBlue_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iPixelEn_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iValid_cp                        50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iEof_cp                          50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iX_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  24984          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Coverpoint rgb_cg::iY_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  24984          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Cross rgb_cg::#cross__0#                             0.7%        100    Uncovered            
#         covered/total bins:                                 1        128                      
#         missing/total bins:                               127        128                      
#         % Hit:                                           0.7%        100                      
#         bin <auto[0:3],auto[0]>                         24984          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[0]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[0]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[0]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[0]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[0]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[0]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[0]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[0]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[0]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[0]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[0]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[0]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[0]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[0]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[0]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[0]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[0]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[0]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[0]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[0]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[0]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[0]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[0]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[4:7],auto[1]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[1]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[1]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[1]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[1]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[1]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[1]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[1]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[1]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[1]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[1]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[1]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[1]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[1]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[1]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[1]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[1]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[1]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[1]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[1]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[1]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[1]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[1]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[1]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[1]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[1]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[1]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[1]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[1]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[1]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 6.3%  COVERGROUP TYPES: 4
# End time: 03:51:31 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1914 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1946 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1950 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1974 : /socTest_pkg/axiLite_test/build_phase/#ublk#215236535#2032'...
# Generating 'Assertions'...
# Generating 'Scope 1976 : /socTest_pkg/axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2155 : work.socTest_pkg::axiLite_test/build_phase/#ublk#215236535#2032'...
# Generating 'Assertions'...
# Generating 'Scope 2157 : work.socTest_pkg::axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/index.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/axiLite_test/index.html
# End time: 03:51:36 on Aug 24,2019, Elapsed time: 0:00:23
# Errors: 10, Warnings: 65
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test" 
# Start time: 03:51:36 on Aug 24,2019
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test...
# -----------------------------------------------------------------------
# Name                            Type                        Size  Value
# -----------------------------------------------------------------------
# uvm_test_top                    rgb_test                    -     @488 
#   frame_agent                   uvm_agent                   -     @507 
#     frame_ap                    uvm_analysis_port           -     @550 
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @667 
#       rsp_port                  uvm_analysis_port           -     @682 
#       seq_item_port             uvm_seq_item_pull_port      -     @674 
#     frame_mon                   uvm_monitor                 -     @690 
#       frame_ap                  uvm_analysis_port           -     @699 
#     frame_seqr                  uvm_sequencer               -     @558 
#       rsp_export                uvm_analysis_export         -     @565 
#       seq_item_export           uvm_seq_item_pull_imp       -     @659 
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_agent_b                 uvm_agent                   -     @514 
#     frame_ap                    uvm_analysis_port           -     @713 
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @830 
#       rsp_port                  uvm_analysis_port           -     @845 
#       seq_item_port             uvm_seq_item_pull_port      -     @837 
#     frame_mon                   uvm_monitor                 -     @853 
#       frame_ap                  uvm_analysis_port           -     @862 
#     frame_seqr                  uvm_sequencer               -     @721 
#       rsp_export                uvm_analysis_export         -     @728 
#       seq_item_export           uvm_seq_item_pull_imp       -     @822 
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_agent_cs_0              uvm_agent                   -     @521 
#     frame_ap                    uvm_analysis_port           -     @876 
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @993 
#       rsp_port                  uvm_analysis_port           -     @1008
#       seq_item_port             uvm_seq_item_pull_port      -     @1000
#     frame_mon                   uvm_monitor                 -     @1016
#       frame_ap                  uvm_analysis_port           -     @1025
#     frame_seqr                  uvm_sequencer               -     @884 
#       rsp_export                uvm_analysis_export         -     @891 
#       seq_item_export           uvm_seq_item_pull_imp       -     @985 
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_agent_cs_1              uvm_agent                   -     @528 
#     frame_ap                    uvm_analysis_port           -     @1039
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @1156
#       rsp_port                  uvm_analysis_port           -     @1171
#       seq_item_port             uvm_seq_item_pull_port      -     @1163
#     frame_mon                   uvm_monitor                 -     @1179
#       frame_ap                  uvm_analysis_port           -     @1188
#     frame_seqr                  uvm_sequencer               -     @1047
#       rsp_export                uvm_analysis_export         -     @1054
#       seq_item_export           uvm_seq_item_pull_imp       -     @1148
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_agent_cs_2              uvm_agent                   -     @535 
#     frame_ap                    uvm_analysis_port           -     @1202
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @1319
#       rsp_port                  uvm_analysis_port           -     @1334
#       seq_item_port             uvm_seq_item_pull_port      -     @1326
#     frame_mon                   uvm_monitor                 -     @1342
#       frame_ap                  uvm_analysis_port           -     @1351
#     frame_seqr                  uvm_sequencer               -     @1210
#       rsp_export                uvm_analysis_export         -     @1217
#       seq_item_export           uvm_seq_item_pull_imp       -     @1311
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_agent_cs_3              uvm_agent                   -     @542 
#     frame_ap                    uvm_analysis_port           -     @1365
#     frame_drvr                  uvm_driver #(REQ,RSP)       -     @1482
#       rsp_port                  uvm_analysis_port           -     @1497
#       seq_item_port             uvm_seq_item_pull_port      -     @1489
#     frame_mon                   uvm_monitor                 -     @1505
#       frame_ap                  uvm_analysis_port           -     @1514
#     frame_seqr                  uvm_sequencer               -     @1373
#       rsp_export                uvm_analysis_export         -     @1380
#       seq_item_export           uvm_seq_item_pull_imp       -     @1474
#       arbitration_queue         array                       0     -    
#       lock_queue                array                       0     -    
#       num_last_reqs             integral                    32    'd1  
#       num_last_rsps             integral                    32    'd1  
#   frame_env                     template_env                -     @500 
#     aL_agt                      axiLite_agent               -     @1579
#       aL_drv                    axiLite_driver              -     @1739
#         rsp_port                uvm_analysis_port           -     @1754
#         seq_item_port           uvm_seq_item_pull_port      -     @1746
#         id                      integral                    32    'h0  
#       aL_mon                    axiLite_monitor             -     @1611
#         dut_inputs_port         uvm_analysis_port           -     @1770
#         dut_outputs_port        uvm_analysis_port           -     @1778
#         item_collected_port     uvm_analysis_port           -     @1622
#         id                      integral                    32    'h0  
#       aL_sqr                    axiLite_sequencer           -     @1630
#         rsp_export              uvm_analysis_export         -     @1637
#         seq_item_export         uvm_seq_item_pull_imp       -     @1731
#         id                      integral                    32    'h0  
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#       item_collected_port       uvm_analysis_port           -     @1603
#     aL_fc_sub                   axiLite_fc_subscriber       -     @1587
#       analysis_imp              uvm_analysis_imp            -     @1594
#     frame_agent                 uvm_agent                   -     @1549
#       frame_ap                  uvm_analysis_port           -     @1795
#       frame_drvr                uvm_driver #(REQ,RSP)       -     @1912
#         rsp_port                uvm_analysis_port           -     @1927
#         seq_item_port           uvm_seq_item_pull_port      -     @1919
#       frame_mon                 uvm_monitor                 -     @1935
#         frame_ap                uvm_analysis_port           -     @1944
#       frame_seqr                uvm_sequencer               -     @1803
#         rsp_export              uvm_analysis_export         -     @1810
#         seq_item_export         uvm_seq_item_pull_imp       -     @1904
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     frame_fc_sub                rgb_fc_subscriber           -     @1556
#       analysis_imp              uvm_analysis_imp            -     @1563
#     frame_sb                    rgb_scoreboard              -     @1571
#       frame_analysis_export     uvm_analysis_export         -     @1957
#       frame_sb_sub              rgb_sb_subscriber           -     @1965
#         analysis_imp            uvm_analysis_imp            -     @1972
#     sa_agent                    template_agent              -     @1527
#       agent_ap_afterToDut       uvm_analysis_port           -     @1989
#       agent_ap_fdut             uvm_analysis_port           -     @1981
#       sa_drvr                   template_driver             -     @2106
#         rsp_port                uvm_analysis_port           -     @2121
#         seq_item_port           uvm_seq_item_pull_port      -     @2113
#       sa_mon_afterToDut         template_monitor_predict    -     @2136
#         mon_ap_afterToDut       uvm_analysis_port           -     @2145
#       sa_mon_fdut               template_monitor_fdut       -     @2129
#         mon_ap_fdut             uvm_analysis_port           -     @2154
#       sa_seqr                   template_sequencer          -     @1997
#         rsp_export              uvm_analysis_export         -     @2004
#         seq_item_export         uvm_seq_item_pull_imp       -     @2098
#         arbitration_queue       array                       0     -    
#         lock_queue              array                       0     -    
#         num_last_reqs           integral                    32    'd1  
#         num_last_rsps           integral                    32    'd1  
#     sa_sb                       template_scoreboard         -     @1534
#       tp_fdut_analysis_fifo     uvm_tlm_analysis_fifo #(T)  -     @2183
#         analysis_export         uvm_analysis_imp            -     @2222
#         get_ap                  uvm_analysis_port           -     @2214
#         get_peek_export         uvm_get_peek_imp            -     @2198
#         put_ap                  uvm_analysis_port           -     @2206
#         put_export              uvm_put_imp                 -     @2190
#       tp_fdut_sb_export         uvm_analysis_export         -     @2167
#       tp_predict_analysis_fifo  uvm_tlm_analysis_fifo #(T)  -     @2230
#         analysis_export         uvm_analysis_imp            -     @2269
#         get_ap                  uvm_analysis_port           -     @2261
#         get_peek_export         uvm_get_peek_imp            -     @2245
#         put_ap                  uvm_analysis_port           -     @2253
#         put_export              uvm_put_imp                 -     @2237
#       tp_predict_sb_export      uvm_analysis_export         -     @2175
# -----------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_fdut
#   template_monitor_predict
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   top_sequence
#   tp_transaction
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# Detected new frame_tx on interface #         1
# 
# Detected new frame_tx on interface #         5
# 
# Detected new frame_tx on interface #         4
# 
# Detected new frame_tx on interface #         3
# 
# Detected new frame_tx on interface #         2
# 
# Detected new frame_tx on interface #         1
# 
# Detected new frame_tx on interface #         0
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6100000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6100 us  Iteration: 53  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:55:00 on Aug 24,2019
# vcover report rgb_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                             6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4                6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                    609899          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9362          1    Covered              
#         bin auto[4:7]                                    9224          1    Covered              
#         bin auto[8:11]                                   9414          1    Covered              
#         bin auto[12:15]                                  9562          1    Covered              
#         bin auto[16:19]                                  9362          1    Covered              
#         bin auto[20:23]                                  9208          1    Covered              
#         bin auto[24:27]                                  9522          1    Covered              
#         bin auto[28:31]                                  9236          1    Covered              
#         bin auto[32:35]                                  9304          1    Covered              
#         bin auto[36:39]                                  9316          1    Covered              
#         bin auto[40:43]                                  9480          1    Covered              
#         bin auto[44:47]                                  9342          1    Covered              
#         bin auto[48:51]                                  9556          1    Covered              
#         bin auto[52:55]                                  9414          1    Covered              
#         bin auto[56:59]                                  9302          1    Covered              
#         bin auto[60:63]                                  9298          1    Covered              
#         bin auto[64:67]                                  9554          1    Covered              
#         bin auto[68:71]                                  9114          1    Covered              
#         bin auto[72:75]                                  9348          1    Covered              
#         bin auto[76:79]                                  9386          1    Covered              
#         bin auto[80:83]                                  9358          1    Covered              
#         bin auto[84:87]                                  9248          1    Covered              
#         bin auto[88:91]                                  9608          1    Covered              
#         bin auto[92:95]                                  9412          1    Covered              
#         bin auto[96:99]                                  9460          1    Covered              
#         bin auto[100:103]                                9492          1    Covered              
#         bin auto[104:107]                                9548          1    Covered              
#         bin auto[108:111]                                9390          1    Covered              
#         bin auto[112:115]                                9234          1    Covered              
#         bin auto[116:119]                                9306          1    Covered              
#         bin auto[120:123]                                9408          1    Covered              
#         bin auto[124:127]                                9206          1    Covered              
#         bin auto[128:131]                                9268          1    Covered              
#         bin auto[132:135]                                9274          1    Covered              
#         bin auto[136:139]                                9502          1    Covered              
#         bin auto[140:143]                                9282          1    Covered              
#         bin auto[144:147]                                9284          1    Covered              
#         bin auto[148:151]                                9486          1    Covered              
#         bin auto[152:155]                                9324          1    Covered              
#         bin auto[156:159]                                9296          1    Covered              
#         bin auto[160:163]                                9440          1    Covered              
#         bin auto[164:167]                                9408          1    Covered              
#         bin auto[168:171]                                9258          1    Covered              
#         bin auto[172:175]                                9258          1    Covered              
#         bin auto[176:179]                                9502          1    Covered              
#         bin auto[180:183]                                9360          1    Covered              
#         bin auto[184:187]                                9368          1    Covered              
#         bin auto[188:191]                                9414          1    Covered              
#         bin auto[192:195]                                9498          1    Covered              
#         bin auto[196:199]                                9444          1    Covered              
#         bin auto[200:203]                                9270          1    Covered              
#         bin auto[204:207]                                9558          1    Covered              
#         bin auto[208:211]                                9292          1    Covered              
#         bin auto[212:215]                                9148          1    Covered              
#         bin auto[216:219]                                9528          1    Covered              
#         bin auto[220:223]                                9288          1    Covered              
#         bin auto[224:227]                                9350          1    Covered              
#         bin auto[228:231]                                9596          1    Covered              
#         bin auto[232:235]                                9582          1    Covered              
#         bin auto[236:239]                                9158          1    Covered              
#         bin auto[240:243]                                9486          1    Covered              
#         bin auto[244:247]                                9436          1    Covered              
#         bin auto[248:251]                               19365          1    Covered              
#         bin auto[252:255]                                9302          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9426          1    Covered              
#         bin auto[4:7]                                    9254          1    Covered              
#         bin auto[8:11]                                   9200          1    Covered              
#         bin auto[12:15]                                  9654          1    Covered              
#         bin auto[16:19]                                  9356          1    Covered              
#         bin auto[20:23]                                  9308          1    Covered              
#         bin auto[24:27]                                  9378          1    Covered              
#         bin auto[28:31]                                  9274          1    Covered              
#         bin auto[32:35]                                  9412          1    Covered              
#         bin auto[36:39]                                  9520          1    Covered              
#         bin auto[40:43]                                  9438          1    Covered              
#         bin auto[44:47]                                  9150          1    Covered              
#         bin auto[48:51]                                  9260          1    Covered              
#         bin auto[52:55]                                  9170          1    Covered              
#         bin auto[56:59]                                  9150          1    Covered              
#         bin auto[60:63]                                  9356          1    Covered              
#         bin auto[64:67]                                  9344          1    Covered              
#         bin auto[68:71]                                  9324          1    Covered              
#         bin auto[72:75]                                  9450          1    Covered              
#         bin auto[76:79]                                  9468          1    Covered              
#         bin auto[80:83]                                  9392          1    Covered              
#         bin auto[84:87]                                  9138          1    Covered              
#         bin auto[88:91]                                  9304          1    Covered              
#         bin auto[92:95]                                  9374          1    Covered              
#         bin auto[96:99]                                  9470          1    Covered              
#         bin auto[100:103]                                9416          1    Covered              
#         bin auto[104:107]                                9232          1    Covered              
#         bin auto[108:111]                                9368          1    Covered              
#         bin auto[112:115]                                9462          1    Covered              
#         bin auto[116:119]                                9396          1    Covered              
#         bin auto[120:123]                                9516          1    Covered              
#         bin auto[124:127]                                9556          1    Covered              
#         bin auto[128:131]                                9508          1    Covered              
#         bin auto[132:135]                                9456          1    Covered              
#         bin auto[136:139]                                9462          1    Covered              
#         bin auto[140:143]                                9402          1    Covered              
#         bin auto[144:147]                                9386          1    Covered              
#         bin auto[148:151]                                9470          1    Covered              
#         bin auto[152:155]                                9378          1    Covered              
#         bin auto[156:159]                                9326          1    Covered              
#         bin auto[160:163]                                9608          1    Covered              
#         bin auto[164:167]                                9450          1    Covered              
#         bin auto[168:171]                                9094          1    Covered              
#         bin auto[172:175]                                9286          1    Covered              
#         bin auto[176:179]                                9052          1    Covered              
#         bin auto[180:183]                                9384          1    Covered              
#         bin auto[184:187]                                9304          1    Covered              
#         bin auto[188:191]                               19505          1    Covered              
#         bin auto[192:195]                                9350          1    Covered              
#         bin auto[196:199]                                9500          1    Covered              
#         bin auto[200:203]                                9684          1    Covered              
#         bin auto[204:207]                                9382          1    Covered              
#         bin auto[208:211]                                9598          1    Covered              
#         bin auto[212:215]                                9556          1    Covered              
#         bin auto[216:219]                                9446          1    Covered              
#         bin auto[220:223]                                9260          1    Covered              
#         bin auto[224:227]                                9302          1    Covered              
#         bin auto[228:231]                                9160          1    Covered              
#         bin auto[232:235]                                9330          1    Covered              
#         bin auto[236:239]                                9320          1    Covered              
#         bin auto[240:243]                                9364          1    Covered              
#         bin auto[244:247]                                9296          1    Covered              
#         bin auto[248:251]                                9458          1    Covered              
#         bin auto[252:255]                                9406          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9214          1    Covered              
#         bin auto[4:7]                                    9418          1    Covered              
#         bin auto[8:11]                                   9492          1    Covered              
#         bin auto[12:15]                                  9276          1    Covered              
#         bin auto[16:19]                                  9508          1    Covered              
#         bin auto[20:23]                                  9294          1    Covered              
#         bin auto[24:27]                                  9708          1    Covered              
#         bin auto[28:31]                                  9562          1    Covered              
#         bin auto[32:35]                                  9264          1    Covered              
#         bin auto[36:39]                                  9278          1    Covered              
#         bin auto[40:43]                                  9288          1    Covered              
#         bin auto[44:47]                                  9482          1    Covered              
#         bin auto[48:51]                                  9516          1    Covered              
#         bin auto[52:55]                                  9442          1    Covered              
#         bin auto[56:59]                                  9460          1    Covered              
#         bin auto[60:63]                                  9510          1    Covered              
#         bin auto[64:67]                                  9284          1    Covered              
#         bin auto[68:71]                                  9458          1    Covered              
#         bin auto[72:75]                                  9364          1    Covered              
#         bin auto[76:79]                                  9598          1    Covered              
#         bin auto[80:83]                                  9472          1    Covered              
#         bin auto[84:87]                                  9258          1    Covered              
#         bin auto[88:91]                                  9488          1    Covered              
#         bin auto[92:95]                                  9324          1    Covered              
#         bin auto[96:99]                                  9438          1    Covered              
#         bin auto[100:103]                                9428          1    Covered              
#         bin auto[104:107]                                9338          1    Covered              
#         bin auto[108:111]                                9532          1    Covered              
#         bin auto[112:115]                                9342          1    Covered              
#         bin auto[116:119]                                9080          1    Covered              
#         bin auto[120:123]                                9506          1    Covered              
#         bin auto[124:127]                                9610          1    Covered              
#         bin auto[128:131]                                9292          1    Covered              
#         bin auto[132:135]                                9116          1    Covered              
#         bin auto[136:139]                                9310          1    Covered              
#         bin auto[140:143]                                9392          1    Covered              
#         bin auto[144:147]                                9360          1    Covered              
#         bin auto[148:151]                                9506          1    Covered              
#         bin auto[152:155]                                9476          1    Covered              
#         bin auto[156:159]                                9276          1    Covered              
#         bin auto[160:163]                                9386          1    Covered              
#         bin auto[164:167]                                9166          1    Covered              
#         bin auto[168:171]                               18931          1    Covered              
#         bin auto[172:175]                                9440          1    Covered              
#         bin auto[176:179]                                9308          1    Covered              
#         bin auto[180:183]                                9356          1    Covered              
#         bin auto[184:187]                                9374          1    Covered              
#         bin auto[188:191]                                9326          1    Covered              
#         bin auto[192:195]                                9342          1    Covered              
#         bin auto[196:199]                                9306          1    Covered              
#         bin auto[200:203]                                9460          1    Covered              
#         bin auto[204:207]                                8976          1    Covered              
#         bin auto[208:211]                                9440          1    Covered              
#         bin auto[212:215]                                9306          1    Covered              
#         bin auto[216:219]                                9580          1    Covered              
#         bin auto[220:223]                                9300          1    Covered              
#         bin auto[224:227]                                9288          1    Covered              
#         bin auto[228:231]                                9330          1    Covered              
#         bin auto[232:235]                                9424          1    Covered              
#         bin auto[236:239]                                9288          1    Covered              
#         bin auto[240:243]                                9258          1    Covered              
#         bin auto[244:247]                                9530          1    Covered              
#         bin auto[248:251]                                9566          1    Covered              
#         bin auto[252:255]                                9358          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309671          1    Covered              
#         bin auto[1]                                    300328          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309979          1    Covered              
#         bin auto[1]                                    300020          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309281          1    Covered              
#         bin auto[1]                                    300718          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                   9584          1    Covered              
#         bin auto[32:63]                                  9246          1    Covered              
#         bin auto[64:95]                                  9174          1    Covered              
#         bin auto[96:127]                                 9568          1    Covered              
#         bin auto[128:159]                                9284          1    Covered              
#         bin auto[160:191]                                9512          1    Covered              
#         bin auto[192:223]                                9488          1    Covered              
#         bin auto[224:255]                                9458          1    Covered              
#         bin auto[256:287]                                9462          1    Covered              
#         bin auto[288:319]                                9466          1    Covered              
#         bin auto[320:351]                                9174          1    Covered              
#         bin auto[352:383]                                9326          1    Covered              
#         bin auto[384:415]                                9324          1    Covered              
#         bin auto[416:447]                                9222          1    Covered              
#         bin auto[448:479]                                9510          1    Covered              
#         bin auto[480:511]                                9200          1    Covered              
#         bin auto[512:543]                                9186          1    Covered              
#         bin auto[544:575]                                9398          1    Covered              
#         bin auto[576:607]                                9502          1    Covered              
#         bin auto[608:639]                                9562          1    Covered              
#         bin auto[640:671]                                9468          1    Covered              
#         bin auto[672:703]                                9408          1    Covered              
#         bin auto[704:735]                                9362          1    Covered              
#         bin auto[736:767]                                9212          1    Covered              
#         bin auto[768:799]                                9374          1    Covered              
#         bin auto[800:831]                                9534          1    Covered              
#         bin auto[832:863]                                9144          1    Covered              
#         bin auto[864:895]                                9514          1    Covered              
#         bin auto[896:927]                                9286          1    Covered              
#         bin auto[928:959]                                9430          1    Covered              
#         bin auto[960:991]                                9514          1    Covered              
#         bin auto[992:1023]                               9468          1    Covered              
#         bin auto[1024:1055]                              9328          1    Covered              
#         bin auto[1056:1087]                              9394          1    Covered              
#         bin auto[1088:1119]                              9106          1    Covered              
#         bin auto[1120:1151]                              9398          1    Covered              
#         bin auto[1152:1183]                              9256          1    Covered              
#         bin auto[1184:1215]                             19319          1    Covered              
#         bin auto[1216:1247]                              9258          1    Covered              
#         bin auto[1248:1279]                              9478          1    Covered              
#         bin auto[1280:1311]                              9314          1    Covered              
#         bin auto[1312:1343]                              9464          1    Covered              
#         bin auto[1344:1375]                              9626          1    Covered              
#         bin auto[1376:1407]                              9294          1    Covered              
#         bin auto[1408:1439]                              9402          1    Covered              
#         bin auto[1440:1471]                              9060          1    Covered              
#         bin auto[1472:1503]                              9400          1    Covered              
#         bin auto[1504:1535]                              9510          1    Covered              
#         bin auto[1536:1567]                              9414          1    Covered              
#         bin auto[1568:1599]                              9248          1    Covered              
#         bin auto[1600:1631]                              9386          1    Covered              
#         bin auto[1632:1663]                              9418          1    Covered              
#         bin auto[1664:1695]                              9476          1    Covered              
#         bin auto[1696:1727]                              9302          1    Covered              
#         bin auto[1728:1759]                              9058          1    Covered              
#         bin auto[1760:1791]                              9518          1    Covered              
#         bin auto[1792:1823]                              9166          1    Covered              
#         bin auto[1824:1855]                              9406          1    Covered              
#         bin auto[1856:1887]                              9508          1    Covered              
#         bin auto[1888:1919]                              9306          1    Covered              
#         bin auto[1920:1951]                              9456          1    Covered              
#         bin auto[1952:1983]                              9360          1    Covered              
#         bin auto[1984:2015]                              9536          1    Covered              
#         bin auto[2016:2047]                              9474          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                   9516          1    Covered              
#         bin auto[32:63]                                  9248          1    Covered              
#         bin auto[64:95]                                  9206          1    Covered              
#         bin auto[96:127]                                 9464          1    Covered              
#         bin auto[128:159]                                9180          1    Covered              
#         bin auto[160:191]                                9490          1    Covered              
#         bin auto[192:223]                                9422          1    Covered              
#         bin auto[224:255]                                9518          1    Covered              
#         bin auto[256:287]                                9320          1    Covered              
#         bin auto[288:319]                                9188          1    Covered              
#         bin auto[320:351]                                9462          1    Covered              
#         bin auto[352:383]                                9244          1    Covered              
#         bin auto[384:415]                                9568          1    Covered              
#         bin auto[416:447]                                9528          1    Covered              
#         bin auto[448:479]                                9650          1    Covered              
#         bin auto[480:511]                                9374          1    Covered              
#         bin auto[512:543]                                9426          1    Covered              
#         bin auto[544:575]                                9244          1    Covered              
#         bin auto[576:607]                                9144          1    Covered              
#         bin auto[608:639]                                9438          1    Covered              
#         bin auto[640:671]                                9298          1    Covered              
#         bin auto[672:703]                                9236          1    Covered              
#         bin auto[704:735]                                9516          1    Covered              
#         bin auto[736:767]                                9568          1    Covered              
#         bin auto[768:799]                                9434          1    Covered              
#         bin auto[800:831]                                9564          1    Covered              
#         bin auto[832:863]                                9090          1    Covered              
#         bin auto[864:895]                                9344          1    Covered              
#         bin auto[896:927]                                9394          1    Covered              
#         bin auto[928:959]                                9248          1    Covered              
#         bin auto[960:991]                                9566          1    Covered              
#         bin auto[992:1023]                               9320          1    Covered              
#         bin auto[1024:1055]                              9352          1    Covered              
#         bin auto[1056:1087]                              9456          1    Covered              
#         bin auto[1088:1119]                              9560          1    Covered              
#         bin auto[1120:1151]                              9438          1    Covered              
#         bin auto[1152:1183]                              9364          1    Covered              
#         bin auto[1184:1215]                              9366          1    Covered              
#         bin auto[1216:1247]                              9388          1    Covered              
#         bin auto[1248:1279]                              9300          1    Covered              
#         bin auto[1280:1311]                              9394          1    Covered              
#         bin auto[1312:1343]                              9230          1    Covered              
#         bin auto[1344:1375]                              9658          1    Covered              
#         bin auto[1376:1407]                              9252          1    Covered              
#         bin auto[1408:1439]                              9358          1    Covered              
#         bin auto[1440:1471]                              9420          1    Covered              
#         bin auto[1472:1503]                              9272          1    Covered              
#         bin auto[1504:1535]                              9320          1    Covered              
#         bin auto[1536:1567]                              9260          1    Covered              
#         bin auto[1568:1599]                              9374          1    Covered              
#         bin auto[1600:1631]                             19569          1    Covered              
#         bin auto[1632:1663]                              9230          1    Covered              
#         bin auto[1664:1695]                              9282          1    Covered              
#         bin auto[1696:1727]                              9346          1    Covered              
#         bin auto[1728:1759]                              9422          1    Covered              
#         bin auto[1760:1791]                              9464          1    Covered              
#         bin auto[1792:1823]                              9120          1    Covered              
#         bin auto[1824:1855]                              9574          1    Covered              
#         bin auto[1856:1887]                              9146          1    Covered              
#         bin auto[1888:1919]                              9134          1    Covered              
#         bin auto[1920:1951]                              9602          1    Covered              
#         bin auto[1952:1983]                              9262          1    Covered              
#         bin auto[1984:2015]                              9442          1    Covered              
#         bin auto[2016:2047]                              9436          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                          4784          1    Covered              
#         bin <auto[4:7],auto[0]>                          4588          1    Covered              
#         bin <auto[8:11],auto[0]>                         4660          1    Covered              
#         bin <auto[12:15],auto[0]>                        4730          1    Covered              
#         bin <auto[16:19],auto[0]>                        4674          1    Covered              
#         bin <auto[20:23],auto[0]>                        4504          1    Covered              
#         bin <auto[24:27],auto[0]>                        4726          1    Covered              
#         bin <auto[28:31],auto[0]>                        4654          1    Covered              
#         bin <auto[32:35],auto[0]>                        4654          1    Covered              
#         bin <auto[36:39],auto[0]>                        4682          1    Covered              
#         bin <auto[40:43],auto[0]>                        4798          1    Covered              
#         bin <auto[44:47],auto[0]>                        4788          1    Covered              
#         bin <auto[48:51],auto[0]>                        4752          1    Covered              
#         bin <auto[52:55],auto[0]>                        4654          1    Covered              
#         bin <auto[56:59],auto[0]>                        4624          1    Covered              
#         bin <auto[60:63],auto[0]>                        4502          1    Covered              
#         bin <auto[64:67],auto[0]>                        4772          1    Covered              
#         bin <auto[68:71],auto[0]>                        4610          1    Covered              
#         bin <auto[72:75],auto[0]>                        4530          1    Covered              
#         bin <auto[76:79],auto[0]>                        4692          1    Covered              
#         bin <auto[80:83],auto[0]>                        4634          1    Covered              
#         bin <auto[84:87],auto[0]>                        4594          1    Covered              
#         bin <auto[88:91],auto[0]>                        4764          1    Covered              
#         bin <auto[92:95],auto[0]>                        4634          1    Covered              
#         bin <auto[96:99],auto[0]>                        4800          1    Covered              
#         bin <auto[100:103],auto[0]>                      4764          1    Covered              
#         bin <auto[104:107],auto[0]>                      4644          1    Covered              
#         bin <auto[108:111],auto[0]>                      4722          1    Covered              
#         bin <auto[112:115],auto[0]>                      4638          1    Covered              
#         bin <auto[116:119],auto[0]>                      4686          1    Covered              
#         bin <auto[120:123],auto[0]>                      4758          1    Covered              
#         bin <auto[124:127],auto[0]>                      4404          1    Covered              
#         bin <auto[128:131],auto[0]>                      4656          1    Covered              
#         bin <auto[132:135],auto[0]>                      4710          1    Covered              
#         bin <auto[136:139],auto[0]>                      4758          1    Covered              
#         bin <auto[140:143],auto[0]>                      4552          1    Covered              
#         bin <auto[144:147],auto[0]>                      4648          1    Covered              
#         bin <auto[148:151],auto[0]>                      4614          1    Covered              
#         bin <auto[152:155],auto[0]>                      4758          1    Covered              
#         bin <auto[156:159],auto[0]>                      4628          1    Covered              
#         bin <auto[160:163],auto[0]>                      4598          1    Covered              
#         bin <auto[164:167],auto[0]>                      4698          1    Covered              
#         bin <auto[168:171],auto[0]>                      4648          1    Covered              
#         bin <auto[172:175],auto[0]>                      4612          1    Covered              
#         bin <auto[176:179],auto[0]>                      4740          1    Covered              
#         bin <auto[180:183],auto[0]>                      4654          1    Covered              
#         bin <auto[184:187],auto[0]>                      4622          1    Covered              
#         bin <auto[188:191],auto[0]>                      4654          1    Covered              
#         bin <auto[192:195],auto[0]>                      4776          1    Covered              
#         bin <auto[196:199],auto[0]>                      4714          1    Covered              
#         bin <auto[200:203],auto[0]>                      4636          1    Covered              
#         bin <auto[204:207],auto[0]>                      4822          1    Covered              
#         bin <auto[208:211],auto[0]>                      4680          1    Covered              
#         bin <auto[212:215],auto[0]>                      4556          1    Covered              
#         bin <auto[216:219],auto[0]>                      4762          1    Covered              
#         bin <auto[220:223],auto[0]>                      4758          1    Covered              
#         bin <auto[224:227],auto[0]>                      4604          1    Covered              
#         bin <auto[228:231],auto[0]>                      4782          1    Covered              
#         bin <auto[232:235],auto[0]>                      4926          1    Covered              
#         bin <auto[236:239],auto[0]>                      4512          1    Covered              
#         bin <auto[240:243],auto[0]>                      4716          1    Covered              
#         bin <auto[244:247],auto[0]>                      4686          1    Covered              
#         bin <auto[248:251],auto[0]>                     14697          1    Covered              
#         bin <auto[252:255],auto[0]>                      4684          1    Covered              
#         bin <auto[0:3],auto[1]>                          4578          1    Covered              
#         bin <auto[4:7],auto[1]>                          4636          1    Covered              
#         bin <auto[8:11],auto[1]>                         4754          1    Covered              
#         bin <auto[12:15],auto[1]>                        4832          1    Covered              
#         bin <auto[16:19],auto[1]>                        4688          1    Covered              
#         bin <auto[20:23],auto[1]>                        4704          1    Covered              
#         bin <auto[24:27],auto[1]>                        4796          1    Covered              
#         bin <auto[28:31],auto[1]>                        4582          1    Covered              
#         bin <auto[32:35],auto[1]>                        4650          1    Covered              
#         bin <auto[36:39],auto[1]>                        4634          1    Covered              
#         bin <auto[40:43],auto[1]>                        4682          1    Covered              
#         bin <auto[44:47],auto[1]>                        4554          1    Covered              
#         bin <auto[48:51],auto[1]>                        4804          1    Covered              
#         bin <auto[52:55],auto[1]>                        4760          1    Covered              
#         bin <auto[56:59],auto[1]>                        4678          1    Covered              
#         bin <auto[60:63],auto[1]>                        4796          1    Covered              
#         bin <auto[64:67],auto[1]>                        4782          1    Covered              
#         bin <auto[68:71],auto[1]>                        4504          1    Covered              
#         bin <auto[72:75],auto[1]>                        4818          1    Covered              
#         bin <auto[76:79],auto[1]>                        4694          1    Covered              
#         bin <auto[80:83],auto[1]>                        4724          1    Covered              
#         bin <auto[84:87],auto[1]>                        4654          1    Covered              
#         bin <auto[88:91],auto[1]>                        4844          1    Covered              
#         bin <auto[92:95],auto[1]>                        4778          1    Covered              
#         bin <auto[96:99],auto[1]>                        4660          1    Covered              
#         bin <auto[100:103],auto[1]>                      4728          1    Covered              
#         bin <auto[104:107],auto[1]>                      4904          1    Covered              
#         bin <auto[108:111],auto[1]>                      4668          1    Covered              
#         bin <auto[112:115],auto[1]>                      4596          1    Covered              
#         bin <auto[116:119],auto[1]>                      4620          1    Covered              
#         bin <auto[120:123],auto[1]>                      4650          1    Covered              
#         bin <auto[124:127],auto[1]>                      4802          1    Covered              
#         bin <auto[128:131],auto[1]>                      4612          1    Covered              
#         bin <auto[132:135],auto[1]>                      4564          1    Covered              
#         bin <auto[136:139],auto[1]>                      4744          1    Covered              
#         bin <auto[140:143],auto[1]>                      4730          1    Covered              
#         bin <auto[144:147],auto[1]>                      4636          1    Covered              
#         bin <auto[148:151],auto[1]>                      4872          1    Covered              
#         bin <auto[152:155],auto[1]>                      4566          1    Covered              
#         bin <auto[156:159],auto[1]>                      4668          1    Covered              
#         bin <auto[160:163],auto[1]>                      4842          1    Covered              
#         bin <auto[164:167],auto[1]>                      4710          1    Covered              
#         bin <auto[168:171],auto[1]>                      4610          1    Covered              
#         bin <auto[172:175],auto[1]>                      4646          1    Covered              
#         bin <auto[176:179],auto[1]>                      4762          1    Covered              
#         bin <auto[180:183],auto[1]>                      4706          1    Covered              
#         bin <auto[184:187],auto[1]>                      4746          1    Covered              
#         bin <auto[188:191],auto[1]>                      4760          1    Covered              
#         bin <auto[192:195],auto[1]>                      4722          1    Covered              
#         bin <auto[196:199],auto[1]>                      4730          1    Covered              
#         bin <auto[200:203],auto[1]>                      4634          1    Covered              
#         bin <auto[204:207],auto[1]>                      4736          1    Covered              
#         bin <auto[208:211],auto[1]>                      4612          1    Covered              
#         bin <auto[212:215],auto[1]>                      4592          1    Covered              
#         bin <auto[216:219],auto[1]>                      4766          1    Covered              
#         bin <auto[220:223],auto[1]>                      4530          1    Covered              
#         bin <auto[224:227],auto[1]>                      4746          1    Covered              
#         bin <auto[228:231],auto[1]>                      4814          1    Covered              
#         bin <auto[232:235],auto[1]>                      4656          1    Covered              
#         bin <auto[236:239],auto[1]>                      4646          1    Covered              
#         bin <auto[240:243],auto[1]>                      4770          1    Covered              
#         bin <auto[244:247],auto[1]>                      4750          1    Covered              
#         bin <auto[248:251],auto[1]>                      4668          1    Covered              
#         bin <auto[252:255],auto[1]>                      4618          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 26.5%  COVERGROUP TYPES: 4
# End time: 03:55:00 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1862 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1866 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1870 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__3/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1914 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1946 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1950 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1985 : /socTest_pkg/rgb_test/build_phase/#ublk#215236535#2107'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2057 : work.socTest_pkg::rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2166 : work.socTest_pkg::rgb_test/build_phase/#ublk#215236535#2107'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/rgb_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test/index.html
# End time: 03:55:05 on Aug 24,2019, Elapsed time: 0:03:29
# Errors: 10, Warnings: 65
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test1" 
# Start time: 03:55:06 on Aug 24,2019
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test1...
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(287) @ 0: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO ../modules/top.sv(287) @ 2000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 4000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 6000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 8000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 10000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 12000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 14000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 16000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 18000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 20000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 22000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 24000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 26000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 28000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 30000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 32000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 34000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 36000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 38000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 40000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 42000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 44000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 46000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 48000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 50000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 52000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 54000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 56000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 58000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 60000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 62000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 64000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 66000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 68000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 70000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 72000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 74000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 76000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 78000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 80000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 82000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 84000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 86000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 88000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 90000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 92000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 94000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 96000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 98000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 100000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 102000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 104000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 106000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 108000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 110000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 112000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 114000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 116000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 118000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 120000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 122000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 124000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 126000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 128000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 130000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 132000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 134000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 136000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 138000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 140000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 142000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 144000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 146000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 148000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 150000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 152000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 154000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 156000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 158000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 160000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 162000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 164000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 166000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 168000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 170000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 172000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 174000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 176000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 178000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 180000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 182000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 184000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 186000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 188000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 190000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 192000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 194000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 196000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 198000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 200000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 202000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 204000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 206000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 208000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 210000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 212000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 214000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 216000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(287) @ 218000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 220000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  114
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [random_sequence_r1]   110
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 220 us  Iteration: 72  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:55:25 on Aug 24,2019
# vcover report rgb_test1.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                             6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4                6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                     21899          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     352          1    Covered              
#         bin auto[4:7]                                     346          1    Covered              
#         bin auto[8:11]                                    324          1    Covered              
#         bin auto[12:15]                                   326          1    Covered              
#         bin auto[16:19]                                   356          1    Covered              
#         bin auto[20:23]                                   288          1    Covered              
#         bin auto[24:27]                                   326          1    Covered              
#         bin auto[28:31]                                   312          1    Covered              
#         bin auto[32:35]                                   328          1    Covered              
#         bin auto[36:39]                                   348          1    Covered              
#         bin auto[40:43]                                   378          1    Covered              
#         bin auto[44:47]                                   396          1    Covered              
#         bin auto[48:51]                                   358          1    Covered              
#         bin auto[52:55]                                   334          1    Covered              
#         bin auto[56:59]                                   362          1    Covered              
#         bin auto[60:63]                                   350          1    Covered              
#         bin auto[64:67]                                   370          1    Covered              
#         bin auto[68:71]                                   352          1    Covered              
#         bin auto[72:75]                                   360          1    Covered              
#         bin auto[76:79]                                   300          1    Covered              
#         bin auto[80:83]                                   366          1    Covered              
#         bin auto[84:87]                                   354          1    Covered              
#         bin auto[88:91]                                   362          1    Covered              
#         bin auto[92:95]                                   328          1    Covered              
#         bin auto[96:99]                                   308          1    Covered              
#         bin auto[100:103]                                 318          1    Covered              
#         bin auto[104:107]                                 348          1    Covered              
#         bin auto[108:111]                                 376          1    Covered              
#         bin auto[112:115]                                 358          1    Covered              
#         bin auto[116:119]                                 342          1    Covered              
#         bin auto[120:123]                                 312          1    Covered              
#         bin auto[124:127]                                 310          1    Covered              
#         bin auto[128:131]                                 388          1    Covered              
#         bin auto[132:135]                                 326          1    Covered              
#         bin auto[136:139]                                 338          1    Covered              
#         bin auto[140:143]                                 336          1    Covered              
#         bin auto[144:147]                                 330          1    Covered              
#         bin auto[148:151]                                 338          1    Covered              
#         bin auto[152:155]                                 362          1    Covered              
#         bin auto[156:159]                                 362          1    Covered              
#         bin auto[160:163]                                 366          1    Covered              
#         bin auto[164:167]                                 370          1    Covered              
#         bin auto[168:171]                                 370          1    Covered              
#         bin auto[172:175]                                 344          1    Covered              
#         bin auto[176:179]                                 296          1    Covered              
#         bin auto[180:183]                                 350          1    Covered              
#         bin auto[184:187]                                 362          1    Covered              
#         bin auto[188:191]                                 320          1    Covered              
#         bin auto[192:195]                                 326          1    Covered              
#         bin auto[196:199]                                 352          1    Covered              
#         bin auto[200:203]                                 306          1    Covered              
#         bin auto[204:207]                                 328          1    Covered              
#         bin auto[208:211]                                 318          1    Covered              
#         bin auto[212:215]                                 358          1    Covered              
#         bin auto[216:219]                                 348          1    Covered              
#         bin auto[220:223]                                 360          1    Covered              
#         bin auto[224:227]                                 336          1    Covered              
#         bin auto[228:231]                                 326          1    Covered              
#         bin auto[232:235]                                 344          1    Covered              
#         bin auto[236:239]                                 352          1    Covered              
#         bin auto[240:243]                                 342          1    Covered              
#         bin auto[244:247]                                 366          1    Covered              
#         bin auto[248:251]                                 366          1    Covered              
#         bin auto[252:255]                                 366          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     326          1    Covered              
#         bin auto[4:7]                                     364          1    Covered              
#         bin auto[8:11]                                    358          1    Covered              
#         bin auto[12:15]                                   346          1    Covered              
#         bin auto[16:19]                                   336          1    Covered              
#         bin auto[20:23]                                   312          1    Covered              
#         bin auto[24:27]                                   374          1    Covered              
#         bin auto[28:31]                                   370          1    Covered              
#         bin auto[32:35]                                   372          1    Covered              
#         bin auto[36:39]                                   350          1    Covered              
#         bin auto[40:43]                                   334          1    Covered              
#         bin auto[44:47]                                   332          1    Covered              
#         bin auto[48:51]                                   338          1    Covered              
#         bin auto[52:55]                                   318          1    Covered              
#         bin auto[56:59]                                   320          1    Covered              
#         bin auto[60:63]                                   336          1    Covered              
#         bin auto[64:67]                                   346          1    Covered              
#         bin auto[68:71]                                   394          1    Covered              
#         bin auto[72:75]                                   362          1    Covered              
#         bin auto[76:79]                                   370          1    Covered              
#         bin auto[80:83]                                   306          1    Covered              
#         bin auto[84:87]                                   342          1    Covered              
#         bin auto[88:91]                                   366          1    Covered              
#         bin auto[92:95]                                   386          1    Covered              
#         bin auto[96:99]                                   298          1    Covered              
#         bin auto[100:103]                                 284          1    Covered              
#         bin auto[104:107]                                 372          1    Covered              
#         bin auto[108:111]                                 414          1    Covered              
#         bin auto[112:115]                                 366          1    Covered              
#         bin auto[116:119]                                 340          1    Covered              
#         bin auto[120:123]                                 320          1    Covered              
#         bin auto[124:127]                                 304          1    Covered              
#         bin auto[128:131]                                 322          1    Covered              
#         bin auto[132:135]                                 312          1    Covered              
#         bin auto[136:139]                                 340          1    Covered              
#         bin auto[140:143]                                 352          1    Covered              
#         bin auto[144:147]                                 382          1    Covered              
#         bin auto[148:151]                                 342          1    Covered              
#         bin auto[152:155]                                 342          1    Covered              
#         bin auto[156:159]                                 324          1    Covered              
#         bin auto[160:163]                                 318          1    Covered              
#         bin auto[164:167]                                 318          1    Covered              
#         bin auto[168:171]                                 318          1    Covered              
#         bin auto[172:175]                                 340          1    Covered              
#         bin auto[176:179]                                 342          1    Covered              
#         bin auto[180:183]                                 354          1    Covered              
#         bin auto[184:187]                                 354          1    Covered              
#         bin auto[188:191]                                 342          1    Covered              
#         bin auto[192:195]                                 316          1    Covered              
#         bin auto[196:199]                                 348          1    Covered              
#         bin auto[200:203]                                 336          1    Covered              
#         bin auto[204:207]                                 364          1    Covered              
#         bin auto[208:211]                                 322          1    Covered              
#         bin auto[212:215]                                 392          1    Covered              
#         bin auto[216:219]                                 308          1    Covered              
#         bin auto[220:223]                                 338          1    Covered              
#         bin auto[224:227]                                 404          1    Covered              
#         bin auto[228:231]                                 366          1    Covered              
#         bin auto[232:235]                                 374          1    Covered              
#         bin auto[236:239]                                 354          1    Covered              
#         bin auto[240:243]                                 340          1    Covered              
#         bin auto[244:247]                                 346          1    Covered              
#         bin auto[248:251]                                 328          1    Covered              
#         bin auto[252:255]                                 306          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     344          1    Covered              
#         bin auto[4:7]                                     382          1    Covered              
#         bin auto[8:11]                                    362          1    Covered              
#         bin auto[12:15]                                   282          1    Covered              
#         bin auto[16:19]                                   310          1    Covered              
#         bin auto[20:23]                                   392          1    Covered              
#         bin auto[24:27]                                   348          1    Covered              
#         bin auto[28:31]                                   306          1    Covered              
#         bin auto[32:35]                                   304          1    Covered              
#         bin auto[36:39]                                   314          1    Covered              
#         bin auto[40:43]                                   392          1    Covered              
#         bin auto[44:47]                                   376          1    Covered              
#         bin auto[48:51]                                   380          1    Covered              
#         bin auto[52:55]                                   338          1    Covered              
#         bin auto[56:59]                                   364          1    Covered              
#         bin auto[60:63]                                   370          1    Covered              
#         bin auto[64:67]                                   370          1    Covered              
#         bin auto[68:71]                                   426          1    Covered              
#         bin auto[72:75]                                   334          1    Covered              
#         bin auto[76:79]                                   316          1    Covered              
#         bin auto[80:83]                                   346          1    Covered              
#         bin auto[84:87]                                   344          1    Covered              
#         bin auto[88:91]                                   340          1    Covered              
#         bin auto[92:95]                                   324          1    Covered              
#         bin auto[96:99]                                   386          1    Covered              
#         bin auto[100:103]                                 330          1    Covered              
#         bin auto[104:107]                                 312          1    Covered              
#         bin auto[108:111]                                 350          1    Covered              
#         bin auto[112:115]                                 322          1    Covered              
#         bin auto[116:119]                                 314          1    Covered              
#         bin auto[120:123]                                 312          1    Covered              
#         bin auto[124:127]                                 316          1    Covered              
#         bin auto[128:131]                                 364          1    Covered              
#         bin auto[132:135]                                 330          1    Covered              
#         bin auto[136:139]                                 336          1    Covered              
#         bin auto[140:143]                                 368          1    Covered              
#         bin auto[144:147]                                 378          1    Covered              
#         bin auto[148:151]                                 316          1    Covered              
#         bin auto[152:155]                                 284          1    Covered              
#         bin auto[156:159]                                 344          1    Covered              
#         bin auto[160:163]                                 344          1    Covered              
#         bin auto[164:167]                                 346          1    Covered              
#         bin auto[168:171]                                 342          1    Covered              
#         bin auto[172:175]                                 308          1    Covered              
#         bin auto[176:179]                                 352          1    Covered              
#         bin auto[180:183]                                 362          1    Covered              
#         bin auto[184:187]                                 348          1    Covered              
#         bin auto[188:191]                                 364          1    Covered              
#         bin auto[192:195]                                 344          1    Covered              
#         bin auto[196:199]                                 304          1    Covered              
#         bin auto[200:203]                                 332          1    Covered              
#         bin auto[204:207]                                 360          1    Covered              
#         bin auto[208:211]                                 364          1    Covered              
#         bin auto[212:215]                                 380          1    Covered              
#         bin auto[216:219]                                 328          1    Covered              
#         bin auto[220:223]                                 330          1    Covered              
#         bin auto[224:227]                                 390          1    Covered              
#         bin auto[228:231]                                 322          1    Covered              
#         bin auto[232:235]                                 278          1    Covered              
#         bin auto[236:239]                                 364          1    Covered              
#         bin auto[240:243]                                 364          1    Covered              
#         bin auto[244:247]                                 356          1    Covered              
#         bin auto[248:251]                                 404          1    Covered              
#         bin auto[252:255]                                 288          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     10944          1    Covered              
#         bin auto[1]                                     11056          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     11066          1    Covered              
#         bin auto[1]                                     10934          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     11094          1    Covered              
#         bin auto[1]                                     10906          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                    346          1    Covered              
#         bin auto[32:63]                                   308          1    Covered              
#         bin auto[64:95]                                   382          1    Covered              
#         bin auto[96:127]                                  324          1    Covered              
#         bin auto[128:159]                                 340          1    Covered              
#         bin auto[160:191]                                 328          1    Covered              
#         bin auto[192:223]                                 372          1    Covered              
#         bin auto[224:255]                                 366          1    Covered              
#         bin auto[256:287]                                 362          1    Covered              
#         bin auto[288:319]                                 320          1    Covered              
#         bin auto[320:351]                                 392          1    Covered              
#         bin auto[352:383]                                 332          1    Covered              
#         bin auto[384:415]                                 372          1    Covered              
#         bin auto[416:447]                                 300          1    Covered              
#         bin auto[448:479]                                 350          1    Covered              
#         bin auto[480:511]                                 356          1    Covered              
#         bin auto[512:543]                                 332          1    Covered              
#         bin auto[544:575]                                 368          1    Covered              
#         bin auto[576:607]                                 344          1    Covered              
#         bin auto[608:639]                                 358          1    Covered              
#         bin auto[640:671]                                 340          1    Covered              
#         bin auto[672:703]                                 366          1    Covered              
#         bin auto[704:735]                                 358          1    Covered              
#         bin auto[736:767]                                 334          1    Covered              
#         bin auto[768:799]                                 352          1    Covered              
#         bin auto[800:831]                                 348          1    Covered              
#         bin auto[832:863]                                 328          1    Covered              
#         bin auto[864:895]                                 332          1    Covered              
#         bin auto[896:927]                                 326          1    Covered              
#         bin auto[928:959]                                 344          1    Covered              
#         bin auto[960:991]                                 364          1    Covered              
#         bin auto[992:1023]                                378          1    Covered              
#         bin auto[1024:1055]                               330          1    Covered              
#         bin auto[1056:1087]                               306          1    Covered              
#         bin auto[1088:1119]                               334          1    Covered              
#         bin auto[1120:1151]                               376          1    Covered              
#         bin auto[1152:1183]                               338          1    Covered              
#         bin auto[1184:1215]                               394          1    Covered              
#         bin auto[1216:1247]                               324          1    Covered              
#         bin auto[1248:1279]                               282          1    Covered              
#         bin auto[1280:1311]                               334          1    Covered              
#         bin auto[1312:1343]                               372          1    Covered              
#         bin auto[1344:1375]                               340          1    Covered              
#         bin auto[1376:1407]                               352          1    Covered              
#         bin auto[1408:1439]                               332          1    Covered              
#         bin auto[1440:1471]                               368          1    Covered              
#         bin auto[1472:1503]                               334          1    Covered              
#         bin auto[1504:1535]                               338          1    Covered              
#         bin auto[1536:1567]                               376          1    Covered              
#         bin auto[1568:1599]                               336          1    Covered              
#         bin auto[1600:1631]                               346          1    Covered              
#         bin auto[1632:1663]                               340          1    Covered              
#         bin auto[1664:1695]                               300          1    Covered              
#         bin auto[1696:1727]                               406          1    Covered              
#         bin auto[1728:1759]                               314          1    Covered              
#         bin auto[1760:1791]                               304          1    Covered              
#         bin auto[1792:1823]                               348          1    Covered              
#         bin auto[1824:1855]                               348          1    Covered              
#         bin auto[1856:1887]                               366          1    Covered              
#         bin auto[1888:1919]                               338          1    Covered              
#         bin auto[1920:1951]                               340          1    Covered              
#         bin auto[1952:1983]                               324          1    Covered              
#         bin auto[1984:2015]                               326          1    Covered              
#         bin auto[2016:2047]                               312          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                    338          1    Covered              
#         bin auto[32:63]                                   340          1    Covered              
#         bin auto[64:95]                                   358          1    Covered              
#         bin auto[96:127]                                  342          1    Covered              
#         bin auto[128:159]                                 360          1    Covered              
#         bin auto[160:191]                                 358          1    Covered              
#         bin auto[192:223]                                 362          1    Covered              
#         bin auto[224:255]                                 344          1    Covered              
#         bin auto[256:287]                                 346          1    Covered              
#         bin auto[288:319]                                 320          1    Covered              
#         bin auto[320:351]                                 372          1    Covered              
#         bin auto[352:383]                                 364          1    Covered              
#         bin auto[384:415]                                 348          1    Covered              
#         bin auto[416:447]                                 338          1    Covered              
#         bin auto[448:479]                                 342          1    Covered              
#         bin auto[480:511]                                 366          1    Covered              
#         bin auto[512:543]                                 336          1    Covered              
#         bin auto[544:575]                                 326          1    Covered              
#         bin auto[576:607]                                 352          1    Covered              
#         bin auto[608:639]                                 302          1    Covered              
#         bin auto[640:671]                                 336          1    Covered              
#         bin auto[672:703]                                 322          1    Covered              
#         bin auto[704:735]                                 360          1    Covered              
#         bin auto[736:767]                                 356          1    Covered              
#         bin auto[768:799]                                 350          1    Covered              
#         bin auto[800:831]                                 398          1    Covered              
#         bin auto[832:863]                                 344          1    Covered              
#         bin auto[864:895]                                 266          1    Covered              
#         bin auto[896:927]                                 366          1    Covered              
#         bin auto[928:959]                                 364          1    Covered              
#         bin auto[960:991]                                 328          1    Covered              
#         bin auto[992:1023]                                320          1    Covered              
#         bin auto[1024:1055]                               344          1    Covered              
#         bin auto[1056:1087]                               370          1    Covered              
#         bin auto[1088:1119]                               354          1    Covered              
#         bin auto[1120:1151]                               344          1    Covered              
#         bin auto[1152:1183]                               340          1    Covered              
#         bin auto[1184:1215]                               356          1    Covered              
#         bin auto[1216:1247]                               354          1    Covered              
#         bin auto[1248:1279]                               380          1    Covered              
#         bin auto[1280:1311]                               366          1    Covered              
#         bin auto[1312:1343]                               324          1    Covered              
#         bin auto[1344:1375]                               328          1    Covered              
#         bin auto[1376:1407]                               360          1    Covered              
#         bin auto[1408:1439]                               318          1    Covered              
#         bin auto[1440:1471]                               352          1    Covered              
#         bin auto[1472:1503]                               354          1    Covered              
#         bin auto[1504:1535]                               334          1    Covered              
#         bin auto[1536:1567]                               368          1    Covered              
#         bin auto[1568:1599]                               346          1    Covered              
#         bin auto[1600:1631]                               322          1    Covered              
#         bin auto[1632:1663]                               344          1    Covered              
#         bin auto[1664:1695]                               364          1    Covered              
#         bin auto[1696:1727]                               340          1    Covered              
#         bin auto[1728:1759]                               360          1    Covered              
#         bin auto[1760:1791]                               294          1    Covered              
#         bin auto[1792:1823]                               384          1    Covered              
#         bin auto[1824:1855]                               348          1    Covered              
#         bin auto[1856:1887]                               308          1    Covered              
#         bin auto[1888:1919]                               364          1    Covered              
#         bin auto[1920:1951]                               298          1    Covered              
#         bin auto[1952:1983]                               338          1    Covered              
#         bin auto[1984:2015]                               324          1    Covered              
#         bin auto[2016:2047]                               296          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                           206          1    Covered              
#         bin <auto[4:7],auto[0]>                           186          1    Covered              
#         bin <auto[8:11],auto[0]>                          136          1    Covered              
#         bin <auto[12:15],auto[0]>                         176          1    Covered              
#         bin <auto[16:19],auto[0]>                         160          1    Covered              
#         bin <auto[20:23],auto[0]>                         146          1    Covered              
#         bin <auto[24:27],auto[0]>                         160          1    Covered              
#         bin <auto[28:31],auto[0]>                         148          1    Covered              
#         bin <auto[32:35],auto[0]>                         162          1    Covered              
#         bin <auto[36:39],auto[0]>                         182          1    Covered              
#         bin <auto[40:43],auto[0]>                         186          1    Covered              
#         bin <auto[44:47],auto[0]>                         196          1    Covered              
#         bin <auto[48:51],auto[0]>                         188          1    Covered              
#         bin <auto[52:55],auto[0]>                         174          1    Covered              
#         bin <auto[56:59],auto[0]>                         196          1    Covered              
#         bin <auto[60:63],auto[0]>                         182          1    Covered              
#         bin <auto[64:67],auto[0]>                         176          1    Covered              
#         bin <auto[68:71],auto[0]>                         188          1    Covered              
#         bin <auto[72:75],auto[0]>                         176          1    Covered              
#         bin <auto[76:79],auto[0]>                         154          1    Covered              
#         bin <auto[80:83],auto[0]>                         174          1    Covered              
#         bin <auto[84:87],auto[0]>                         176          1    Covered              
#         bin <auto[88:91],auto[0]>                         154          1    Covered              
#         bin <auto[92:95],auto[0]>                         170          1    Covered              
#         bin <auto[96:99],auto[0]>                         180          1    Covered              
#         bin <auto[100:103],auto[0]>                       144          1    Covered              
#         bin <auto[104:107],auto[0]>                       168          1    Covered              
#         bin <auto[108:111],auto[0]>                       200          1    Covered              
#         bin <auto[112:115],auto[0]>                       188          1    Covered              
#         bin <auto[116:119],auto[0]>                       176          1    Covered              
#         bin <auto[120:123],auto[0]>                       140          1    Covered              
#         bin <auto[124:127],auto[0]>                       158          1    Covered              
#         bin <auto[128:131],auto[0]>                       188          1    Covered              
#         bin <auto[132:135],auto[0]>                       178          1    Covered              
#         bin <auto[136:139],auto[0]>                       172          1    Covered              
#         bin <auto[140:143],auto[0]>                       154          1    Covered              
#         bin <auto[144:147],auto[0]>                       166          1    Covered              
#         bin <auto[148:151],auto[0]>                       166          1    Covered              
#         bin <auto[152:155],auto[0]>                       168          1    Covered              
#         bin <auto[156:159],auto[0]>                       164          1    Covered              
#         bin <auto[160:163],auto[0]>                       190          1    Covered              
#         bin <auto[164:167],auto[0]>                       206          1    Covered              
#         bin <auto[168:171],auto[0]>                       172          1    Covered              
#         bin <auto[172:175],auto[0]>                       168          1    Covered              
#         bin <auto[176:179],auto[0]>                       160          1    Covered              
#         bin <auto[180:183],auto[0]>                       172          1    Covered              
#         bin <auto[184:187],auto[0]>                       202          1    Covered              
#         bin <auto[188:191],auto[0]>                       154          1    Covered              
#         bin <auto[192:195],auto[0]>                       166          1    Covered              
#         bin <auto[196:199],auto[0]>                       178          1    Covered              
#         bin <auto[200:203],auto[0]>                       154          1    Covered              
#         bin <auto[204:207],auto[0]>                       172          1    Covered              
#         bin <auto[208:211],auto[0]>                       154          1    Covered              
#         bin <auto[212:215],auto[0]>                       170          1    Covered              
#         bin <auto[216:219],auto[0]>                       158          1    Covered              
#         bin <auto[220:223],auto[0]>                       210          1    Covered              
#         bin <auto[224:227],auto[0]>                       188          1    Covered              
#         bin <auto[228:231],auto[0]>                       158          1    Covered              
#         bin <auto[232:235],auto[0]>                       168          1    Covered              
#         bin <auto[236:239],auto[0]>                       204          1    Covered              
#         bin <auto[240:243],auto[0]>                       162          1    Covered              
#         bin <auto[244:247],auto[0]>                       178          1    Covered              
#         bin <auto[248:251],auto[0]>                       202          1    Covered              
#         bin <auto[252:255],auto[0]>                       186          1    Covered              
#         bin <auto[0:3],auto[1]>                           146          1    Covered              
#         bin <auto[4:7],auto[1]>                           160          1    Covered              
#         bin <auto[8:11],auto[1]>                          188          1    Covered              
#         bin <auto[12:15],auto[1]>                         150          1    Covered              
#         bin <auto[16:19],auto[1]>                         196          1    Covered              
#         bin <auto[20:23],auto[1]>                         142          1    Covered              
#         bin <auto[24:27],auto[1]>                         166          1    Covered              
#         bin <auto[28:31],auto[1]>                         164          1    Covered              
#         bin <auto[32:35],auto[1]>                         166          1    Covered              
#         bin <auto[36:39],auto[1]>                         166          1    Covered              
#         bin <auto[40:43],auto[1]>                         192          1    Covered              
#         bin <auto[44:47],auto[1]>                         200          1    Covered              
#         bin <auto[48:51],auto[1]>                         170          1    Covered              
#         bin <auto[52:55],auto[1]>                         160          1    Covered              
#         bin <auto[56:59],auto[1]>                         166          1    Covered              
#         bin <auto[60:63],auto[1]>                         168          1    Covered              
#         bin <auto[64:67],auto[1]>                         194          1    Covered              
#         bin <auto[68:71],auto[1]>                         164          1    Covered              
#         bin <auto[72:75],auto[1]>                         184          1    Covered              
#         bin <auto[76:79],auto[1]>                         146          1    Covered              
#         bin <auto[80:83],auto[1]>                         192          1    Covered              
#         bin <auto[84:87],auto[1]>                         178          1    Covered              
#         bin <auto[88:91],auto[1]>                         208          1    Covered              
#         bin <auto[92:95],auto[1]>                         158          1    Covered              
#         bin <auto[96:99],auto[1]>                         128          1    Covered              
#         bin <auto[100:103],auto[1]>                       174          1    Covered              
#         bin <auto[104:107],auto[1]>                       180          1    Covered              
#         bin <auto[108:111],auto[1]>                       176          1    Covered              
#         bin <auto[112:115],auto[1]>                       170          1    Covered              
#         bin <auto[116:119],auto[1]>                       166          1    Covered              
#         bin <auto[120:123],auto[1]>                       172          1    Covered              
#         bin <auto[124:127],auto[1]>                       152          1    Covered              
#         bin <auto[128:131],auto[1]>                       200          1    Covered              
#         bin <auto[132:135],auto[1]>                       148          1    Covered              
#         bin <auto[136:139],auto[1]>                       166          1    Covered              
#         bin <auto[140:143],auto[1]>                       182          1    Covered              
#         bin <auto[144:147],auto[1]>                       164          1    Covered              
#         bin <auto[148:151],auto[1]>                       172          1    Covered              
#         bin <auto[152:155],auto[1]>                       194          1    Covered              
#         bin <auto[156:159],auto[1]>                       198          1    Covered              
#         bin <auto[160:163],auto[1]>                       176          1    Covered              
#         bin <auto[164:167],auto[1]>                       164          1    Covered              
#         bin <auto[168:171],auto[1]>                       198          1    Covered              
#         bin <auto[172:175],auto[1]>                       176          1    Covered              
#         bin <auto[176:179],auto[1]>                       136          1    Covered              
#         bin <auto[180:183],auto[1]>                       178          1    Covered              
#         bin <auto[184:187],auto[1]>                       160          1    Covered              
#         bin <auto[188:191],auto[1]>                       166          1    Covered              
#         bin <auto[192:195],auto[1]>                       160          1    Covered              
#         bin <auto[196:199],auto[1]>                       174          1    Covered              
#         bin <auto[200:203],auto[1]>                       152          1    Covered              
#         bin <auto[204:207],auto[1]>                       156          1    Covered              
#         bin <auto[208:211],auto[1]>                       164          1    Covered              
#         bin <auto[212:215],auto[1]>                       188          1    Covered              
#         bin <auto[216:219],auto[1]>                       190          1    Covered              
#         bin <auto[220:223],auto[1]>                       150          1    Covered              
#         bin <auto[224:227],auto[1]>                       148          1    Covered              
#         bin <auto[228:231],auto[1]>                       168          1    Covered              
#         bin <auto[232:235],auto[1]>                       176          1    Covered              
#         bin <auto[236:239],auto[1]>                       148          1    Covered              
#         bin <auto[240:243],auto[1]>                       180          1    Covered              
#         bin <auto[244:247],auto[1]>                       188          1    Covered              
#         bin <auto[248:251],auto[1]>                       164          1    Covered              
#         bin <auto[252:255],auto[1]>                       180          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 26.5%  COVERGROUP TYPES: 4
# End time: 03:55:25 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1875 : /socTest_pkg/random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1914 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1946 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1950 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1980 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2062 : work.socTest_pkg::random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2161 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test1/index.html
# End time: 03:55:30 on Aug 24,2019, Elapsed time: 0:00:24
# Errors: 10, Warnings: 65
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test2" 
# Start time: 03:55:30 on Aug 24,2019
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test2...
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(303) @ 0: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO ../modules/top.sv(303) @ 20: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 40: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 60: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 80: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 200: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 220: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 240: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 260: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 280: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 300: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 320: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 340: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 360: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 380: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 400: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 420: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 440: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 460: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 480: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 500: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 520: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 540: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 560: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 580: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 600: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 620: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 640: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 660: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 680: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 700: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 720: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 740: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 760: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 780: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 800: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 820: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 840: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 860: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 880: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 900: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 920: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 940: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 960: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 980: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1020: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1040: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1060: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1080: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1200: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1220: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1240: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1260: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1280: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1300: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1320: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1340: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1360: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1380: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1400: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1420: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1440: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1460: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1480: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1500: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1520: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1540: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1560: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1580: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1600: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1620: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1640: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1660: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1680: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1700: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1720: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1740: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1760: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1780: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1800: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1820: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1840: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1860: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1880: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1900: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1920: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1940: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1960: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 1980: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2020: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2040: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2060: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2080: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(303) @ 2180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  114
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [random_sequence_r2]   110
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2200 ns  Iteration: 72  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:55:46 on Aug 24,2019
# vcover report rgb_test2.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                             6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4                6.2%        100    Uncovered            
#     covered/total bins:                                     1        544                      
#     missing/total bins:                                   543        544                      
#     % Hit:                                               0.1%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                       119          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             86.6%        100    Uncovered            
#     covered/total bins:                                   354        454                      
#     missing/total bins:                                   100        454                      
#     % Hit:                                              77.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                          90.6%        100    Uncovered            
#         covered/total bins:                                58         64                      
#         missing/total bins:                                 6         64                      
#         % Hit:                                          90.6%        100                      
#         bin auto[0:3]                                       6          1    Covered              
#         bin auto[4:7]                                       2          1    Covered              
#         bin auto[8:11]                                      4          1    Covered              
#         bin auto[12:15]                                     4          1    Covered              
#         bin auto[16:19]                                     2          1    Covered              
#         bin auto[20:23]                                     2          1    Covered              
#         bin auto[24:27]                                     4          1    Covered              
#         bin auto[28:31]                                     4          1    Covered              
#         bin auto[32:35]                                     6          1    Covered              
#         bin auto[36:39]                                     4          1    Covered              
#         bin auto[40:43]                                     2          1    Covered              
#         bin auto[44:47]                                     6          1    Covered              
#         bin auto[48:51]                                     4          1    Covered              
#         bin auto[52:55]                                     4          1    Covered              
#         bin auto[56:59]                                     4          1    Covered              
#         bin auto[60:63]                                    10          1    Covered              
#         bin auto[64:67]                                     2          1    Covered              
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     6          1    Covered              
#         bin auto[76:79]                                     4          1    Covered              
#         bin auto[80:83]                                     2          1    Covered              
#         bin auto[84:87]                                     4          1    Covered              
#         bin auto[88:91]                                     8          1    Covered              
#         bin auto[92:95]                                     2          1    Covered              
#         bin auto[96:99]                                     4          1    Covered              
#         bin auto[100:103]                                   2          1    Covered              
#         bin auto[104:107]                                   4          1    Covered              
#         bin auto[108:111]                                   2          1    Covered              
#         bin auto[112:115]                                   4          1    Covered              
#         bin auto[116:119]                                   2          1    Covered              
#         bin auto[120:123]                                   4          1    Covered              
#         bin auto[124:127]                                   2          1    Covered              
#         bin auto[128:131]                                   4          1    Covered              
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   2          1    Covered              
#         bin auto[144:147]                                   2          1    Covered              
#         bin auto[148:151]                                   4          1    Covered              
#         bin auto[152:155]                                   2          1    Covered              
#         bin auto[156:159]                                   6          1    Covered              
#         bin auto[160:163]                                   2          1    Covered              
#         bin auto[164:167]                                   4          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   4          1    Covered              
#         bin auto[176:179]                                   2          1    Covered              
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   2          1    Covered              
#         bin auto[188:191]                                   2          1    Covered              
#         bin auto[192:195]                                   8          1    Covered              
#         bin auto[196:199]                                   4          1    Covered              
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   4          1    Covered              
#         bin auto[212:215]                                   6          1    Covered              
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   4          1    Covered              
#         bin auto[224:227]                                   2          1    Covered              
#         bin auto[228:231]                                   8          1    Covered              
#         bin auto[232:235]                                   2          1    Covered              
#         bin auto[236:239]                                   4          1    Covered              
#         bin auto[240:243]                                   2          1    Covered              
#         bin auto[244:247]                                   4          1    Covered              
#         bin auto[248:251]                                   2          1    Covered              
#         bin auto[252:255]                                   8          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                        81.2%        100    Uncovered            
#         covered/total bins:                                52         64                      
#         missing/total bins:                                12         64                      
#         % Hit:                                          81.2%        100                      
#         bin auto[0:3]                                       2          1    Covered              
#         bin auto[4:7]                                       4          1    Covered              
#         bin auto[8:11]                                      2          1    Covered              
#         bin auto[12:15]                                     4          1    Covered              
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     2          1    Covered              
#         bin auto[24:27]                                     6          1    Covered              
#         bin auto[28:31]                                     2          1    Covered              
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     8          1    Covered              
#         bin auto[52:55]                                     2          1    Covered              
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     2          1    Covered              
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                    12          1    Covered              
#         bin auto[72:75]                                     6          1    Covered              
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     6          1    Covered              
#         bin auto[84:87]                                     2          1    Covered              
#         bin auto[88:91]                                     4          1    Covered              
#         bin auto[92:95]                                     2          1    Covered              
#         bin auto[96:99]                                     6          1    Covered              
#         bin auto[100:103]                                   2          1    Covered              
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   2          1    Covered              
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   2          1    Covered              
#         bin auto[120:123]                                   6          1    Covered              
#         bin auto[124:127]                                   2          1    Covered              
#         bin auto[128:131]                                   4          1    Covered              
#         bin auto[132:135]                                   4          1    Covered              
#         bin auto[136:139]                                   2          1    Covered              
#         bin auto[140:143]                                   8          1    Covered              
#         bin auto[144:147]                                   8          1    Covered              
#         bin auto[148:151]                                   2          1    Covered              
#         bin auto[152:155]                                   2          1    Covered              
#         bin auto[156:159]                                   2          1    Covered              
#         bin auto[160:163]                                   4          1    Covered              
#         bin auto[164:167]                                   2          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   6          1    Covered              
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   6          1    Covered              
#         bin auto[192:195]                                   4          1    Covered              
#         bin auto[196:199]                                   2          1    Covered              
#         bin auto[200:203]                                   4          1    Covered              
#         bin auto[204:207]                                   2          1    Covered              
#         bin auto[208:211]                                   6          1    Covered              
#         bin auto[212:215]                                   6          1    Covered              
#         bin auto[216:219]                                   4          1    Covered              
#         bin auto[220:223]                                   4          1    Covered              
#         bin auto[224:227]                                   4          1    Covered              
#         bin auto[228:231]                                   4          1    Covered              
#         bin auto[232:235]                                   4          1    Covered              
#         bin auto[236:239]                                   6          1    Covered              
#         bin auto[240:243]                                   8          1    Covered              
#         bin auto[244:247]                                   8          1    Covered              
#         bin auto[248:251]                                   8          1    Covered              
#         bin auto[252:255]                                   4          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                         81.2%        100    Uncovered            
#         covered/total bins:                                52         64                      
#         missing/total bins:                                12         64                      
#         % Hit:                                          81.2%        100                      
#         bin auto[0:3]                                       6          1    Covered              
#         bin auto[4:7]                                       4          1    Covered              
#         bin auto[8:11]                                      8          1    Covered              
#         bin auto[12:15]                                     2          1    Covered              
#         bin auto[16:19]                                    10          1    Covered              
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     2          1    Covered              
#         bin auto[28:31]                                     4          1    Covered              
#         bin auto[32:35]                                     4          1    Covered              
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     6          1    Covered              
#         bin auto[44:47]                                     6          1    Covered              
#         bin auto[48:51]                                     6          1    Covered              
#         bin auto[52:55]                                     2          1    Covered              
#         bin auto[56:59]                                     8          1    Covered              
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                    10          1    Covered              
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     2          1    Covered              
#         bin auto[80:83]                                     2          1    Covered              
#         bin auto[84:87]                                     2          1    Covered              
#         bin auto[88:91]                                     4          1    Covered              
#         bin auto[92:95]                                     6          1    Covered              
#         bin auto[96:99]                                     8          1    Covered              
#         bin auto[100:103]                                   4          1    Covered              
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   4          1    Covered              
#         bin auto[112:115]                                   2          1    Covered              
#         bin auto[116:119]                                   6          1    Covered              
#         bin auto[120:123]                                   4          1    Covered              
#         bin auto[124:127]                                   4          1    Covered              
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   6          1    Covered              
#         bin auto[136:139]                                   4          1    Covered              
#         bin auto[140:143]                                   2          1    Covered              
#         bin auto[144:147]                                   6          1    Covered              
#         bin auto[148:151]                                   4          1    Covered              
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   4          1    Covered              
#         bin auto[160:163]                                   6          1    Covered              
#         bin auto[164:167]                                   2          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   4          1    Covered              
#         bin auto[176:179]                                   2          1    Covered              
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   2          1    Covered              
#         bin auto[196:199]                                   2          1    Covered              
#         bin auto[200:203]                                   2          1    Covered              
#         bin auto[204:207]                                   2          1    Covered              
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   4          1    Covered              
#         bin auto[216:219]                                   2          1    Covered              
#         bin auto[220:223]                                   2          1    Covered              
#         bin auto[224:227]                                   2          1    Covered              
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   4          1    Covered              
#         bin auto[236:239]                                   8          1    Covered              
#         bin auto[240:243]                                   2          1    Covered              
#         bin auto[244:247]                                   8          1    Covered              
#         bin auto[248:251]                                   4          1    Covered              
#         bin auto[252:255]                                   4          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       122          1    Covered              
#         bin auto[1]                                        98          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       114          1    Covered              
#         bin auto[1]                                       106          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       114          1    Covered              
#         bin auto[1]                                       106          1    Covered              
#     Coverpoint rgb_cg::iX_cp                            79.6%        100    Uncovered            
#         covered/total bins:                                51         64                      
#         missing/total bins:                                13         64                      
#         % Hit:                                          79.6%        100                      
#         bin auto[0:31]                                      2          1    Covered              
#         bin auto[32:63]                                     2          1    Covered              
#         bin auto[64:95]                                     2          1    Covered              
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   4          1    Covered              
#         bin auto[160:191]                                   2          1    Covered              
#         bin auto[192:223]                                   6          1    Covered              
#         bin auto[224:255]                                   4          1    Covered              
#         bin auto[256:287]                                   2          1    Covered              
#         bin auto[288:319]                                   2          1    Covered              
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   6          1    Covered              
#         bin auto[384:415]                                   6          1    Covered              
#         bin auto[416:447]                                   2          1    Covered              
#         bin auto[448:479]                                   4          1    Covered              
#         bin auto[480:511]                                   6          1    Covered              
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   2          1    Covered              
#         bin auto[576:607]                                   4          1    Covered              
#         bin auto[608:639]                                   2          1    Covered              
#         bin auto[640:671]                                   4          1    Covered              
#         bin auto[672:703]                                   2          1    Covered              
#         bin auto[704:735]                                   2          1    Covered              
#         bin auto[736:767]                                   4          1    Covered              
#         bin auto[768:799]                                   6          1    Covered              
#         bin auto[800:831]                                   4          1    Covered              
#         bin auto[832:863]                                   4          1    Covered              
#         bin auto[864:895]                                   2          1    Covered              
#         bin auto[896:927]                                   6          1    Covered              
#         bin auto[928:959]                                   4          1    Covered              
#         bin auto[960:991]                                   2          1    Covered              
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 4          1    Covered              
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                10          1    Covered              
#         bin auto[1120:1151]                                 6          1    Covered              
#         bin auto[1152:1183]                                10          1    Covered              
#         bin auto[1184:1215]                                 2          1    Covered              
#         bin auto[1216:1247]                                 4          1    Covered              
#         bin auto[1248:1279]                                 2          1    Covered              
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 4          1    Covered              
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                10          1    Covered              
#         bin auto[1408:1439]                                 2          1    Covered              
#         bin auto[1440:1471]                                 8          1    Covered              
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 2          1    Covered              
#         bin auto[1536:1567]                                 8          1    Covered              
#         bin auto[1568:1599]                                 6          1    Covered              
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 6          1    Covered              
#         bin auto[1664:1695]                                 2          1    Covered              
#         bin auto[1696:1727]                                 2          1    Covered              
#         bin auto[1728:1759]                                 2          1    Covered              
#         bin auto[1760:1791]                                 4          1    Covered              
#         bin auto[1792:1823]                                10          1    Covered              
#         bin auto[1824:1855]                                 6          1    Covered              
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 6          1    Covered              
#         bin auto[2016:2047]                                 6          1    Covered              
#     Coverpoint rgb_cg::iY_cp                            82.8%        100    Uncovered            
#         covered/total bins:                                53         64                      
#         missing/total bins:                                11         64                      
#         % Hit:                                          82.8%        100                      
#         bin auto[0:31]                                      4          1    Covered              
#         bin auto[32:63]                                     8          1    Covered              
#         bin auto[64:95]                                     6          1    Covered              
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   2          1    Covered              
#         bin auto[160:191]                                   4          1    Covered              
#         bin auto[192:223]                                   6          1    Covered              
#         bin auto[224:255]                                   2          1    Covered              
#         bin auto[256:287]                                   4          1    Covered              
#         bin auto[288:319]                                   2          1    Covered              
#         bin auto[320:351]                                  12          1    Covered              
#         bin auto[352:383]                                   4          1    Covered              
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   4          1    Covered              
#         bin auto[448:479]                                   2          1    Covered              
#         bin auto[480:511]                                   2          1    Covered              
#         bin auto[512:543]                                   2          1    Covered              
#         bin auto[544:575]                                   2          1    Covered              
#         bin auto[576:607]                                  12          1    Covered              
#         bin auto[608:639]                                   6          1    Covered              
#         bin auto[640:671]                                   2          1    Covered              
#         bin auto[672:703]                                   2          1    Covered              
#         bin auto[704:735]                                   8          1    Covered              
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   4          1    Covered              
#         bin auto[800:831]                                   4          1    Covered              
#         bin auto[832:863]                                   6          1    Covered              
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   2          1    Covered              
#         bin auto[960:991]                                   4          1    Covered              
#         bin auto[992:1023]                                  2          1    Covered              
#         bin auto[1024:1055]                                 6          1    Covered              
#         bin auto[1056:1087]                                 2          1    Covered              
#         bin auto[1088:1119]                                 8          1    Covered              
#         bin auto[1120:1151]                                 4          1    Covered              
#         bin auto[1152:1183]                                 8          1    Covered              
#         bin auto[1184:1215]                                 2          1    Covered              
#         bin auto[1216:1247]                                 6          1    Covered              
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 2          1    Covered              
#         bin auto[1312:1343]                                 4          1    Covered              
#         bin auto[1344:1375]                                 2          1    Covered              
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 4          1    Covered              
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 4          1    Covered              
#         bin auto[1536:1567]                                 4          1    Covered              
#         bin auto[1568:1599]                                 2          1    Covered              
#         bin auto[1600:1631]                                 2          1    Covered              
#         bin auto[1632:1663]                                 4          1    Covered              
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 6          1    Covered              
#         bin auto[1728:1759]                                 2          1    Covered              
#         bin auto[1760:1791]                                 6          1    Covered              
#         bin auto[1792:1823]                                 2          1    Covered              
#         bin auto[1824:1855]                                 2          1    Covered              
#         bin auto[1856:1887]                                 2          1    Covered              
#         bin auto[1888:1919]                                 6          1    Covered              
#         bin auto[1920:1951]                                 4          1    Covered              
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 2          1    Covered              
#         bin auto[2016:2047]                                 6          1    Covered              
#     Cross rgb_cg::#cross__0#                            64.0%        100    Uncovered            
#         covered/total bins:                                82        128                      
#         missing/total bins:                                46        128                      
#         % Hit:                                          64.0%        100                      
#         bin <auto[0:3],auto[0]>                             6          1    Covered              
#         bin <auto[8:11],auto[0]>                            2          1    Covered              
#         bin <auto[12:15],auto[0]>                           2          1    Covered              
#         bin <auto[20:23],auto[0]>                           2          1    Covered              
#         bin <auto[24:27],auto[0]>                           2          1    Covered              
#         bin <auto[28:31],auto[0]>                           2          1    Covered              
#         bin <auto[32:35],auto[0]>                           4          1    Covered              
#         bin <auto[40:43],auto[0]>                           2          1    Covered              
#         bin <auto[44:47],auto[0]>                           4          1    Covered              
#         bin <auto[48:51],auto[0]>                           2          1    Covered              
#         bin <auto[52:55],auto[0]>                           2          1    Covered              
#         bin <auto[60:63],auto[0]>                          10          1    Covered              
#         bin <auto[72:75],auto[0]>                           4          1    Covered              
#         bin <auto[76:79],auto[0]>                           2          1    Covered              
#         bin <auto[80:83],auto[0]>                           2          1    Covered              
#         bin <auto[84:87],auto[0]>                           2          1    Covered              
#         bin <auto[88:91],auto[0]>                           6          1    Covered              
#         bin <auto[104:107],auto[0]>                         2          1    Covered              
#         bin <auto[112:115],auto[0]>                         2          1    Covered              
#         bin <auto[116:119],auto[0]>                         2          1    Covered              
#         bin <auto[120:123],auto[0]>                         4          1    Covered              
#         bin <auto[124:127],auto[0]>                         2          1    Covered              
#         bin <auto[128:131],auto[0]>                         2          1    Covered              
#         bin <auto[144:147],auto[0]>                         2          1    Covered              
#         bin <auto[148:151],auto[0]>                         2          1    Covered              
#         bin <auto[156:159],auto[0]>                         4          1    Covered              
#         bin <auto[160:163],auto[0]>                         2          1    Covered              
#         bin <auto[164:167],auto[0]>                         2          1    Covered              
#         bin <auto[172:175],auto[0]>                         4          1    Covered              
#         bin <auto[188:191],auto[0]>                         2          1    Covered              
#         bin <auto[192:195],auto[0]>                         6          1    Covered              
#         bin <auto[212:215],auto[0]>                         2          1    Covered              
#         bin <auto[220:223],auto[0]>                         2          1    Covered              
#         bin <auto[224:227],auto[0]>                         2          1    Covered              
#         bin <auto[228:231],auto[0]>                         6          1    Covered              
#         bin <auto[236:239],auto[0]>                         2          1    Covered              
#         bin <auto[240:243],auto[0]>                         2          1    Covered              
#         bin <auto[252:255],auto[0]>                         4          1    Covered              
#         bin <auto[4:7],auto[1]>                             2          1    Covered              
#         bin <auto[8:11],auto[1]>                            2          1    Covered              
#         bin <auto[12:15],auto[1]>                           2          1    Covered              
#         bin <auto[16:19],auto[1]>                           2          1    Covered              
#         bin <auto[24:27],auto[1]>                           2          1    Covered              
#         bin <auto[28:31],auto[1]>                           2          1    Covered              
#         bin <auto[32:35],auto[1]>                           2          1    Covered              
#         bin <auto[36:39],auto[1]>                           4          1    Covered              
#         bin <auto[44:47],auto[1]>                           2          1    Covered              
#         bin <auto[48:51],auto[1]>                           2          1    Covered              
#         bin <auto[52:55],auto[1]>                           2          1    Covered              
#         bin <auto[56:59],auto[1]>                           4          1    Covered              
#         bin <auto[64:67],auto[1]>                           2          1    Covered              
#         bin <auto[72:75],auto[1]>                           2          1    Covered              
#         bin <auto[76:79],auto[1]>                           2          1    Covered              
#         bin <auto[84:87],auto[1]>                           2          1    Covered              
#         bin <auto[88:91],auto[1]>                           2          1    Covered              
#         bin <auto[92:95],auto[1]>                           2          1    Covered              
#         bin <auto[96:99],auto[1]>                           4          1    Covered              
#         bin <auto[100:103],auto[1]>                         2          1    Covered              
#         bin <auto[104:107],auto[1]>                         2          1    Covered              
#         bin <auto[108:111],auto[1]>                         2          1    Covered              
#         bin <auto[112:115],auto[1]>                         2          1    Covered              
#         bin <auto[128:131],auto[1]>                         2          1    Covered              
#         bin <auto[140:143],auto[1]>                         2          1    Covered              
#         bin <auto[148:151],auto[1]>                         2          1    Covered              
#         bin <auto[152:155],auto[1]>                         2          1    Covered              
#         bin <auto[156:159],auto[1]>                         2          1    Covered              
#         bin <auto[164:167],auto[1]>                         2          1    Covered              
#         bin <auto[168:171],auto[1]>                         2          1    Covered              
#         bin <auto[176:179],auto[1]>                         2          1    Covered              
#         bin <auto[180:183],auto[1]>                         4          1    Covered              
#         bin <auto[184:187],auto[1]>                         2          1    Covered              
#         bin <auto[192:195],auto[1]>                         2          1    Covered              
#         bin <auto[196:199],auto[1]>                         4          1    Covered              
#         bin <auto[208:211],auto[1]>                         4          1    Covered              
#         bin <auto[212:215],auto[1]>                         4          1    Covered              
#         bin <auto[220:223],auto[1]>                         2          1    Covered              
#         bin <auto[228:231],auto[1]>                         2          1    Covered              
#         bin <auto[232:235],auto[1]>                         2          1    Covered              
#         bin <auto[236:239],auto[1]>                         2          1    Covered              
#         bin <auto[244:247],auto[1]>                         4          1    Covered              
#         bin <auto[248:251],auto[1]>                         2          1    Covered              
#         bin <auto[252:255],auto[1]>                         4          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 23.2%  COVERGROUP TYPES: 4
# End time: 03:55:46 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1879 : /socTest_pkg/random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1914 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1946 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1950 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1980 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2066 : work.socTest_pkg::random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2161 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test2/index.html
# End time: 03:55:51 on Aug 24,2019, Elapsed time: 0:00:21
# Errors: 10, Warnings: 65
# vsim top_optimized -coverage "+UVM_TESTNAME=axi4_stream_test" 
# Start time: 03:55:51 on Aug 24,2019
# Loading sv_std.std
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axi4l_if(fast)
# Loading work.tp_if(fast)
# Loading work.top(fast)
# Loading work.axi4l_if(fast)
# Loading work.axi4s_if(fast)
# Loading work.rgb_if(fast)
# Loading work.tp_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.portspackage
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.camerarawtorgb(arch_imp)#1
# Loading work.camerarawdata(arch_imp)#1
# Loading work.datataps(arch)#1
# Loading work.tap_buffer(arch)#1
# Loading work.rawtorgb(arch)#1
# Loading work.videostream(arch_imp)#1
# Loading work.frameprocess(arch)#1
# ** Warning: (vsim-3473) Component instance "colorCorrectionInst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "sobelFilterInst : sobelFilter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "edgeObjectsInst : edgeObjects" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.sharpfilter(arch)#1
# Loading work.buffer_controller(arch)#1
# Loading work.tap_buffer(arch)#2
# Loading work.sharpmac(arch)#1
# Loading work.blurfilter(arch)#1
# Loading work.blurmac(arch)#1
# Loading work.blurfilter(arch)#2
# ** Warning: (vsim-3473) Component instance "colorCorrection1Inst : colorCorrection" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsv_blur4xInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading work.detect(arch)#1
# Loading work.pointofinterest(arch)#1
# ** Warning: (vsim-3473) Component instance "gridLockFifoInt : gridLockFifo" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst File: ../modules/dut/pointOfInterest.vhd
# ** Warning: (vsim-3473) Component instance "hslInst : hsl_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# ** Warning: (vsim-3473) Component instance "hsvInst : hsv_c" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst File: ../modules/dut/frameProcess.vhd
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.digiclk(behavioral)#1
# Loading work.mwrrd(behavioral)#1
# Loading work.videoselect(behavioral)#1
# ** Warning: (vsim-3473) Component instance "ycbcrInst : rgb_ycbcr" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst File: ../modules/dut/videoSelect.vhd
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.axisexternal(arch_imp)#1
# Loading work.videoprocess_v1_0_rgb_m_axis(arch_imp)#1
# Loading work.videoprocess_v1_0_config(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2247): Variable '/top/rgb_vif/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/rgb_vif File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.red(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.green(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst/oRgb.blue(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst/rdRegsOut.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg18(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg18(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg19(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg19(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg20(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg20(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg21(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg21(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg22(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg22(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg23(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg23(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg24(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg24(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg25(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg25(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg26(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg26(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/oRdRegs.cfigReg27(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /top/vfp_dut/dutVFP_v1Inst/rdRegs.cfigReg27(31 downto 0).
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/axi4s_vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/axi4s_vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 0  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst
# UVM_INFO @ 0: reporter [RNTST] Running test axi4_stream_test...
# ---------------------------------------------------------------------
# Name                        Type                          Size  Value
# ---------------------------------------------------------------------
# uvm_test_top                axi4_stream_test              -     @488 
#   axi4_env                  axi4_stream_env               -     @495 
#     axi4_req                axi4_stream_ax_monitor        -     @558 
#       axi4_port             uvm_analysis_imp              -     @573 
#       item_collected_port   uvm_analysis_port             -     @565 
#     axi4_stream_master_agt  axi4_stream_master_agent      -     @525 
#       axi4_master_driver    axi4_stream_master_driver     -     @692 
#         rsp_port            uvm_analysis_port             -     @707 
#         seq_item_port       uvm_seq_item_pull_port        -     @699 
#       axi_sequencer         axi4_stream_master_sequencer  -     @583 
#         rsp_export          uvm_analysis_export           -     @590 
#         seq_item_export     uvm_seq_item_pull_imp         -     @684 
#         arbitration_queue   array                         0     -    
#         lock_queue          array                         0     -    
#         num_last_reqs       integral                      32    'd1  
#         num_last_rsps       integral                      32    'd1  
#     axi4_stream_slave_agt   axi4_stream_slave_agent       -     @534 
#       axi4_slave_driver     axi4_stream_slave_driver      -     @722 
#         rsp_port            uvm_analysis_port             -     @737 
#         seq_item_port       uvm_seq_item_pull_port        -     @729 
#     item_collected_port     uvm_analysis_port             -     @512 
#     monitor                 axi4_stream_monitor           -     @542 
#       item_collected_port   uvm_analysis_port             -     @549 
#     id                      integral                      32    'h0  
#     axi4_stream_cfg         axi4_stream_agents_config     -     @502 
#     axi4_stream_master_agt  axi4_stream_master_agent      -     @525 
#       axi4_master_driver    axi4_stream_master_driver     -     @692 
#         rsp_port            uvm_analysis_port             -     @707 
#         seq_item_port       uvm_seq_item_pull_port        -     @699 
#       axi_sequencer         axi4_stream_master_sequencer  -     @583 
#         rsp_export          uvm_analysis_export           -     @590 
#         seq_item_export     uvm_seq_item_pull_imp         -     @684 
#         arbitration_queue   array                         0     -    
#         lock_queue          array                         0     -    
#         num_last_reqs       integral                      32    'd1  
#         num_last_rsps       integral                      32    'd1  
#     axi4_stream_slave_agt   axi4_stream_slave_agent       -     @534 
#       axi4_slave_driver     axi4_stream_slave_driver      -     @722 
#         rsp_port            uvm_analysis_port             -     @737 
#         seq_item_port       uvm_seq_item_pull_port        -     @729 
#     monitor                 axi4_stream_monitor           -     @542 
#       item_collected_port   uvm_analysis_port             -     @549 
#     axi4_req                axi4_stream_ax_monitor        -     @558 
#       axi4_port             uvm_analysis_imp              -     @573 
#       item_collected_port   uvm_analysis_port             -     @565 
# ---------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_fdut
#   template_monitor_predict
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   top_sequence
#   tp_transaction
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 1  Instance: /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst
# UVM_INFO ../modules/top.sv(1460) @ 1000: uvm_test_top.axi4_env.monitor [axi4_stream_monitor] coming out of reset
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11310: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [axi4_stream_monitor]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11310 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:56:09 on Aug 24,2019
# vcover report axi4_stream_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                            35.8%        100    Uncovered            
#     covered/total bins:                                    28        544                      
#     missing/total bins:                                   516        544                      
#     % Hit:                                               5.1%        100                      
#     Coverpoint axi4_cg::T_VALID                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID             51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                     28.5%        100    Uncovered            
#         covered/total bins:                                 4         14                      
#         missing/total bins:                                10         14                      
#         % Hit:                                          28.5%        100                      
#     Cross axi4_cg::CASES_VALID_READY                    50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4               35.8%        100    Uncovered            
#     covered/total bins:                                    28        544                      
#     missing/total bins:                                   516        544                      
#     % Hit:                                               5.1%        100                      
#     Coverpoint T_VALID                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                      1031          1    Covered              
#         bin auto[1]                                       100          1    Covered              
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                      1030          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#         bin transactions_single                            89          1    Covered              
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   5          1    Covered              
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                              95          1    Covered              
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                      51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#         bin short_ready_time[1[*1]=>3]                     95          1    Covered              
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                     92          1    Covered              
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                     87          1    Covered              
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                     80          1    Covered              
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                     76          1    Covered              
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                    72          1    Covered              
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                    66          1    Covered              
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                    61          1    Covered              
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                    55          1    Covered              
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                   52          1    Covered              
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                   46          1    Covered              
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                   38          1    Covered              
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                   32          1    Covered              
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                   24          1    Covered              
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                   18          1    Covered              
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                14          1    Covered              
#     Coverpoint TRANSITIONS                              28.5%        100    Uncovered            
#         covered/total bins:                                 4         14                      
#         missing/total bins:                                10         14                      
#         % Hit:                                          28.5%        100                      
#         bin transition[3=>3]                                5          1    Covered              
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                               94          1    Covered              
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                               95          1    Covered              
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                              835          1    Covered              
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                             50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin <auto[0],auto[1]>                             930          1    Covered              
#         bin <auto[1],auto[1]>                             100          1    Covered              
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
# 
# TOTAL COVERGROUP COVERAGE: 35.8%  COVERGROUP TYPES: 1
# End time: 03:56:09 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 39 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 62 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 65 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 64 : /top/template_dut'...
# Generating 'Scope 16 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 78 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 143 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 151 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 159 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 167 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 17 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 109 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 19 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 175 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 15 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 77 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 229 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 237 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 245 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 253 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 261 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 272 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 283 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 22 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 190 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 333 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 341 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 349 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 357 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 365 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 372 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 379 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 294 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 425 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 433 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 441 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 449 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 457 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 464 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 471 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 386 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 517 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 525 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 533 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 541 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 549 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 556 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 563 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 478 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 609 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 617 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 625 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 633 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 641 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 648 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 655 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 570 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 662 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 28 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 668 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 21 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 188 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 29 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 690 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 697 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 31 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 698 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.videostream(arch_imp)'...
# Generating 'Scope 187 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 706 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 34 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 721 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 743 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 35 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 757 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.axisexternal(arch_imp)'...
# Generating 'Scope 720 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 76 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 75 : /top/vfp_dut'...
# Generating 'Scope 36 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 872 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 871 : /top/rgb_dut'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 37 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1901 : /socTest_pkg/axi4_stream_master_sequence/body/#ublk#215236535#773'...
# Generating 'Assertions'...
# Generating 'Scope 1972 : /socTest_pkg/axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1832 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2071 : work.socTest_pkg::axi4_stream_master_sequence/body/#ublk#215236535#773'...
# Generating 'Assertions'...
# Generating 'Scope 2136 : work.socTest_pkg::axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating 'Scope 18 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 23 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 26 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/index.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/axi4_stream_test/index.html
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:56:13 on Aug 24,2019
# vcover merge SystemCoverage.ucdb template_test.ucdb axiLite_test.ucdb rgb_test.ucdb rgb_test1.ucdb rgb_test2.ucdb axi4_stream_test.ucdb 
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Merging file template_test.ucdb
# Merging file axiLite_test.ucdb
# Merging file rgb_test.ucdb
# Merging file rgb_test1.ucdb
# Merging file rgb_test2.ucdb
# Merging file axi4_stream_test.ucdb
# Writing merged result to SystemCoverage.ucdb
# 
# End time: 03:56:13 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:56:13 on Aug 24,2019
# vcover report SystemCoverage.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/axi4s_vif/axi4_cg                            35.8%        100    Uncovered            
#     covered/total bins:                                    28        544                      
#     missing/total bins:                                   516        544                      
#     % Hit:                                               5.1%        100                      
#     Coverpoint axi4_cg::T_VALID                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::T_READY                         50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID             51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                     28.5%        100    Uncovered            
#         covered/total bins:                                 4         14                      
#         missing/total bins:                                10         14                      
#         % Hit:                                          28.5%        100                      
#     Cross axi4_cg::CASES_VALID_READY                    50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#  Covergroup instance \/top/axi4s_vif/axi4               35.8%        100    Uncovered            
#     covered/total bins:                                    28        544                      
#     missing/total bins:                                   516        544                      
#     % Hit:                                               5.1%        100                      
#     Coverpoint T_VALID                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                      1031          1    Covered              
#         bin auto[1]                                       100          1    Covered              
#     Coverpoint T_READY                                  50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                    658330          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#         bin transactions_single                            89          1    Covered              
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   5          1    Covered              
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                              95          1    Covered              
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                      51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#         bin short_ready_time[1[*1]=>3]                     95          1    Covered              
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                     92          1    Covered              
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                     87          1    Covered              
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                     80          1    Covered              
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                     76          1    Covered              
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                    72          1    Covered              
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                    66          1    Covered              
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                    61          1    Covered              
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                    55          1    Covered              
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                   52          1    Covered              
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                   46          1    Covered              
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                   38          1    Covered              
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                   32          1    Covered              
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                   24          1    Covered              
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                   18          1    Covered              
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                14          1    Covered              
#     Coverpoint TRANSITIONS                              28.5%        100    Uncovered            
#         covered/total bins:                                 4         14                      
#         missing/total bins:                                10         14                      
#         % Hit:                                          28.5%        100                      
#         bin transition[3=>3]                                5          1    Covered              
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                               94          1    Covered              
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                               95          1    Covered              
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                              835          1    Covered              
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                             50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin <auto[0],auto[1]>                             930          1    Covered              
#         bin <auto[1],auto[1]>                             100          1    Covered              
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_predict/template_cg 
#                                                         52.0%        100    Uncovered            
#     covered/total bins:                                    10         24                      
#     missing/total bins:                                    14         24                      
#     % Hit:                                              41.6%        100                      
#     Coverpoint template_cg::ina_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                        48          1    Covered              
#         bin auto[1]                                        52          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                      75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#         bin auto[0]                                        47          1    Covered              
#         bin auto[1]                                        52          1    Covered              
#         bin auto[2]                                         1          1    Covered              
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                       31.2%        100    Uncovered            
#         covered/total bins:                                 5         16                      
#         missing/total bins:                                11         16                      
#         % Hit:                                          31.2%        100                      
#         bin <auto[0],auto[0]>                              23          1    Covered              
#         bin <auto[1],auto[0]>                              24          1    Covered              
#         bin <auto[0],auto[1]>                              24          1    Covered              
#         bin <auto[1],auto[1]>                              28          1    Covered              
#         bin <auto[0],auto[2]>                               1          1    Covered              
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_predict
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           1.5%        100    Uncovered            
#     covered/total bins:                                     2        128                      
#     missing/total bins:                                   126        128                      
#     % Hit:                                               1.5%        100                      
#     Coverpoint aL_cg::WDATA_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   35303          1    Covered              
#         bin auto[4:7]                                    9572          1    Covered              
#         bin auto[8:11]                                   9742          1    Covered              
#         bin auto[12:15]                                  9892          1    Covered              
#         bin auto[16:19]                                  9720          1    Covered              
#         bin auto[20:23]                                  9498          1    Covered              
#         bin auto[24:27]                                  9852          1    Covered              
#         bin auto[28:31]                                  9552          1    Covered              
#         bin auto[32:35]                                  9638          1    Covered              
#         bin auto[36:39]                                  9668          1    Covered              
#         bin auto[40:43]                                  9860          1    Covered              
#         bin auto[44:47]                                  9744          1    Covered              
#         bin auto[48:51]                                  9918          1    Covered              
#         bin auto[52:55]                                  9752          1    Covered              
#         bin auto[56:59]                                  9668          1    Covered              
#         bin auto[60:63]                                  9658          1    Covered              
#         bin auto[64:67]                                  9926          1    Covered              
#         bin auto[68:71]                                  9466          1    Covered              
#         bin auto[72:75]                                  9714          1    Covered              
#         bin auto[76:79]                                  9690          1    Covered              
#         bin auto[80:83]                                  9726          1    Covered              
#         bin auto[84:87]                                  9606          1    Covered              
#         bin auto[88:91]                                  9978          1    Covered              
#         bin auto[92:95]                                  9742          1    Covered              
#         bin auto[96:99]                                  9772          1    Covered              
#         bin auto[100:103]                                9812          1    Covered              
#         bin auto[104:107]                                9900          1    Covered              
#         bin auto[108:111]                                9768          1    Covered              
#         bin auto[112:115]                                9596          1    Covered              
#         bin auto[116:119]                                9650          1    Covered              
#         bin auto[120:123]                                9724          1    Covered              
#         bin auto[124:127]                                9518          1    Covered              
#         bin auto[128:131]                                9660          1    Covered              
#         bin auto[132:135]                                9600          1    Covered              
#         bin auto[136:139]                                9840          1    Covered              
#         bin auto[140:143]                                9620          1    Covered              
#         bin auto[144:147]                                9616          1    Covered              
#         bin auto[148:151]                                9828          1    Covered              
#         bin auto[152:155]                                9688          1    Covered              
#         bin auto[156:159]                                9664          1    Covered              
#         bin auto[160:163]                                9808          1    Covered              
#         bin auto[164:167]                                9782          1    Covered              
#         bin auto[168:171]                                9630          1    Covered              
#         bin auto[172:175]                                9606          1    Covered              
#         bin auto[176:179]                                9800          1    Covered              
#         bin auto[180:183]                                9714          1    Covered              
#         bin auto[184:187]                                9732          1    Covered              
#         bin auto[188:191]                                9736          1    Covered              
#         bin auto[192:195]                                9832          1    Covered              
#         bin auto[196:199]                                9800          1    Covered              
#         bin auto[200:203]                                9576          1    Covered              
#         bin auto[204:207]                                9886          1    Covered              
#         bin auto[208:211]                                9614          1    Covered              
#         bin auto[212:215]                                9512          1    Covered              
#         bin auto[216:219]                                9876          1    Covered              
#         bin auto[220:223]                                9652          1    Covered              
#         bin auto[224:227]                                9688          1    Covered              
#         bin auto[228:231]                                9930          1    Covered              
#         bin auto[232:235]                                9928          1    Covered              
#         bin auto[236:239]                                9514          1    Covered              
#         bin auto[240:243]                                9830          1    Covered              
#         bin auto[244:247]                                9806          1    Covered              
#         bin auto[248:251]                               19733          1    Covered              
#         bin auto[252:255]                                9676          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   35337          1    Covered              
#         bin auto[4:7]                                    9622          1    Covered              
#         bin auto[8:11]                                   9560          1    Covered              
#         bin auto[12:15]                                 10004          1    Covered              
#         bin auto[16:19]                                  9692          1    Covered              
#         bin auto[20:23]                                  9622          1    Covered              
#         bin auto[24:27]                                  9758          1    Covered              
#         bin auto[28:31]                                  9646          1    Covered              
#         bin auto[32:35]                                  9784          1    Covered              
#         bin auto[36:39]                                  9870          1    Covered              
#         bin auto[40:43]                                  9772          1    Covered              
#         bin auto[44:47]                                  9482          1    Covered              
#         bin auto[48:51]                                  9606          1    Covered              
#         bin auto[52:55]                                  9490          1    Covered              
#         bin auto[56:59]                                  9470          1    Covered              
#         bin auto[60:63]                                  9694          1    Covered              
#         bin auto[64:67]                                  9690          1    Covered              
#         bin auto[68:71]                                  9730          1    Covered              
#         bin auto[72:75]                                  9818          1    Covered              
#         bin auto[76:79]                                  9838          1    Covered              
#         bin auto[80:83]                                  9704          1    Covered              
#         bin auto[84:87]                                  9482          1    Covered              
#         bin auto[88:91]                                  9674          1    Covered              
#         bin auto[92:95]                                  9762          1    Covered              
#         bin auto[96:99]                                  9774          1    Covered              
#         bin auto[100:103]                                9702          1    Covered              
#         bin auto[104:107]                                9604          1    Covered              
#         bin auto[108:111]                                9784          1    Covered              
#         bin auto[112:115]                                9828          1    Covered              
#         bin auto[116:119]                                9738          1    Covered              
#         bin auto[120:123]                                9842          1    Covered              
#         bin auto[124:127]                                9862          1    Covered              
#         bin auto[128:131]                                9834          1    Covered              
#         bin auto[132:135]                                9772          1    Covered              
#         bin auto[136:139]                                9804          1    Covered              
#         bin auto[140:143]                                9762          1    Covered              
#         bin auto[144:147]                                9776          1    Covered              
#         bin auto[148:151]                                9814          1    Covered              
#         bin auto[152:155]                                9722          1    Covered              
#         bin auto[156:159]                                9652          1    Covered              
#         bin auto[160:163]                                9930          1    Covered              
#         bin auto[164:167]                                9770          1    Covered              
#         bin auto[168:171]                                9414          1    Covered              
#         bin auto[172:175]                                9632          1    Covered              
#         bin auto[176:179]                                9394          1    Covered              
#         bin auto[180:183]                                9742          1    Covered              
#         bin auto[184:187]                                9658          1    Covered              
#         bin auto[188:191]                               19853          1    Covered              
#         bin auto[192:195]                                9670          1    Covered              
#         bin auto[196:199]                                9850          1    Covered              
#         bin auto[200:203]                               10024          1    Covered              
#         bin auto[204:207]                                9748          1    Covered              
#         bin auto[208:211]                                9926          1    Covered              
#         bin auto[212:215]                                9954          1    Covered              
#         bin auto[216:219]                                9758          1    Covered              
#         bin auto[220:223]                                9602          1    Covered              
#         bin auto[224:227]                                9710          1    Covered              
#         bin auto[228:231]                                9530          1    Covered              
#         bin auto[232:235]                                9708          1    Covered              
#         bin auto[236:239]                                9680          1    Covered              
#         bin auto[240:243]                                9712          1    Covered              
#         bin auto[244:247]                                9650          1    Covered              
#         bin auto[248:251]                                9794          1    Covered              
#         bin auto[252:255]                                9716          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   35147          1    Covered              
#         bin auto[4:7]                                    9804          1    Covered              
#         bin auto[8:11]                                   9862          1    Covered              
#         bin auto[12:15]                                  9560          1    Covered              
#         bin auto[16:19]                                  9828          1    Covered              
#         bin auto[20:23]                                  9686          1    Covered              
#         bin auto[24:27]                                 10058          1    Covered              
#         bin auto[28:31]                                  9872          1    Covered              
#         bin auto[32:35]                                  9572          1    Covered              
#         bin auto[36:39]                                  9592          1    Covered              
#         bin auto[40:43]                                  9686          1    Covered              
#         bin auto[44:47]                                  9864          1    Covered              
#         bin auto[48:51]                                  9902          1    Covered              
#         bin auto[52:55]                                  9782          1    Covered              
#         bin auto[56:59]                                  9832          1    Covered              
#         bin auto[60:63]                                  9880          1    Covered              
#         bin auto[64:67]                                  9664          1    Covered              
#         bin auto[68:71]                                  9884          1    Covered              
#         bin auto[72:75]                                  9698          1    Covered              
#         bin auto[76:79]                                  9916          1    Covered              
#         bin auto[80:83]                                  9820          1    Covered              
#         bin auto[84:87]                                  9604          1    Covered              
#         bin auto[88:91]                                  9832          1    Covered              
#         bin auto[92:95]                                  9654          1    Covered              
#         bin auto[96:99]                                  9832          1    Covered              
#         bin auto[100:103]                                9762          1    Covered              
#         bin auto[104:107]                                9650          1    Covered              
#         bin auto[108:111]                                9886          1    Covered              
#         bin auto[112:115]                                9666          1    Covered              
#         bin auto[116:119]                                9400          1    Covered              
#         bin auto[120:123]                                9822          1    Covered              
#         bin auto[124:127]                                9930          1    Covered              
#         bin auto[128:131]                                9656          1    Covered              
#         bin auto[132:135]                                9452          1    Covered              
#         bin auto[136:139]                                9650          1    Covered              
#         bin auto[140:143]                                9762          1    Covered              
#         bin auto[144:147]                                9744          1    Covered              
#         bin auto[148:151]                                9826          1    Covered              
#         bin auto[152:155]                                9760          1    Covered              
#         bin auto[156:159]                                9624          1    Covered              
#         bin auto[160:163]                                9736          1    Covered              
#         bin auto[164:167]                                9514          1    Covered              
#         bin auto[168:171]                               19275          1    Covered              
#         bin auto[172:175]                                9752          1    Covered              
#         bin auto[176:179]                                9662          1    Covered              
#         bin auto[180:183]                                9722          1    Covered              
#         bin auto[184:187]                                9722          1    Covered              
#         bin auto[188:191]                                9690          1    Covered              
#         bin auto[192:195]                                9688          1    Covered              
#         bin auto[196:199]                                9612          1    Covered              
#         bin auto[200:203]                                9794          1    Covered              
#         bin auto[204:207]                                9338          1    Covered              
#         bin auto[208:211]                                9804          1    Covered              
#         bin auto[212:215]                                9690          1    Covered              
#         bin auto[216:219]                                9910          1    Covered              
#         bin auto[220:223]                                9632          1    Covered              
#         bin auto[224:227]                                9680          1    Covered              
#         bin auto[228:231]                                9652          1    Covered              
#         bin auto[232:235]                                9706          1    Covered              
#         bin auto[236:239]                                9660          1    Covered              
#         bin auto[240:243]                                9624          1    Covered              
#         bin auto[244:247]                                9894          1    Covered              
#         bin auto[248:251]                                9974          1    Covered              
#         bin auto[252:255]                                9650          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    346320          1    Covered              
#         bin auto[1]                                    311482          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    346742          1    Covered              
#         bin auto[1]                                    311060          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    346072          1    Covered              
#         bin auto[1]                                    311730          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                  35515          1    Covered              
#         bin auto[32:63]                                  9556          1    Covered              
#         bin auto[64:95]                                  9558          1    Covered              
#         bin auto[96:127]                                 9892          1    Covered              
#         bin auto[128:159]                                9628          1    Covered              
#         bin auto[160:191]                                9842          1    Covered              
#         bin auto[192:223]                                9866          1    Covered              
#         bin auto[224:255]                                9828          1    Covered              
#         bin auto[256:287]                                9826          1    Covered              
#         bin auto[288:319]                                9788          1    Covered              
#         bin auto[320:351]                                9566          1    Covered              
#         bin auto[352:383]                                9664          1    Covered              
#         bin auto[384:415]                                9702          1    Covered              
#         bin auto[416:447]                                9524          1    Covered              
#         bin auto[448:479]                                9864          1    Covered              
#         bin auto[480:511]                                9562          1    Covered              
#         bin auto[512:543]                                9518          1    Covered              
#         bin auto[544:575]                                9768          1    Covered              
#         bin auto[576:607]                                9850          1    Covered              
#         bin auto[608:639]                                9922          1    Covered              
#         bin auto[640:671]                                9812          1    Covered              
#         bin auto[672:703]                                9776          1    Covered              
#         bin auto[704:735]                                9722          1    Covered              
#         bin auto[736:767]                                9550          1    Covered              
#         bin auto[768:799]                                9732          1    Covered              
#         bin auto[800:831]                                9886          1    Covered              
#         bin auto[832:863]                                9476          1    Covered              
#         bin auto[864:895]                                9848          1    Covered              
#         bin auto[896:927]                                9618          1    Covered              
#         bin auto[928:959]                                9778          1    Covered              
#         bin auto[960:991]                                9880          1    Covered              
#         bin auto[992:1023]                               9846          1    Covered              
#         bin auto[1024:1055]                              9662          1    Covered              
#         bin auto[1056:1087]                              9700          1    Covered              
#         bin auto[1088:1119]                              9450          1    Covered              
#         bin auto[1120:1151]                              9780          1    Covered              
#         bin auto[1152:1183]                              9604          1    Covered              
#         bin auto[1184:1215]                             19715          1    Covered              
#         bin auto[1216:1247]                              9586          1    Covered              
#         bin auto[1248:1279]                              9762          1    Covered              
#         bin auto[1280:1311]                              9648          1    Covered              
#         bin auto[1312:1343]                              9840          1    Covered              
#         bin auto[1344:1375]                              9966          1    Covered              
#         bin auto[1376:1407]                              9656          1    Covered              
#         bin auto[1408:1439]                              9736          1    Covered              
#         bin auto[1440:1471]                              9436          1    Covered              
#         bin auto[1472:1503]                              9734          1    Covered              
#         bin auto[1504:1535]                              9850          1    Covered              
#         bin auto[1536:1567]                              9798          1    Covered              
#         bin auto[1568:1599]                              9590          1    Covered              
#         bin auto[1600:1631]                              9732          1    Covered              
#         bin auto[1632:1663]                              9764          1    Covered              
#         bin auto[1664:1695]                              9778          1    Covered              
#         bin auto[1696:1727]                              9710          1    Covered              
#         bin auto[1728:1759]                              9374          1    Covered              
#         bin auto[1760:1791]                              9826          1    Covered              
#         bin auto[1792:1823]                              9524          1    Covered              
#         bin auto[1824:1855]                              9760          1    Covered              
#         bin auto[1856:1887]                              9874          1    Covered              
#         bin auto[1888:1919]                              9644          1    Covered              
#         bin auto[1920:1951]                              9796          1    Covered              
#         bin auto[1952:1983]                              9684          1    Covered              
#         bin auto[1984:2015]                              9868          1    Covered              
#         bin auto[2016:2047]                              9792          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                  35441          1    Covered              
#         bin auto[32:63]                                  9596          1    Covered              
#         bin auto[64:95]                                  9570          1    Covered              
#         bin auto[96:127]                                 9806          1    Covered              
#         bin auto[128:159]                                9542          1    Covered              
#         bin auto[160:191]                                9852          1    Covered              
#         bin auto[192:223]                                9790          1    Covered              
#         bin auto[224:255]                                9864          1    Covered              
#         bin auto[256:287]                                9670          1    Covered              
#         bin auto[288:319]                                9510          1    Covered              
#         bin auto[320:351]                                9846          1    Covered              
#         bin auto[352:383]                                9612          1    Covered              
#         bin auto[384:415]                                9916          1    Covered              
#         bin auto[416:447]                                9870          1    Covered              
#         bin auto[448:479]                                9994          1    Covered              
#         bin auto[480:511]                                9742          1    Covered              
#         bin auto[512:543]                                9764          1    Covered              
#         bin auto[544:575]                                9572          1    Covered              
#         bin auto[576:607]                                9508          1    Covered              
#         bin auto[608:639]                                9746          1    Covered              
#         bin auto[640:671]                                9636          1    Covered              
#         bin auto[672:703]                                9560          1    Covered              
#         bin auto[704:735]                                9884          1    Covered              
#         bin auto[736:767]                                9924          1    Covered              
#         bin auto[768:799]                                9788          1    Covered              
#         bin auto[800:831]                                9966          1    Covered              
#         bin auto[832:863]                                9440          1    Covered              
#         bin auto[864:895]                                9610          1    Covered              
#         bin auto[896:927]                                9760          1    Covered              
#         bin auto[928:959]                                9614          1    Covered              
#         bin auto[960:991]                                9898          1    Covered              
#         bin auto[992:1023]                               9642          1    Covered              
#         bin auto[1024:1055]                              9702          1    Covered              
#         bin auto[1056:1087]                              9828          1    Covered              
#         bin auto[1088:1119]                              9922          1    Covered              
#         bin auto[1120:1151]                              9786          1    Covered              
#         bin auto[1152:1183]                              9712          1    Covered              
#         bin auto[1184:1215]                              9724          1    Covered              
#         bin auto[1216:1247]                              9748          1    Covered              
#         bin auto[1248:1279]                              9680          1    Covered              
#         bin auto[1280:1311]                              9762          1    Covered              
#         bin auto[1312:1343]                              9558          1    Covered              
#         bin auto[1344:1375]                              9988          1    Covered              
#         bin auto[1376:1407]                              9612          1    Covered              
#         bin auto[1408:1439]                              9680          1    Covered              
#         bin auto[1440:1471]                              9772          1    Covered              
#         bin auto[1472:1503]                              9626          1    Covered              
#         bin auto[1504:1535]                              9658          1    Covered              
#         bin auto[1536:1567]                              9632          1    Covered              
#         bin auto[1568:1599]                              9722          1    Covered              
#         bin auto[1600:1631]                             19893          1    Covered              
#         bin auto[1632:1663]                              9578          1    Covered              
#         bin auto[1664:1695]                              9646          1    Covered              
#         bin auto[1696:1727]                              9692          1    Covered              
#         bin auto[1728:1759]                              9784          1    Covered              
#         bin auto[1760:1791]                              9764          1    Covered              
#         bin auto[1792:1823]                              9506          1    Covered              
#         bin auto[1824:1855]                              9924          1    Covered              
#         bin auto[1856:1887]                              9456          1    Covered              
#         bin auto[1888:1919]                              9504          1    Covered              
#         bin auto[1920:1951]                              9904          1    Covered              
#         bin auto[1952:1983]                              9600          1    Covered              
#         bin auto[1984:2015]                              9768          1    Covered              
#         bin auto[2016:2047]                              9738          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                         30579          1    Covered              
#         bin <auto[4:7],auto[0]>                          4774          1    Covered              
#         bin <auto[8:11],auto[0]>                         4798          1    Covered              
#         bin <auto[12:15],auto[0]>                        4908          1    Covered              
#         bin <auto[16:19],auto[0]>                        4834          1    Covered              
#         bin <auto[20:23],auto[0]>                        4652          1    Covered              
#         bin <auto[24:27],auto[0]>                        4888          1    Covered              
#         bin <auto[28:31],auto[0]>                        4804          1    Covered              
#         bin <auto[32:35],auto[0]>                        4820          1    Covered              
#         bin <auto[36:39],auto[0]>                        4864          1    Covered              
#         bin <auto[40:43],auto[0]>                        4986          1    Covered              
#         bin <auto[44:47],auto[0]>                        4988          1    Covered              
#         bin <auto[48:51],auto[0]>                        4942          1    Covered              
#         bin <auto[52:55],auto[0]>                        4830          1    Covered              
#         bin <auto[56:59],auto[0]>                        4820          1    Covered              
#         bin <auto[60:63],auto[0]>                        4694          1    Covered              
#         bin <auto[64:67],auto[0]>                        4948          1    Covered              
#         bin <auto[68:71],auto[0]>                        4798          1    Covered              
#         bin <auto[72:75],auto[0]>                        4710          1    Covered              
#         bin <auto[76:79],auto[0]>                        4848          1    Covered              
#         bin <auto[80:83],auto[0]>                        4810          1    Covered              
#         bin <auto[84:87],auto[0]>                        4772          1    Covered              
#         bin <auto[88:91],auto[0]>                        4924          1    Covered              
#         bin <auto[92:95],auto[0]>                        4804          1    Covered              
#         bin <auto[96:99],auto[0]>                        4980          1    Covered              
#         bin <auto[100:103],auto[0]>                      4908          1    Covered              
#         bin <auto[104:107],auto[0]>                      4814          1    Covered              
#         bin <auto[108:111],auto[0]>                      4922          1    Covered              
#         bin <auto[112:115],auto[0]>                      4828          1    Covered              
#         bin <auto[116:119],auto[0]>                      4864          1    Covered              
#         bin <auto[120:123],auto[0]>                      4902          1    Covered              
#         bin <auto[124:127],auto[0]>                      4564          1    Covered              
#         bin <auto[128:131],auto[0]>                      4846          1    Covered              
#         bin <auto[132:135],auto[0]>                      4888          1    Covered              
#         bin <auto[136:139],auto[0]>                      4930          1    Covered              
#         bin <auto[140:143],auto[0]>                      4706          1    Covered              
#         bin <auto[144:147],auto[0]>                      4816          1    Covered              
#         bin <auto[148:151],auto[0]>                      4782          1    Covered              
#         bin <auto[152:155],auto[0]>                      4926          1    Covered              
#         bin <auto[156:159],auto[0]>                      4796          1    Covered              
#         bin <auto[160:163],auto[0]>                      4790          1    Covered              
#         bin <auto[164:167],auto[0]>                      4906          1    Covered              
#         bin <auto[168:171],auto[0]>                      4820          1    Covered              
#         bin <auto[172:175],auto[0]>                      4784          1    Covered              
#         bin <auto[176:179],auto[0]>                      4900          1    Covered              
#         bin <auto[180:183],auto[0]>                      4826          1    Covered              
#         bin <auto[184:187],auto[0]>                      4824          1    Covered              
#         bin <auto[188:191],auto[0]>                      4810          1    Covered              
#         bin <auto[192:195],auto[0]>                      4948          1    Covered              
#         bin <auto[196:199],auto[0]>                      4892          1    Covered              
#         bin <auto[200:203],auto[0]>                      4790          1    Covered              
#         bin <auto[204:207],auto[0]>                      4994          1    Covered              
#         bin <auto[208:211],auto[0]>                      4834          1    Covered              
#         bin <auto[212:215],auto[0]>                      4728          1    Covered              
#         bin <auto[216:219],auto[0]>                      4920          1    Covered              
#         bin <auto[220:223],auto[0]>                      4970          1    Covered              
#         bin <auto[224:227],auto[0]>                      4794          1    Covered              
#         bin <auto[228:231],auto[0]>                      4946          1    Covered              
#         bin <auto[232:235],auto[0]>                      5094          1    Covered              
#         bin <auto[236:239],auto[0]>                      4718          1    Covered              
#         bin <auto[240:243],auto[0]>                      4880          1    Covered              
#         bin <auto[244:247],auto[0]>                      4864          1    Covered              
#         bin <auto[248:251],auto[0]>                     14899          1    Covered              
#         bin <auto[252:255],auto[0]>                      4874          1    Covered              
#         bin <auto[0:3],auto[1]>                          4724          1    Covered              
#         bin <auto[4:7],auto[1]>                          4798          1    Covered              
#         bin <auto[8:11],auto[1]>                         4944          1    Covered              
#         bin <auto[12:15],auto[1]>                        4984          1    Covered              
#         bin <auto[16:19],auto[1]>                        4886          1    Covered              
#         bin <auto[20:23],auto[1]>                        4846          1    Covered              
#         bin <auto[24:27],auto[1]>                        4964          1    Covered              
#         bin <auto[28:31],auto[1]>                        4748          1    Covered              
#         bin <auto[32:35],auto[1]>                        4818          1    Covered              
#         bin <auto[36:39],auto[1]>                        4804          1    Covered              
#         bin <auto[40:43],auto[1]>                        4874          1    Covered              
#         bin <auto[44:47],auto[1]>                        4756          1    Covered              
#         bin <auto[48:51],auto[1]>                        4976          1    Covered              
#         bin <auto[52:55],auto[1]>                        4922          1    Covered              
#         bin <auto[56:59],auto[1]>                        4848          1    Covered              
#         bin <auto[60:63],auto[1]>                        4964          1    Covered              
#         bin <auto[64:67],auto[1]>                        4978          1    Covered              
#         bin <auto[68:71],auto[1]>                        4668          1    Covered              
#         bin <auto[72:75],auto[1]>                        5004          1    Covered              
#         bin <auto[76:79],auto[1]>                        4842          1    Covered              
#         bin <auto[80:83],auto[1]>                        4916          1    Covered              
#         bin <auto[84:87],auto[1]>                        4834          1    Covered              
#         bin <auto[88:91],auto[1]>                        5054          1    Covered              
#         bin <auto[92:95],auto[1]>                        4938          1    Covered              
#         bin <auto[96:99],auto[1]>                        4792          1    Covered              
#         bin <auto[100:103],auto[1]>                      4904          1    Covered              
#         bin <auto[104:107],auto[1]>                      5086          1    Covered              
#         bin <auto[108:111],auto[1]>                      4846          1    Covered              
#         bin <auto[112:115],auto[1]>                      4768          1    Covered              
#         bin <auto[116:119],auto[1]>                      4786          1    Covered              
#         bin <auto[120:123],auto[1]>                      4822          1    Covered              
#         bin <auto[124:127],auto[1]>                      4954          1    Covered              
#         bin <auto[128:131],auto[1]>                      4814          1    Covered              
#         bin <auto[132:135],auto[1]>                      4712          1    Covered              
#         bin <auto[136:139],auto[1]>                      4910          1    Covered              
#         bin <auto[140:143],auto[1]>                      4914          1    Covered              
#         bin <auto[144:147],auto[1]>                      4800          1    Covered              
#         bin <auto[148:151],auto[1]>                      5046          1    Covered              
#         bin <auto[152:155],auto[1]>                      4762          1    Covered              
#         bin <auto[156:159],auto[1]>                      4868          1    Covered              
#         bin <auto[160:163],auto[1]>                      5018          1    Covered              
#         bin <auto[164:167],auto[1]>                      4876          1    Covered              
#         bin <auto[168:171],auto[1]>                      4810          1    Covered              
#         bin <auto[172:175],auto[1]>                      4822          1    Covered              
#         bin <auto[176:179],auto[1]>                      4900          1    Covered              
#         bin <auto[180:183],auto[1]>                      4888          1    Covered              
#         bin <auto[184:187],auto[1]>                      4908          1    Covered              
#         bin <auto[188:191],auto[1]>                      4926          1    Covered              
#         bin <auto[192:195],auto[1]>                      4884          1    Covered              
#         bin <auto[196:199],auto[1]>                      4908          1    Covered              
#         bin <auto[200:203],auto[1]>                      4786          1    Covered              
#         bin <auto[204:207],auto[1]>                      4892          1    Covered              
#         bin <auto[208:211],auto[1]>                      4780          1    Covered              
#         bin <auto[212:215],auto[1]>                      4784          1    Covered              
#         bin <auto[216:219],auto[1]>                      4956          1    Covered              
#         bin <auto[220:223],auto[1]>                      4682          1    Covered              
#         bin <auto[224:227],auto[1]>                      4894          1    Covered              
#         bin <auto[228:231],auto[1]>                      4984          1    Covered              
#         bin <auto[232:235],auto[1]>                      4834          1    Covered              
#         bin <auto[236:239],auto[1]>                      4796          1    Covered              
#         bin <auto[240:243],auto[1]>                      4950          1    Covered              
#         bin <auto[244:247],auto[1]>                      4942          1    Covered              
#         bin <auto[248:251],auto[1]>                      4834          1    Covered              
#         bin <auto[252:255],auto[1]>                      4802          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 47.3%  COVERGROUP TYPES: 4
# End time: 03:56:13 on Aug 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# add testbrowser not supported in batch mode
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 03:56:14 on Aug 24,2019
# vcover report -html -htmldir ../modules/doc/covhtmlreports/SystemCoverage -source -details -assert -directive -cvg -code bcefst -verbose -threshL 50 -threshH 90 SystemCoverage.ucdb 
# New HTML report activated...
# Generating 'Scope 44 : /top/axi4s_vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 67 : /top/rgb_vif'...
# Generating 'Statements'...
# Generating 'Scope 15 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 70 : /top/template_dut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.adder'...
# Generating 'Scope 69 : /top/template_dut'...
# Generating 'Scope 21 : work.camerarawdata(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 83 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/CameraRawDataInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 148 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD0Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 156 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD1Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 164 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 172 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst/lineD3Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 22 : work.datataps(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 114 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/dataTapsInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 24 : work.rawtorgb(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 180 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst/RawToRgbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 20 : work.camerarawtorgb(arch_imp)'...
# Generating 'Scope 82 : /top/vfp_dut/dutVFP_v1Inst/CameraRawToRgbInst'...
# Generating 'Scope 234 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 242 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 250 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 258 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 200 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/RGBInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 266 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACrInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 277 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACgInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 288 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst/MACbInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 27 : work.sharpfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 195 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/sharpFilterInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 338 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 346 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 354 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 362 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 304 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 370 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 377 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 384 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 299 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter1xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 430 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 438 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 446 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 454 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 396 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 462 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 469 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 476 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 391 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter2xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 522 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 530 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 538 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 546 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 488 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 554 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 561 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 568 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 483 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter3xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 614 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d0'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 622 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d1'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 630 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d2'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 638 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst/int_line_d3'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 580 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/RGB_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 646 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_R_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 653 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_G_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 660 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst/MAC_B_inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 575 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/blurFilter4xInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 32 : work.detect(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 667 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/detectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 33 : work.pointofinterest(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 673 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst/pointOfInterestInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'FSMs'...
# Generating 'Scope 26 : work.frameprocess(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 193 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/frameProcessInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 34 : work.digiclk(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 695 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/digiClkInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 35 : work.mwrrd(behavioral)'...
# Generating 'Statements'...
# Generating 'Scope 702 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/mWrRdInst'...
# Generating 'Statements'...
# Generating 'Scope 36 : work.videoselect(behavioral)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 703 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst/videoSelectInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 25 : work.videostream(arch_imp)'...
# Generating 'Scope 192 : /top/vfp_dut/dutVFP_v1Inst/VideoStreamInst'...
# Generating 'Scope 711 : /top/vfp_dut/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 39 : work.videoprocess_v1_0_rgb_m_axis(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 726 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mAxisInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 748 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 40 : work.videoprocess_v1_0_config(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 762 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 38 : work.axisexternal(arch_imp)'...
# Generating 'Scope 725 : /top/vfp_dut/dutVFP_v1Inst/AxisExternalInst'...
# Generating 'Scope 19 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 81 : /top/vfp_dut/dutVFP_v1Inst'...
# Generating 'Scope 16 : work.vfpConfigDut'...
# Generating 'Scope 80 : /top/vfp_dut'...
# Generating 'Scope 41 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 877 : /top/rgb_dut/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 17 : work.rgb_color'...
# Generating 'Scope 876 : /top/rgb_dut'...
# Generating 'Scope 13 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 42 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1867 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1871 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1875 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__3/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1880 : /socTest_pkg/random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1884 : /socTest_pkg/random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1895 : /socTest_pkg/template_sequence/body/#ublk#215236535#439'...
# Generating 'Assertions'...
# Generating 'Scope 1906 : /socTest_pkg/axi4_stream_master_sequence/body/#ublk#215236535#773'...
# Generating 'Assertions'...
# Generating 'Scope 1919 : /socTest_pkg/template_monitor_predict'...
# Generating 'Statements'...
# Generating 'Scope 1951 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1955 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1975 : /socTest_pkg/template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1979 : /socTest_pkg/axiLite_test/build_phase/#ublk#215236535#2032'...
# Generating 'Assertions'...
# Generating 'Scope 1981 : /socTest_pkg/axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1985 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 1990 : /socTest_pkg/rgb_test/build_phase/#ublk#215236535#2107'...
# Generating 'Assertions'...
# Generating 'Scope 1994 : /socTest_pkg/axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1837 : /socTest_pkg'...
# Generating 'Scope 7 : work.axi4s_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 8 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 2062 : work.socTest_pkg::rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2067 : work.socTest_pkg::random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2071 : work.socTest_pkg::random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 2082 : work.socTest_pkg::template_sequence/body/#ublk#215236535#439'...
# Generating 'Assertions'...
# Generating 'Scope 2093 : work.socTest_pkg::axi4_stream_master_sequence/body/#ublk#215236535#773'...
# Generating 'Assertions'...
# Generating 'Scope 2156 : work.socTest_pkg::template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 2160 : work.socTest_pkg::axiLite_test/build_phase/#ublk#215236535#2032'...
# Generating 'Assertions'...
# Generating 'Scope 2162 : work.socTest_pkg::axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 2166 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2064'...
# Generating 'Assertions'...
# Generating 'Scope 2171 : work.socTest_pkg::rgb_test/build_phase/#ublk#215236535#2107'...
# Generating 'Assertions'...
# Generating 'Scope 2175 : work.socTest_pkg::axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 10 : work.socTest_pkg'...
# Generating 'Scope 23 : work.tap_buffer(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Scope 28 : work.buffer_controller(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 29 : work.sharpmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 30 : work.blurfilter(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 31 : work.blurmac(arch)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Scope 37 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/testlist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/dulist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_23.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_23.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_8.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_8.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_17.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_17.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_13.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_13.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_14.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_14.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_9.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_9.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_15.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_15.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_18.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_18.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_12.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_12.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_19.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_19.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_25.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_25.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_16.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_16.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_7.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_7.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_10.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_10.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_11.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_11.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_24.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_24.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_22.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_22.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_21.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_21.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_20.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_20.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/legacy.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/index.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/SystemCoverage/index.html
# End time: 03:56:21 on Aug 24,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# End time: 03:56:27 on Aug 24,2019, Elapsed time: 0:00:36
# Errors: 10, Warnings: 65
