Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 29 23:03:47 2019
| Host         : GyxPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK500HZ/Q_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CLK50KHZ/Q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: CLK5HZ/Q_reg/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: CLK9600HZ/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: LD/U2/k_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     99.388        0.000                      0                39898        0.098        0.000                      0                39898        0.000        0.000                       0                  5736  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz_0  {0.000 52.071}       104.142         9.602           
  clkfbout_clk_wiz_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      159.136        0.000                      0                39849        0.098        0.000                      0                39849       13.360        0.000                       0                  5706  
  clk_out2_clk_wiz_0       99.388        0.000                      0                   47        0.106        0.000                      0                   47       51.571        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0      192.608        0.000                      0                    2        1.916        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      159.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.136ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.182ns  (logic 2.500ns (6.222%)  route 37.682ns (93.778%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.061ns = ( 201.061 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       28.442    35.777    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/A3
    SLICE_X50Y38         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    36.103 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    36.103    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/SPO0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    36.344 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/F7.SP/O
                         net (fo=1, routed)           0.723    37.067    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5_n_1
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.298    37.365 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.365    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X47Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    37.610 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.013    38.623    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.298    38.921 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           3.232    42.154    cpu/DR/D[5]
    SLICE_X13Y103        FDCE                                         r  cpu/DR/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.511   201.061    cpu/DR/cpu_clock_BUFG
    SLICE_X13Y103        FDCE                                         r  cpu/DR/out_reg[5]/C
                         clock pessimism              0.775   201.837    
                         clock uncertainty           -0.466   201.371    
    SLICE_X13Y103        FDCE (Setup_fdce_C_D)       -0.081   201.290    cpu/DR/out_reg[5]
  -------------------------------------------------------------------
                         required time                        201.290    
                         arrival time                         -42.154    
  -------------------------------------------------------------------
                         slack                                159.136    

Slack (MET) :             159.168ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.255ns  (logic 2.500ns (6.210%)  route 37.755ns (93.790%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.072ns = ( 201.072 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       28.519    35.854    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/A3
    SLICE_X30Y32         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    36.180 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/SP.LOW/O
                         net (fo=1, routed)           0.000    36.180    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/SPO0
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I0_O)      0.241    36.421 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/F7.SP/O
                         net (fo=1, routed)           0.954    37.375    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11_n_1
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.298    37.673 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    37.673    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_12_n_0
    SLICE_X31Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    37.918 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.339    39.256    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.298    39.554 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           2.672    42.226    cpu/DR/D[11]
    SLICE_X15Y96         FDCE                                         r  cpu/DR/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.521   201.072    cpu/DR/cpu_clock_BUFG
    SLICE_X15Y96         FDCE                                         r  cpu/DR/out_reg[11]/C
                         clock pessimism              0.855   201.928    
                         clock uncertainty           -0.466   201.462    
    SLICE_X15Y96         FDCE (Setup_fdce_C_D)       -0.067   201.395    cpu/DR/out_reg[11]
  -------------------------------------------------------------------
                         required time                        201.395    
                         arrival time                         -42.226    
  -------------------------------------------------------------------
                         slack                                159.168    

Slack (MET) :             159.499ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR/out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.925ns  (logic 2.500ns (6.262%)  route 37.425ns (93.738%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 201.073 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       28.519    35.854    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/A3
    SLICE_X30Y32         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    36.180 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/SP.LOW/O
                         net (fo=1, routed)           0.000    36.180    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/SPO0
    SLICE_X30Y32         MUXF7 (Prop_muxf7_I0_O)      0.241    36.421 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11/F7.SP/O
                         net (fo=1, routed)           0.954    37.375    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_11_11_n_1
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.298    37.673 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    37.673    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_12_n_0
    SLICE_X31Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    37.918 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           1.339    39.256    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.298    39.554 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           2.342    41.896    cpu/IR/D[11]
    SLICE_X15Y97         FDCE                                         r  cpu/IR/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.522   201.073    cpu/IR/cpu_clock_BUFG
    SLICE_X15Y97         FDCE                                         r  cpu/IR/out_reg[11]/C
                         clock pessimism              0.855   201.929    
                         clock uncertainty           -0.466   201.463    
    SLICE_X15Y97         FDCE (Setup_fdce_C_D)       -0.067   201.396    cpu/IR/out_reg[11]
  -------------------------------------------------------------------
                         required time                        201.396    
                         arrival time                         -41.896    
  -------------------------------------------------------------------
                         slack                                159.499    

Slack (MET) :             159.719ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR/out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.690ns  (logic 2.500ns (6.299%)  route 37.190ns (93.701%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.072ns = ( 201.072 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       28.442    35.777    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/A3
    SLICE_X50Y38         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    36.103 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    36.103    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/SPO0
    SLICE_X50Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    36.344 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5/F7.SP/O
                         net (fo=1, routed)           0.723    37.067    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_5_5_n_1
    SLICE_X47Y40         LUT6 (Prop_lut6_I1_O)        0.298    37.365 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    37.365    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_6_n_0
    SLICE_X47Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    37.610 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.013    38.623    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.298    38.921 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           2.740    41.661    cpu/IR/D[5]
    SLICE_X15Y94         FDCE                                         r  cpu/IR/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.521   201.072    cpu/IR/cpu_clock_BUFG
    SLICE_X15Y94         FDCE                                         r  cpu/IR/out_reg[5]/C
                         clock pessimism              0.855   201.928    
                         clock uncertainty           -0.466   201.462    
    SLICE_X15Y94         FDCE (Setup_fdce_C_D)       -0.081   201.381    cpu/IR/out_reg[5]
  -------------------------------------------------------------------
                         required time                        201.381    
                         arrival time                         -41.661    
  -------------------------------------------------------------------
                         slack                                159.719    

Slack (MET) :             159.861ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.557ns  (logic 2.473ns (6.252%)  route 37.084ns (93.748%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 201.141 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       27.891    35.226    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/A3
    SLICE_X30Y40         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    35.552 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    35.552    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/SPO0
    SLICE_X30Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    35.793 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/F7.SP/O
                         net (fo=1, routed)           1.295    37.088    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3_n_1
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.298    37.386 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    37.386    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_10_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    37.603 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.804    38.407    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.299    38.706 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           2.823    41.529    cpu/IR/D[3]
    SLICE_X4Y101         FDCE                                         r  cpu/IR/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.591   201.141    cpu/IR/cpu_clock_BUFG
    SLICE_X4Y101         FDCE                                         r  cpu/IR/out_reg[3]/C
                         clock pessimism              0.775   201.917    
                         clock uncertainty           -0.466   201.451    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)       -0.061   201.390    cpu/IR/out_reg[3]
  -------------------------------------------------------------------
                         required time                        201.390    
                         arrival time                         -41.529    
  -------------------------------------------------------------------
                         slack                                159.861    

Slack (MET) :             160.049ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.368ns  (logic 2.473ns (6.282%)  route 36.895ns (93.718%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 201.141 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       27.891    35.226    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/A3
    SLICE_X30Y40         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    35.552 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    35.552    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/SPO0
    SLICE_X30Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    35.793 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3/F7.SP/O
                         net (fo=1, routed)           1.295    37.088    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_3_3_n_1
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.298    37.386 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    37.386    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_10_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217    37.603 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.804    38.407    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I3_O)        0.299    38.706 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           2.634    41.340    cpu/DR/D[3]
    SLICE_X5Y101         FDCE                                         r  cpu/DR/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.591   201.141    cpu/DR/cpu_clock_BUFG
    SLICE_X5Y101         FDCE                                         r  cpu/DR/out_reg[3]/C
                         clock pessimism              0.775   201.917    
                         clock uncertainty           -0.466   201.451    
    SLICE_X5Y101         FDCE (Setup_fdce_C_D)       -0.062   201.389    cpu/DR/out_reg[3]
  -------------------------------------------------------------------
                         required time                        201.389    
                         arrival time                         -41.340    
  -------------------------------------------------------------------
                         slack                                160.049    

Slack (MET) :             160.618ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.805ns  (logic 2.493ns (6.424%)  route 36.312ns (93.576%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.072ns = ( 201.072 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       28.050    35.385    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_9_9/A3
    SLICE_X30Y38         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    35.711 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_9_9/SP.LOW/O
                         net (fo=1, routed)           0.000    35.711    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_9_9/SPO0
    SLICE_X30Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    35.952 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_9_9/F7.SP/O
                         net (fo=1, routed)           0.959    36.911    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_9_9_n_1
    SLICE_X31Y41         LUT6 (Prop_lut6_I0_O)        0.298    37.209 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[9]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    37.209    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[9]_INST_0_i_9_n_0
    SLICE_X31Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    37.447 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.414    37.861    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[9]_INST_0_i_3_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I3_O)        0.298    38.159 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[9]_INST_0/O
                         net (fo=2, routed)           2.618    40.777    cpu/DR/D[9]
    SLICE_X13Y96         FDCE                                         r  cpu/DR/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.521   201.072    cpu/DR/cpu_clock_BUFG
    SLICE_X13Y96         FDCE                                         r  cpu/DR/out_reg[9]/C
                         clock pessimism              0.855   201.928    
                         clock uncertainty           -0.466   201.462    
    SLICE_X13Y96         FDCE (Setup_fdce_C_D)       -0.067   201.395    cpu/DR/out_reg[9]
  -------------------------------------------------------------------
                         required time                        201.395    
                         arrival time                         -40.777    
  -------------------------------------------------------------------
                         slack                                160.618    

Slack (MET) :             160.677ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.745ns  (logic 2.500ns (6.452%)  route 36.245ns (93.548%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 201.071 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.855ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       27.252    34.588    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_4_4/A3
    SLICE_X30Y48         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    34.914 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    34.914    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_4_4/SPO0
    SLICE_X30Y48         MUXF7 (Prop_muxf7_I0_O)      0.241    35.155 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_4_4/F7.SP/O
                         net (fo=1, routed)           1.136    36.291    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_4_4_n_1
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.298    36.589 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    36.589    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_8_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    36.834 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.150    37.984    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.298    38.282 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           2.435    40.717    cpu/DR/D[4]
    SLICE_X15Y91         FDCE                                         r  cpu/DR/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.520   201.071    cpu/DR/cpu_clock_BUFG
    SLICE_X15Y91         FDCE                                         r  cpu/DR/out_reg[4]/C
                         clock pessimism              0.855   201.927    
                         clock uncertainty           -0.466   201.461    
    SLICE_X15Y91         FDCE (Setup_fdce_C_D)       -0.067   201.394    cpu/DR/out_reg[4]
  -------------------------------------------------------------------
                         required time                        201.394    
                         arrival time                         -40.717    
  -------------------------------------------------------------------
                         slack                                160.677    

Slack (MET) :             160.829ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/DR/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.493ns  (logic 2.493ns (6.477%)  route 36.000ns (93.523%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.065ns = ( 201.065 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       27.499    34.835    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/A3
    SLICE_X46Y49         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    35.161 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    35.161    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/SPO0
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    35.402 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/F7.SP/O
                         net (fo=1, routed)           0.639    36.041    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7_n_1
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.298    36.339 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    36.339    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X45Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    36.577 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.780    37.357    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.298    37.655 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           2.810    40.465    cpu/DR/D[7]
    SLICE_X11Y102        FDCE                                         r  cpu/DR/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.515   201.065    cpu/DR/cpu_clock_BUFG
    SLICE_X11Y102        FDCE                                         r  cpu/DR/out_reg[7]/C
                         clock pessimism              0.775   201.841    
                         clock uncertainty           -0.466   201.375    
    SLICE_X11Y102        FDCE (Setup_fdce_C_D)       -0.081   201.294    cpu/DR/out_reg[7]
  -------------------------------------------------------------------
                         required time                        201.294    
                         arrival time                         -40.465    
  -------------------------------------------------------------------
                         slack                                160.829    

Slack (MET) :             160.878ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IR/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.445ns  (logic 2.493ns (6.485%)  route 35.952ns (93.515%))
  Logic Levels:           8  (LUT3=2 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.065ns = ( 201.065 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.218     4.646    cpu/IR/IR_out[26]
    SLICE_X3Y102         LUT3 (Prop_lut3_I1_O)        0.152     4.798 r  cpu/IR/Mem_i_79/O
                         net (fo=2, routed)           0.601     5.399    cpu/SM/out_reg[28]
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.332     5.731 r  cpu/SM/Mem_i_58/O
                         net (fo=27, routed)          1.453     7.183    cpu/ALUOut/state_reg[2]
    SLICE_X13Y98         LUT3 (Prop_lut3_I1_O)        0.152     7.335 r  cpu/ALUOut/Mem_i_9/O
                         net (fo=6144, routed)       27.499    34.835    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/A3
    SLICE_X46Y49         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    35.161 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    35.161    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/SPO0
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I0_O)      0.241    35.402 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7/F7.SP/O
                         net (fo=1, routed)           0.639    36.041    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_7_7_n_1
    SLICE_X45Y50         LUT6 (Prop_lut6_I5_O)        0.298    36.339 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    36.339    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X45Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    36.577 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.780    37.357    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.298    37.655 r  Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[7]_INST_0/O
                         net (fo=2, routed)           2.762    40.416    cpu/IR/D[7]
    SLICE_X11Y101        FDCE                                         r  cpu/IR/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.515   201.065    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y101        FDCE                                         r  cpu/IR/out_reg[7]/C
                         clock pessimism              0.775   201.841    
                         clock uncertainty           -0.466   201.375    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)       -0.081   201.294    cpu/IR/out_reg[7]
  -------------------------------------------------------------------
                         required time                        201.294    
                         arrival time                         -40.416    
  -------------------------------------------------------------------
                         slack                                160.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu/PC/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRD/R/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.878%)  route 0.301ns (68.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    0.402ns
    Clock Pessimism Removal (CPR):    -0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.571     0.402    cpu/PC/cpu_clock_BUFG
    SLICE_X11Y105        FDCE                                         r  cpu/PC/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDCE (Prop_fdce_C_Q)         0.141     0.543 r  cpu/PC/out_reg[0]/Q
                         net (fo=7, routed)           0.301     0.845    cpu/IRD/R/out_reg[31]_0[0]
    SLICE_X13Y98         FDCE                                         r  cpu/IRD/R/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.845     0.505    cpu/IRD/R/cpu_clock_BUFG
    SLICE_X13Y98         FDCE                                         r  cpu/IRD/R/out_reg[0]/C
                         clock pessimism              0.171     0.676    
    SLICE_X13Y98         FDCE (Hold_fdce_C_D)         0.070     0.746    cpu/IRD/R/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu/IRD/R/out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/PC/out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.231ns (49.469%)  route 0.236ns (50.531%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.503ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    -0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.574     0.405    cpu/IRD/R/cpu_clock_BUFG
    SLICE_X13Y98         FDCE                                         r  cpu/IRD/R/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDCE (Prop_fdce_C_Q)         0.141     0.546 r  cpu/IRD/R/out_reg[11]/Q
                         net (fo=1, routed)           0.185     0.731    cpu/SM/out_reg[31]_5[4]
    SLICE_X13Y100        LUT6 (Prop_lut6_I3_O)        0.045     0.776 r  cpu/SM/out[11]_i_2/O
                         net (fo=1, routed)           0.051     0.827    cpu/SM/out[11]_i_2_n_0
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.872 r  cpu/SM/out[11]_i_1__1/O
                         net (fo=1, routed)           0.000     0.872    cpu/PC/D[11]
    SLICE_X13Y100        FDCE                                         r  cpu/PC/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.843     0.503    cpu/PC/cpu_clock_BUFG
    SLICE_X13Y100        FDCE                                         r  cpu/PC/out_reg[11]/C
                         clock pessimism              0.171     0.674    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.091     0.765    cpu/PC/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 LD/U1/L3_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L31_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.554     0.385    LD/U1/cpu_clock_BUFG
    SLICE_X41Y122        FDPE                                         r  LD/U1/L3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDPE (Prop_fdpe_C_Q)         0.141     0.526 r  LD/U1/L3_reg[12]/Q
                         net (fo=1, routed)           0.058     0.585    LD/U1/L3[12]
    SLICE_X40Y122        FDPE                                         r  LD/U1/L31_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.822     0.483    LD/U1/cpu_clock_BUFG
    SLICE_X40Y122        FDPE                                         r  LD/U1/L31_reg[12]/C
                         clock pessimism             -0.085     0.398    
    SLICE_X40Y122        FDPE (Hold_fdpe_C_D)         0.047     0.445    LD/U1/L31_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LD/U1/Le_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/Le1_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.387ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.556     0.387    LD/U1/cpu_clock_BUFG
    SLICE_X35Y121        FDPE                                         r  LD/U1/Le_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDPE (Prop_fdpe_C_Q)         0.141     0.528 r  LD/U1/Le_reg[4]/Q
                         net (fo=1, routed)           0.102     0.630    LD/U1/Le[4]
    SLICE_X37Y121        FDPE                                         r  LD/U1/Le1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.825     0.485    LD/U1/cpu_clock_BUFG
    SLICE_X37Y121        FDPE                                         r  LD/U1/Le1_reg[4]/C
                         clock pessimism             -0.084     0.401    
    SLICE_X37Y121        FDPE (Hold_fdpe_C_D)         0.078     0.479    LD/U1/Le1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LD/U1/L8_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L81_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.554     0.385    LD/U1/cpu_clock_BUFG
    SLICE_X41Y121        FDPE                                         r  LD/U1/L8_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDPE (Prop_fdpe_C_Q)         0.141     0.526 r  LD/U1/L8_reg[8]/Q
                         net (fo=1, routed)           0.099     0.626    LD/U1/L8[8]
    SLICE_X39Y120        FDPE                                         r  LD/U1/L81_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.825     0.485    LD/U1/cpu_clock_BUFG
    SLICE_X39Y120        FDPE                                         r  LD/U1/L81_reg[8]/C
                         clock pessimism             -0.085     0.400    
    SLICE_X39Y120        FDPE (Hold_fdpe_C_D)         0.072     0.472    LD/U1/L81_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.472    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 LD/U1/Lf_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/Lf1_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.552     0.383    LD/U1/cpu_clock_BUFG
    SLICE_X40Y123        FDPE                                         r  LD/U1/Lf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.141     0.524 r  LD/U1/Lf_reg[12]/Q
                         net (fo=1, routed)           0.102     0.626    LD/U1/Lf[12]
    SLICE_X39Y123        FDPE                                         r  LD/U1/Lf1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.821     0.481    LD/U1/cpu_clock_BUFG
    SLICE_X39Y123        FDPE                                         r  LD/U1/Lf1_reg[12]/C
                         clock pessimism             -0.085     0.396    
    SLICE_X39Y123        FDPE (Hold_fdpe_C_D)         0.070     0.466    LD/U1/Lf1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 LD/U1/L1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L11_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.485ns
    Source Clock Delay      (SCD):    0.388ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.557     0.388    LD/U1/cpu_clock_BUFG
    SLICE_X32Y121        FDPE                                         r  LD/U1/L1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDPE (Prop_fdpe_C_Q)         0.141     0.529 r  LD/U1/L1_reg[0]/Q
                         net (fo=1, routed)           0.103     0.632    LD/U1/L1[0]
    SLICE_X31Y122        FDPE                                         r  LD/U1/L11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.824     0.485    LD/U1/cpu_clock_BUFG
    SLICE_X31Y122        FDPE                                         r  LD/U1/L11_reg[0]/C
                         clock pessimism             -0.084     0.401    
    SLICE_X31Y122        FDPE (Hold_fdpe_C_D)         0.070     0.471    LD/U1/L11_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 LD/U1/L8_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/L81_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.554     0.385    LD/U1/cpu_clock_BUFG
    SLICE_X41Y121        FDPE                                         r  LD/U1/L8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDPE (Prop_fdpe_C_Q)         0.141     0.526 r  LD/U1/L8_reg[4]/Q
                         net (fo=1, routed)           0.110     0.636    LD/U1/L8[4]
    SLICE_X40Y122        FDPE                                         r  LD/U1/L81_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.822     0.483    LD/U1/cpu_clock_BUFG
    SLICE_X40Y122        FDPE                                         r  LD/U1/L81_reg[4]/C
                         clock pessimism             -0.085     0.398    
    SLICE_X40Y122        FDPE (Hold_fdpe_C_D)         0.071     0.469    LD/U1/L81_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 LD/U1/Lb_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/Lb1_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.554     0.385    LD/U1/cpu_clock_BUFG
    SLICE_X37Y123        FDPE                                         r  LD/U1/Lb_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y123        FDPE (Prop_fdpe_C_Q)         0.141     0.526 r  LD/U1/Lb_reg[12]/Q
                         net (fo=1, routed)           0.115     0.642    LD/U1/Lb[12]
    SLICE_X38Y122        FDPE                                         r  LD/U1/Lb1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.822     0.483    LD/U1/cpu_clock_BUFG
    SLICE_X38Y122        FDPE                                         r  LD/U1/Lb1_reg[12]/C
                         clock pessimism             -0.063     0.420    
    SLICE_X38Y122        FDPE (Hold_fdpe_C_D)         0.053     0.473    LD/U1/Lb1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 LD/U1/Lf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            LD/U1/Lf1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.483ns
    Source Clock Delay      (SCD):    0.383ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.552     0.383    LD/U1/cpu_clock_BUFG
    SLICE_X40Y123        FDPE                                         r  LD/U1/Lf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDPE (Prop_fdpe_C_Q)         0.141     0.524 r  LD/U1/Lf_reg[0]/Q
                         net (fo=1, routed)           0.120     0.644    LD/U1/Lf[0]
    SLICE_X40Y122        FDPE                                         r  LD/U1/Lf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.822     0.483    LD/U1/cpu_clock_BUFG
    SLICE_X40Y122        FDPE                                         r  LD/U1/Lf1_reg[0]/C
                         clock pessimism             -0.085     0.398    
    SLICE_X40Y122        FDPE (Hold_fdpe_C_D)         0.076     0.474    LD/U1/Lf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK5MHZ/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    cpu_clock_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X15Y109    cpu/IRD/R/out_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X9Y111     cpu/IRD/R/out_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X9Y111     cpu/IRD/R/out_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y115     cpu/IRD/R/out_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X9Y111     cpu/IRD/R/out_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X15Y111    cpu/IRD/R/out_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X13Y111    cpu/IRD/R/out_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y89     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_21_21/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y89     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_21_21/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y89     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_21_21/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y89     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_21_21/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y60     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_10_10/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y60     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_10_10/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y60     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_10_10/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y60     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_10_10/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X34Y44     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_9_9/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X34Y44     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X14Y73     Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X30Y106    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X30Y106    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X30Y106    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X30Y106    Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_20_20/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       99.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       51.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.388ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.231%)  route 3.072ns (78.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.964     2.969    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[20]/C
                         clock pessimism              0.602   103.211    
                         clock uncertainty           -0.425   102.786    
    SLICE_X53Y104        FDRE (Setup_fdre_C_R)       -0.429   102.357    CLK9600HZ/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        102.357    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 99.388    

Slack (MET) :             99.388ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.231%)  route 3.072ns (78.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.964     2.969    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
                         clock pessimism              0.602   103.211    
                         clock uncertainty           -0.425   102.786    
    SLICE_X53Y104        FDRE (Setup_fdre_C_R)       -0.429   102.357    CLK9600HZ/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        102.357    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 99.388    

Slack (MET) :             99.388ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.231%)  route 3.072ns (78.769%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.964     2.969    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[22]/C
                         clock pessimism              0.602   103.211    
                         clock uncertainty           -0.425   102.786    
    SLICE_X53Y104        FDRE (Setup_fdre_C_R)       -0.429   102.357    CLK9600HZ/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        102.357    
                         arrival time                          -2.969    
  -------------------------------------------------------------------
                         slack                                 99.388    

Slack (MET) :             99.464ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.791%)  route 2.972ns (78.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 102.610 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.863     2.869    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   102.610    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[12]/C
                         clock pessimism              0.577   103.187    
                         clock uncertainty           -0.425   102.762    
    SLICE_X53Y102        FDRE (Setup_fdre_C_R)       -0.429   102.333    CLK9600HZ/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        102.333    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 99.464    

Slack (MET) :             99.464ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.791%)  route 2.972ns (78.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 102.610 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.863     2.869    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   102.610    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[13]/C
                         clock pessimism              0.577   103.187    
                         clock uncertainty           -0.425   102.762    
    SLICE_X53Y102        FDRE (Setup_fdre_C_R)       -0.429   102.333    CLK9600HZ/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        102.333    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 99.464    

Slack (MET) :             99.464ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.791%)  route 2.972ns (78.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 102.610 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.863     2.869    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   102.610    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
                         clock pessimism              0.577   103.187    
                         clock uncertainty           -0.425   102.762    
    SLICE_X53Y102        FDRE (Setup_fdre_C_R)       -0.429   102.333    CLK9600HZ/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        102.333    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 99.464    

Slack (MET) :             99.464ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.828ns (21.791%)  route 2.972ns (78.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 102.610 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.863     2.869    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   102.610    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[15]/C
                         clock pessimism              0.577   103.187    
                         clock uncertainty           -0.425   102.762    
    SLICE_X53Y102        FDRE (Setup_fdre_C_R)       -0.429   102.333    CLK9600HZ/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        102.333    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 99.464    

Slack (MET) :             99.501ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.012%)  route 2.934ns (77.988%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.825     2.830    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[16]/C
                         clock pessimism              0.577   103.186    
                         clock uncertainty           -0.425   102.761    
    SLICE_X53Y103        FDRE (Setup_fdre_C_R)       -0.429   102.332    CLK9600HZ/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        102.332    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 99.501    

Slack (MET) :             99.501ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.012%)  route 2.934ns (77.988%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.825     2.830    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[17]/C
                         clock pessimism              0.577   103.186    
                         clock uncertainty           -0.425   102.761    
    SLICE_X53Y103        FDRE (Setup_fdre_C_R)       -0.429   102.332    CLK9600HZ/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        102.332    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 99.501    

Slack (MET) :             99.501ns  (required time - arrival time)
  Source:                 CLK9600HZ/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104.142ns  (clk_out2_clk_wiz_0 rise@104.142ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.012%)  route 2.934ns (77.988%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 102.609 - 104.142 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.425ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.847ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.609    -0.931    CLK9600HZ/clk_out2
    SLICE_X53Y104        FDRE                                         r  CLK9600HZ/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  CLK9600HZ/cnt_reg[21]/Q
                         net (fo=2, routed)           0.808     0.333    CLK9600HZ/cnt_reg[21]
    SLICE_X52Y103        LUT6 (Prop_lut6_I5_O)        0.124     0.457 f  CLK9600HZ/cnt[0]_i_7/O
                         net (fo=1, routed)           0.649     1.106    CLK9600HZ/cnt[0]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.124     1.230 f  CLK9600HZ/cnt[0]_i_4/O
                         net (fo=1, routed)           0.651     1.881    CLK9600HZ/cnt[0]_i_4_n_0
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.005 r  CLK9600HZ/cnt[0]_i_1/O
                         net (fo=24, routed)          0.825     2.830    CLK9600HZ/cnt[0]_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    104.142   104.142 r  
    E3                                                0.000   104.142 r  clk_in (IN)
                         net (fo=0)                   0.000   104.142    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   105.553 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   106.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    99.391 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   101.030    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.121 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488   102.609    CLK9600HZ/clk_out2
    SLICE_X53Y103        FDRE                                         r  CLK9600HZ/cnt_reg[18]/C
                         clock pessimism              0.577   103.186    
                         clock uncertainty           -0.425   102.761    
    SLICE_X53Y103        FDRE (Setup_fdre_C_R)       -0.429   102.332    CLK9600HZ/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        102.332    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                 99.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.124 r  CLK9600HZ/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.124    CLK9600HZ/cnt_reg[4]_i_1_n_7
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[4]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.113 r  CLK9600HZ/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.113    CLK9600HZ/cnt_reg[4]_i_1_n_5
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[6]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.088 r  CLK9600HZ/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.088    CLK9600HZ/cnt_reg[4]_i_1_n_6
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[5]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.088 r  CLK9600HZ/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.088    CLK9600HZ/cnt_reg[4]_i_1_n_4
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y100        FDRE                                         r  CLK9600HZ/cnt_reg[7]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.085 r  CLK9600HZ/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.085    CLK9600HZ/cnt_reg[8]_i_1_n_7
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[8]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.074 r  CLK9600HZ/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.074    CLK9600HZ/cnt_reg[8]_i_1_n_5
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[10]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.049 r  CLK9600HZ/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.049    CLK9600HZ/cnt_reg[8]_i_1_n_4
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[11]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.049 r  CLK9600HZ/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.049    CLK9600HZ/cnt_reg[8]_i_1_n_6
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y101        FDRE                                         r  CLK9600HZ/cnt_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  CLK9600HZ/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    CLK9600HZ/cnt_reg[8]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.046 r  CLK9600HZ/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.046    CLK9600HZ/cnt_reg[12]_i_1_n_7
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[12]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CLK9600HZ/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Destination:            CLK9600HZ/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@52.071ns period=104.142ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.728%)  route 0.120ns (21.272%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.565    -0.599    CLK9600HZ/clk_out2
    SLICE_X53Y99         FDRE                                         r  CLK9600HZ/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  CLK9600HZ/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.339    CLK9600HZ/cnt_reg[3]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.179 r  CLK9600HZ/cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.178    CLK9600HZ/cnt_reg[0]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.139 r  CLK9600HZ/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.139    CLK9600HZ/cnt_reg[4]_i_1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.100 r  CLK9600HZ/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.100    CLK9600HZ/cnt_reg[8]_i_1_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.035 r  CLK9600HZ/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.035    CLK9600HZ/cnt_reg[12]_i_1_n_5
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout2_buf/O
                         net (fo=24, routed)          0.828    -0.844    CLK9600HZ/clk_out2
    SLICE_X53Y102        FDRE                                         r  CLK9600HZ/cnt_reg[14]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105    -0.230    CLK9600HZ/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 52.071 }
Period(ns):         104.142
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         104.142     101.987    BUFGCTRL_X0Y17   CLK5MHZ/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         104.142     102.893    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X52Y97     CLK9600HZ/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y99     CLK9600HZ/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y101    CLK9600HZ/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y101    CLK9600HZ/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y102    CLK9600HZ/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y102    CLK9600HZ/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y102    CLK9600HZ/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         104.142     103.142    SLICE_X53Y102    CLK9600HZ/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       104.142     109.218    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X52Y97     CLK9600HZ/Q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X52Y97     CLK9600HZ/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y101    CLK9600HZ/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y101    CLK9600HZ/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y102    CLK9600HZ/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y103    CLK9600HZ/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y103    CLK9600HZ/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y103    CLK9600HZ/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y103    CLK9600HZ/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y104    CLK9600HZ/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y104    CLK9600HZ/cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y104    CLK9600HZ/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X52Y97     CLK9600HZ/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X52Y97     CLK9600HZ/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         52.071      51.571     SLICE_X53Y99     CLK9600HZ/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   CLK5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  CLK5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.608ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/Q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.828ns (12.822%)  route 5.630ns (87.178%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 201.048 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.560     4.988    cpu/IR/IR_out[26]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.112 f  cpu/IR/Q_i_4/O
                         net (fo=1, routed)           0.433     5.545    cpu/SM/out_reg[26]_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     5.669 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          1.925     7.594    cpu/SM/ret
    SLICE_X12Y127        LUT2 (Prop_lut2_I1_O)        0.124     7.718 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.712     8.429    cpu/IRF/rst_IRF
    SLICE_X12Y127        FDCE                                         f  cpu/IRF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.497   201.048    cpu/IRF/cpu_clock_BUFG
    SLICE_X12Y127        FDCE                                         r  cpu/IRF/Q_reg/C
                         clock pessimism              0.775   201.823    
                         clock uncertainty           -0.466   201.357    
    SLICE_X12Y127        FDCE (Recov_fdce_C_CLR)     -0.319   201.038    cpu/IRF/Q_reg
  -------------------------------------------------------------------
                         required time                        201.038    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                192.608    

Slack (MET) :             192.608ns  (required time - arrival time)
  Source:                 cpu/IR/out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/flag_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.828ns (12.822%)  route 5.630ns (87.178%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 201.048 - 200.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.775ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.930ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          2.066    -0.474    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.350 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     0.230    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.326 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.645     1.972    cpu/IR/cpu_clock_BUFG
    SLICE_X11Y93         FDCE                                         r  cpu/IR/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.456     2.428 r  cpu/IR/out_reg[26]/Q
                         net (fo=25, routed)          2.560     4.988    cpu/IR/IR_out[26]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.112 f  cpu/IR/Q_i_4/O
                         net (fo=1, routed)           0.433     5.545    cpu/SM/out_reg[26]_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     5.669 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          1.925     7.594    cpu/SM/ret
    SLICE_X12Y127        LUT2 (Prop_lut2_I1_O)        0.124     7.718 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.712     8.429    cpu/IRF/rst_IRF
    SLICE_X12Y127        FDCE                                         f  cpu/IRF/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.859   198.839    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100   198.939 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521   199.460    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.551 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        1.497   201.048    cpu/IRF/cpu_clock_BUFG
    SLICE_X12Y127        FDCE                                         r  cpu/IRF/flag_reg/C
                         clock pessimism              0.775   201.823    
                         clock uncertainty           -0.466   201.357    
    SLICE_X12Y127        FDCE (Recov_fdce_C_CLR)     -0.319   201.038    cpu/IRF/flag_reg
  -------------------------------------------------------------------
                         required time                        201.038    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                192.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 cpu/SM/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/Q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.254ns (13.738%)  route 1.595ns (86.262%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.595     0.426    cpu/SM/cpu_clock_BUFG
    SLICE_X6Y114         FDCE                                         r  cpu/SM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164     0.590 r  cpu/SM/state_reg[0]/Q
                         net (fo=88, routed)          0.529     1.120    cpu/SM/flag_reg[0]
    SLICE_X3Y111         LUT4 (Prop_lut4_I2_O)        0.045     1.165 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          0.819     1.984    cpu/SM/ret
    SLICE_X12Y127        LUT2 (Prop_lut2_I1_O)        0.045     2.029 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.247     2.275    cpu/IRF/rst_IRF
    SLICE_X12Y127        FDCE                                         f  cpu/IRF/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.828     0.489    cpu/IRF/cpu_clock_BUFG
    SLICE_X12Y127        FDCE                                         r  cpu/IRF/Q_reg/C
                         clock pessimism             -0.063     0.426    
    SLICE_X12Y127        FDCE (Remov_fdce_C_CLR)     -0.067     0.359    cpu/IRF/Q_reg
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 cpu/SM/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/IRF/flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.254ns (13.738%)  route 1.595ns (86.262%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.489ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          0.712    -0.451    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.406 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212    -0.194    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.168 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.595     0.426    cpu/SM/cpu_clock_BUFG
    SLICE_X6Y114         FDCE                                         r  cpu/SM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164     0.590 r  cpu/SM/state_reg[0]/Q
                         net (fo=88, routed)          0.529     1.120    cpu/SM/flag_reg[0]
    SLICE_X3Y111         LUT4 (Prop_lut4_I2_O)        0.045     1.165 f  cpu/SM/Q_i_3/O
                         net (fo=25, routed)          0.819     1.984    cpu/SM/ret
    SLICE_X12Y127        LUT2 (Prop_lut2_I1_O)        0.045     2.029 f  cpu/SM/Q_i_2/O
                         net (fo=2, routed)           0.247     2.275    cpu/IRF/rst_IRF
    SLICE_X12Y127        FDCE                                         f  cpu/IRF/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLK5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK5MHZ/inst/clkout1_buf/O
                         net (fo=73, routed)          1.012    -0.660    clk_5mhz
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.604 r  cpu_clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236    -0.368    cpu_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.339 r  cpu_clock_BUFG_inst/O
                         net (fo=5631, routed)        0.828     0.489    cpu/IRF/cpu_clock_BUFG
    SLICE_X12Y127        FDCE                                         r  cpu/IRF/flag_reg/C
                         clock pessimism             -0.063     0.426    
    SLICE_X12Y127        FDCE (Remov_fdce_C_CLR)     -0.067     0.359    cpu/IRF/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  1.916    





