// Seed: 3039467427
`timescale 1 ps / 1ps
`define pp_0 0
module module_0;
  always @(posedge id_0[1&1] or posedge id_0) id_1 <= id_0[1];
endmodule
`resetall
