let graphData={graphOptions:{attractionForce:1,linkLength:10,repulsionForce:150,centralForce:3,edgePruning:100,minNodeRadius:3,maxNodeRadius:7},isInitialized:!0,paths:["de/boolean/qans/qans.html","de/boolean/3-in-xnor-with-2-in-xnor.html","de/boolean/absorptionlaw.html","de/boolean/booleanlaws.html","de/boolean/canonicalform.html","de/boolean/demorgan'slaw.html","de/boolean/duality.html","de/boolean/functionallycomplete.html","de/boolean/impques.html","de/boolean/multivibrator.html","de/boolean/noofpossiblefunctions.html","de/boolean/redundancyremoval.html","de/boolean/universalgates.html","de/combinational/qans/qans.html","de/combinational/adder.html","de/combinational/carrylookimg.html","de/combinational/combinational.html","de/combinational/comprator.html","de/combinational/decoder.html","de/combinational/dmux.html","de/combinational/encoder.html","de/combinational/encoderimg.html","de/combinational/mux.html","de/combinational/riple&lookaheadadder.html","de/combinational/riplecarryimg.html","de/combinational/riplesub.html","de/combinational/subtractor.html","de/functionimp/directformminters.html","de/functionimp/formtruthtable.html","de/functionimp/fromkmap.html","de/functionimp/groupingmethod.html","de/functionimp/implementingfunctiondecoder.html","de/number-system/code/self-complementing.html","de/number-system/add.html","de/number-system/basic.html","de/number-system/conversion.html","de/number-system/even-odd-number-check.html","de/number-system/minimum-possible-base.html","de/number-system/negative-representation.html","de/number-system/q&ans.html","de/number-system/subtraction.html","de/number-system/weight-&-code.html","de/number-system/why-add-6-in-bcd.html","de/sequential/counter/asynchronous-vs-synchronous.html","de/sequential/counter/counter.html","de/sequential/ff/asynchronous-reset.html","de/sequential/ff/characteristic.html","de/sequential/ff/convertingoneflipfloptoother.html","de/sequential/ff/d.html","de/sequential/ff/d_ffdifferenttype.html","de/sequential/ff/jk.html","de/sequential/ff/sr.html","de/sequential/ff/t.html","de/sequential/ff/untitled.html","de/sequential/shiftregister/ptop/shiftreg_ptop.html","de/sequential/shiftregister/stos/shiftadder.html","de/sequential/shiftregister/stos/shiftreg_stos.html","de/sequential/shiftregister/universal/universalshiftreg.html","de/sequential/sequential.html","de/simplification/kmap/implicanttype.html","de/simplification/kmap/implicanttype_img.html","de/simplification/kmap/kmap.html","de/simplification/kmap/kmapdon'tcarecondition.html","de/simplification/kmap/kmapimg.html","de/simplification/kmap/msb-placement-and-k-map.html","de/simplification/qans/qans.html","de/simplification/quine-mccluskey.html","de/simplification/shannon'sexpansion.html","de/task/lpu-task-1.html","de/task/lpu-task-2.html","de/boolean.html","de/combinational.html","de/number-system.html","de/sequential.html","de/simplification.html","edc/conductivity.html","edc/diode-dc-analysis.html","edc/doping.html","edc/driftcurrent.html","edc/edc.html","edc/electricfieldintensity.html","edc/electricfieldwithmobility.html","edc/insidesemiconductor.html","edc/intrinsiccarrierconcentration.html","edc/massactionlaw.html","edc/mobility.html","edc/pnjunction.html","edc/resistivity.html","edc/scattering.html","edc/semiconductor-material-basic.html","ml/untitled.html","ml/untitled.html","python/assignment.html","python/center.html","python/comments.html","python/dictionary.html","python/formatting.html","python/if-statement.html","python/input-and-output.html","python/learnings.html","python/list.html","python/literals.html","python/loops.html","python/map.html","python/number-system.html","python/opertors.html","python/precedence.html","python/py.html","python/range.html","python/set.html","python/string.html","python/tuple.html","python/type-conversion.html","reconfigurable-architecture-vlsi/3-bit-comparator/3bitcomparator_beh.html","reconfigurable-architecture-vlsi/3-bit-comparator/3bitcomparator_dataf.html","reconfigurable-architecture-vlsi/3-bit-comparator/3bitcomparator_gatel.html","reconfigurable-architecture-vlsi/3-bit-comparator/tb.html","reconfigurable-architecture-vlsi/3-to-8-decoder/3to8decoder_beh.html","reconfigurable-architecture-vlsi/3-to-8-decoder/3to8decoder_dataf.html","reconfigurable-architecture-vlsi/3-to-8-decoder/3to8decoder_gatel.html","reconfigurable-architecture-vlsi/3-to-8-decoder/3to8decoder_tb.html","reconfigurable-architecture-vlsi/4-bitcarrylook‐aheadadder/4-bitcarrylook‐aheadadder_beh.html","reconfigurable-architecture-vlsi/4-bitcarrylook‐aheadadder/4-bitcarrylook‐aheadadder_dataf.html","reconfigurable-architecture-vlsi/4-bitcarrylook‐aheadadder/4-bitcarrylook‐aheadadder_gatel.html","reconfigurable-architecture-vlsi/4-bitcarrylook‐aheadadder/4-bitcarrylook‐aheadadder_tb.html","reconfigurable-architecture-vlsi/4x1-mux/4x1mux_beh.html","reconfigurable-architecture-vlsi/4x1-mux/4x1mux_dataf.html","reconfigurable-architecture-vlsi/4x1-mux/4x1mux_gatel.html","reconfigurable-architecture-vlsi/4x1-mux/4x1mux_tb.html","reconfigurable-architecture-vlsi/7segment/7segment.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/bcd_to_binary/bcd_to_binary.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/bcd_to_binary/beh.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/bcd_to_binary/dataf.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/bcd_to_binary/gatel.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/binary_to_bcd/beh.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/binary_to_bcd/binary_to_bcd.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/binary_to_bcd/dataf.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/arithmetic-based-approach/binary_to_bcd/gatel.html","reconfigurable-architecture-vlsi/bcd_binary_convertion/bcd_binary_convertion.html","reconfigurable-architecture-vlsi/clockdivider/clockdividercode.html","reconfigurable-architecture-vlsi/clockdivider/clockdividergenral.html","reconfigurable-architecture-vlsi/d/beh_ff.html","reconfigurable-architecture-vlsi/d/beh_latch.html","reconfigurable-architecture-vlsi/d/gatel_ff.html","reconfigurable-architecture-vlsi/d/gatel_latch.html","reconfigurable-architecture-vlsi/fsm/fsm.html","reconfigurable-architecture-vlsi/full-subtractor/full-subtractor_beh.html","reconfigurable-architecture-vlsi/full-subtractor/full-subtractor_dataf.html","reconfigurable-architecture-vlsi/full-subtractor/full-subtractor_gatel.html","reconfigurable-architecture-vlsi/full-subtractor/full-subtractor_tb.html","reconfigurable-architecture-vlsi/jk/beh.html","reconfigurable-architecture-vlsi/jk/dataf.html","reconfigurable-architecture-vlsi/jk/gatel.html","reconfigurable-architecture-vlsi/sr/beh_ff.html","reconfigurable-architecture-vlsi/sr/beh_latch.html","reconfigurable-architecture-vlsi/sr/dataf_latch.html","reconfigurable-architecture-vlsi/sr/gatel_ff.html","reconfigurable-architecture-vlsi/sr/gatel_latch.html","reconfigurable-architecture-vlsi/t/beh.html","reconfigurable-architecture-vlsi/t/dataf.html","reconfigurable-architecture-vlsi/t/gatel.html","reconfigurable-architecture-vlsi/ff.html","reconfigurable-architecture-vlsi/important.html","reconfigurable-architecture-vlsi/importantans.html","reconfigurable-architecture-vlsi/miscellaneous.html","reconfigurable-architecture-vlsi/unit_2&1.html","reconfigurable-architecture-vlsi/unit_3.html","verilog/data-type-&-operations/arrays-in-verilog.html","verilog/data-type-&-operations/data-types.html","verilog/data-type-&-operations/driving-strengths.html","verilog/data-type-&-operations/format-specifier.html","verilog/data-type-&-operations/fundamental-concepts.html","verilog/data-type-&-operations/memory-waste.html","verilog/data-type-&-operations/operators-precedence.html","verilog/data-type-&-operations/scalar-vs.-vector.html","verilog/data-type-&-operations/verilog-net-types.html","verilog/module/modules.html","verilog/module/port.html","verilog/untitled/always.html","verilog/untitled/assign.html","verilog/untitled/generate.html","verilog/untitled/initial.html","verilog/assignments.html","verilog/basic.html","verilog/best-practices.html","verilog/best-sorces.html","verilog/blockingstatements.html","verilog/condition.html","verilog/conditiondepp.html","verilog/day-5-vlsi.html","verilog/day-6-vlsi.html","verilog/day-7-vlsi.html","verilog/day-8-vlsi.html","verilog/day-9-vlsi.html","verilog/decodermuxwithassignment.html","verilog/design-representation.html","verilog/designflow.html","verilog/dsvn.html","verilog/fpga.html","verilog/function.html","verilog/gate-array,-standard-cells,-and-full-custom-design.html","verilog/gates.html","verilog/logic-values-and-signal-strengths.html","verilog/loops.html","verilog/task.html","verilog/timescale-&-instantiation.html","verilog/untitled.html","verilog/verilog.html","verilog/vlsi-design-styles.html","verilog/why-verilog.html","command.html","cv.html","gate.html","index.html"],nodeCount:214,linkSources:[3,3,3,8,14,20,23,23,27,29,31,48,48,48,50,50,50,50,51,52,52,52,52,56,59,61,61,62,63,70,70,70,70,70,70,70,70,70,70,70,70,70,71,71,71,71,71,71,71,71,71,71,71,71,71,71,71,71,71,71,72,72,72,72,72,72,72,72,72,72,72,73,73,73,73,73,73,73,73,73,73,73,73,73,74,74,74,74,74,74,74,74,74,75,77,78,79,79,79,79,79,79,79,79,79,79,79,80,80,81,84,84,85,87,91,92,94,97,98,101,102,105,106,107,107,107,107,107,107,107,107,107,107,107,107,107,107,107,107,107,107,112,112,113,114,115,117,118,119,121,122,123,125,126,127,130,130,130,135,135,135,140,146,147,148,161,161,161,161,161,161,161,161,161,161,161,161,161,161,161,161,161,161,161,164,164,164,164,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,166,167,168,169,171,182,184,187,195,196,198,202,205,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,207,208,209],linkTargets:[2,5,11,12,23,21,15,24,70,70,70,45,49,46,46,150,152,151,46,46,158,159,160,55,60,62,63,59,64,11,5,2,8,3,12,10,6,4,7,0,1,9,24,15,30,31,28,23,18,21,27,20,16,25,22,19,29,17,14,26,35,37,34,33,36,38,39,40,41,42,32,51,45,48,52,49,55,46,57,54,56,47,58,50,60,59,61,66,70,63,62,67,64,87,82,84,75,85,81,80,88,87,78,84,77,83,82,85,81,88,77,83,81,78,90,101,92,102,105,112,108,106,97,106,109,104,112,94,110,111,103,93,102,97,100,92,101,98,95,108,105,104,98,116,116,116,120,120,120,124,124,124,128,128,128,132,131,133,134,137,136,139,149,149,149,144,143,141,48,142,154,155,157,51,153,150,50,152,158,52,159,160,151,156,140,145,139,129,149,146,124,121,120,118,119,116,113,125,126,127,128,115,114,117,123,122,148,147,130,133,132,131,135,137,136,134,138,70,172,170,173,168,194,173,188,209,195,200,201,184,170,171,168,167,172,175,174,169,173,196,195,209,208,198,200,182,186,203,187,205,201,179,178,181,180,202,199,204,184,188,176,177,194,198,208],labels:["QAns","3 In XNOR with 2 In XNOR","AbsorptionLaw","BooleanLaws","canonicalForm","DeMorgan'sLaw","duality","FunctionallyComplete","ImpQues","multivibrator","NoOfPossibleFunctions","RedundancyRemoval","UniversalGates","QAns","Adder","CarryLookimg","Combinational","Comprator","Decoder","Dmux","Encoder","Encoderimg","MUX","Riple&LookaheadAdder","Riplecarryimg","RipleSub","Subtractor","DirectFormMinters","FormTruthTable","FromKmap","GroupingMethod","ImplementingFunctionDecoder","self complementing","Add","Basic","Conversion","Even Odd Number Check","Minimum Possible Base","Negative Representation","Q&Ans","Subtraction","Weight & Code","why add 6 in BCD","Asynchronous Vs Synchronous","Counter","Asynchronous Reset","Characteristic","ConvertingOneFlipFlopToOther","D","D_FFdifferentType","JK","SR","T","Untitled","ShiftReg_PtoP","ShiftAdder","ShiftReg_StoS","UniversalShiftReg","Sequential","ImplicantType","ImplicantType_img","Kmap","KmapDon'tCareCondition","Kmapimg","MSB Placement and K Map","QAns","Quine-McCluskey","Shannon'sExpansion","LPU Task 1","LPU Task 2","Boolean","Combinational","Number System","Sequential","Simplification","conductivity","Diode DC Analysis","doping","driftCurrent","EDC","electricFieldIntensity","electricFieldWithMobility","insideSemiconductor","intrinsicCarrierConcentration","massActionLaw","mobility","PNJunction","resistivity","scattering","Semiconductor Material Basic","Untitled","Untitled","Assignment","center","Comments","Dictionary","Formatting","IF statement","Input and Output","Learnings","List","Literals","Loops","Map","Number System","Opertors","Precedence","Py","Range","Set","String","Tuple","Type Conversion","3BitComparator_Beh","3BitComparator_DataF","3BitComparator_GateL","tb","3To8Decoder_Beh","3To8Decoder_DataF","3To8Decoder_GateL","3To8Decoder_tb","4-BitCarryLook‐AheadAdder_Beh","4-BitCarryLook‐AheadAdder_DataF","4-BitCarryLook‐AheadAdder_GateL","4-BitCarryLook‐AheadAdder_tb","4x1MUX_Beh","4x1MUX_DataF","4x1MUX_GateL","4x1MUX_TB","7Segment","BCD_To_Binary","Beh","DataF","GateL","Beh","Binary_To_BCD","DataF","GateL","BCD_Binary_Convertion","ClockDividerCode","ClockDividerGenral","Beh_FF","Beh_Latch","Gatel_FF","GateL_Latch","FSM","Full Subtractor_Beh","Full Subtractor_DataF","Full Subtractor_GateL","Full Subtractor_tb","Beh","DataF","GateL","Beh_FF","Beh_Latch","DataF_Latch","GateL_FF","GateL_Latch","Beh","DataF","GateL","FF","important","ImportantAns","Miscellaneous","Unit_2&1","Unit_3","Arrays in Verilog","Data Types","Driving Strengths","Format specifier","Fundamental Concepts","Memory Waste","Operators Precedence","Scalar vs. Vector","Verilog Net Types","Modules","Port","always","assign","Generate","Initial","assignments","Basic","Best Practices","Best sorces","blockingStatements","condition","conditionDepp","Day 5 VLSI","Day 6 VLSI","Day 7 VLSI","Day 8 VLSI","Day 9 VLSI","decoderMuxWithAssignment","Design Representation","DesignFlow","dsvn","FPGA","function","Gate Array, Standard Cells, and Full Custom Design","Gates","Logic Values and Signal Strengths","loops","task","Timescale & Instantiation","Untitled","Verilog","VLSI Design Styles","Why Verilog","command","CV","Gate","index"],radii:[3.2972910927456383,3.2972910927456383,3.5831037649219466,4.1202938475665745,3.2972910927456383,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.5831037649219466,3,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.2972910927456383,4.1202938475665745,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.2972910927456383,3.5831037649219466,3.2972910927456383,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3,3,3.5831037649219466,4.371671258034894,3.2972910927456383,4.371671258034894,3.5831037649219466,4.6115702479338845,3.857438016528926,4.6115702479338845,3,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.857438016528926,3.5831037649219466,3.857438016528926,3.857438016528926,3.857438016528926,3.5831037649219466,3,3.2972910927456383,3.2972910927456383,3,3,6.595041322314049,6.595041322314049,5.638888888888889,5.969467401285582,5.2623966942148765,3.5831037649219466,3,3.857438016528926,3.857438016528926,5.638888888888889,3.857438016528926,4.1202938475665745,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.857438016528926,3,3.857438016528926,3.5831037649219466,3,3.2972910927456383,3.2972910927456383,3.857438016528926,3.2972910927456383,3.5831037649219466,3.2972910927456383,3,3.857438016528926,3.857438016528926,3,3.2972910927456383,3.857438016528926,3.857438016528926,3.2972910927456383,3.5831037649219466,3.857438016528926,3.857438016528926,6.595041322314049,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.2972910927456383,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.2972910927456383,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.5831037649219466,4.1202938475665745,3.5831037649219466,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.5831037649219466,6.685720844811753,3,3,4.1202938475665745,3,7,3.5831037649219466,3.857438016528926,3.5831037649219466,3.5831037649219466,3.5831037649219466,3.5831037649219466,3.857438016528926,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.2972910927456383,3.5831037649219466,3,3.857438016528926,3,3.2972910927456383,3.5831037649219466,3.5831037649219466,3,3,3,3,3,3.5831037649219466,3.857438016528926,3.5831037649219466,3,3.857438016528926,3.2972910927456383,3.5831037649219466,3.5831037649219466,3.5831037649219466,3.2972910927456383,3.2972910927456383,3.5831037649219466,3,7,3.857438016528926,3.857438016528926,3,3,3,3],linkCount:265}