
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//namei_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	4017c0 <ferror@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <memcpy@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 414000 <ferror@plt+0x128a0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <memcpy@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <_exit@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <strtoul@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <strlen@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <fputs@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <mbstowcs@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <exit@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <dup@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strtod@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <readlink@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <__cxa_atexit@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <fputc@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <asprintf@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <snprintf@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <localeconv@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <fileno@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <malloc@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <wcswidth@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <__strtol_internal@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <strncmp@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <fgetc@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <__strtoul_internal@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <calloc@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strdup@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <strerror@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <close@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <strrchr@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <__gmon_start__@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <abort@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <textdomain@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <getopt_long@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <strcmp@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <getpwuid@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <warn@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <__ctype_b_loc@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <strtol@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <free@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <vasprintf@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

0000000000401630 <strndup@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401634:	ldr	x17, [x16, #320]
  401638:	add	x16, x16, #0x140
  40163c:	br	x17

0000000000401640 <strspn@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401644:	ldr	x17, [x16, #328]
  401648:	add	x16, x16, #0x148
  40164c:	br	x17

0000000000401650 <strchr@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401654:	ldr	x17, [x16, #336]
  401658:	add	x16, x16, #0x150
  40165c:	br	x17

0000000000401660 <fwrite@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401664:	ldr	x17, [x16, #344]
  401668:	add	x16, x16, #0x158
  40166c:	br	x17

0000000000401670 <fflush@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401674:	ldr	x17, [x16, #352]
  401678:	add	x16, x16, #0x160
  40167c:	br	x17

0000000000401680 <__lxstat@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401684:	ldr	x17, [x16, #360]
  401688:	add	x16, x16, #0x168
  40168c:	br	x17

0000000000401690 <warnx@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401694:	ldr	x17, [x16, #368]
  401698:	add	x16, x16, #0x170
  40169c:	br	x17

00000000004016a0 <memchr@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016a4:	ldr	x17, [x16, #376]
  4016a8:	add	x16, x16, #0x178
  4016ac:	br	x17

00000000004016b0 <dcgettext@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016b4:	ldr	x17, [x16, #384]
  4016b8:	add	x16, x16, #0x180
  4016bc:	br	x17

00000000004016c0 <errx@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016c4:	ldr	x17, [x16, #392]
  4016c8:	add	x16, x16, #0x188
  4016cc:	br	x17

00000000004016d0 <strcspn@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016d4:	ldr	x17, [x16, #400]
  4016d8:	add	x16, x16, #0x190
  4016dc:	br	x17

00000000004016e0 <printf@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016e4:	ldr	x17, [x16, #408]
  4016e8:	add	x16, x16, #0x198
  4016ec:	br	x17

00000000004016f0 <__errno_location@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x138a0>
  4016f4:	ldr	x17, [x16, #416]
  4016f8:	add	x16, x16, #0x1a0
  4016fc:	br	x17

0000000000401700 <putchar@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401704:	ldr	x17, [x16, #424]
  401708:	add	x16, x16, #0x1a8
  40170c:	br	x17

0000000000401710 <__xstat@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401714:	ldr	x17, [x16, #432]
  401718:	add	x16, x16, #0x1b0
  40171c:	br	x17

0000000000401720 <getgrgid@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401724:	ldr	x17, [x16, #440]
  401728:	add	x16, x16, #0x1b8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401734:	ldr	x17, [x16, #448]
  401738:	add	x16, x16, #0x1c0
  40173c:	br	x17

0000000000401740 <err@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401744:	ldr	x17, [x16, #456]
  401748:	add	x16, x16, #0x1c8
  40174c:	br	x17

0000000000401750 <setlocale@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401754:	ldr	x17, [x16, #464]
  401758:	add	x16, x16, #0x1d0
  40175c:	br	x17

0000000000401760 <ferror@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x138a0>
  401764:	ldr	x17, [x16, #472]
  401768:	add	x16, x16, #0x1d8
  40176c:	br	x17

Disassembly of section .text:

0000000000401770 <.text>:
  401770:	mov	x29, #0x0                   	// #0
  401774:	mov	x30, #0x0                   	// #0
  401778:	mov	x5, x0
  40177c:	ldr	x1, [sp]
  401780:	add	x2, sp, #0x8
  401784:	mov	x6, sp
  401788:	movz	x0, #0x0, lsl #48
  40178c:	movk	x0, #0x0, lsl #32
  401790:	movk	x0, #0x40, lsl #16
  401794:	movk	x0, #0x187c
  401798:	movz	x3, #0x0, lsl #48
  40179c:	movk	x3, #0x0, lsl #32
  4017a0:	movk	x3, #0x40, lsl #16
  4017a4:	movk	x3, #0x4380
  4017a8:	movz	x4, #0x0, lsl #48
  4017ac:	movk	x4, #0x0, lsl #32
  4017b0:	movk	x4, #0x40, lsl #16
  4017b4:	movk	x4, #0x4400
  4017b8:	bl	401500 <__libc_start_main@plt>
  4017bc:	bl	401590 <abort@plt>
  4017c0:	adrp	x0, 414000 <ferror@plt+0x128a0>
  4017c4:	ldr	x0, [x0, #4064]
  4017c8:	cbz	x0, 4017d0 <ferror@plt+0x70>
  4017cc:	b	401580 <__gmon_start__@plt>
  4017d0:	ret
  4017d4:	nop
  4017d8:	adrp	x0, 415000 <ferror@plt+0x138a0>
  4017dc:	add	x0, x0, #0x1f8
  4017e0:	adrp	x1, 415000 <ferror@plt+0x138a0>
  4017e4:	add	x1, x1, #0x1f8
  4017e8:	cmp	x1, x0
  4017ec:	b.eq	401804 <ferror@plt+0xa4>  // b.none
  4017f0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4017f4:	ldr	x1, [x1, #1072]
  4017f8:	cbz	x1, 401804 <ferror@plt+0xa4>
  4017fc:	mov	x16, x1
  401800:	br	x16
  401804:	ret
  401808:	adrp	x0, 415000 <ferror@plt+0x138a0>
  40180c:	add	x0, x0, #0x1f8
  401810:	adrp	x1, 415000 <ferror@plt+0x138a0>
  401814:	add	x1, x1, #0x1f8
  401818:	sub	x1, x1, x0
  40181c:	lsr	x2, x1, #63
  401820:	add	x1, x2, x1, asr #3
  401824:	cmp	xzr, x1, asr #1
  401828:	asr	x1, x1, #1
  40182c:	b.eq	401844 <ferror@plt+0xe4>  // b.none
  401830:	adrp	x2, 404000 <ferror@plt+0x28a0>
  401834:	ldr	x2, [x2, #1080]
  401838:	cbz	x2, 401844 <ferror@plt+0xe4>
  40183c:	mov	x16, x2
  401840:	br	x16
  401844:	ret
  401848:	stp	x29, x30, [sp, #-32]!
  40184c:	mov	x29, sp
  401850:	str	x19, [sp, #16]
  401854:	adrp	x19, 415000 <ferror@plt+0x138a0>
  401858:	ldrb	w0, [x19, #536]
  40185c:	cbnz	w0, 40186c <ferror@plt+0x10c>
  401860:	bl	4017d8 <ferror@plt+0x78>
  401864:	mov	w0, #0x1                   	// #1
  401868:	strb	w0, [x19, #536]
  40186c:	ldr	x19, [sp, #16]
  401870:	ldp	x29, x30, [sp], #32
  401874:	ret
  401878:	b	401808 <ferror@plt+0xa8>
  40187c:	sub	sp, sp, #0x100
  401880:	stp	x28, x27, [sp, #176]
  401884:	mov	x27, x1
  401888:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40188c:	str	w0, [sp, #8]
  401890:	add	x1, x1, #0x6ef
  401894:	mov	w0, #0x6                   	// #6
  401898:	stp	x29, x30, [sp, #160]
  40189c:	stp	x26, x25, [sp, #192]
  4018a0:	stp	x24, x23, [sp, #208]
  4018a4:	stp	x22, x21, [sp, #224]
  4018a8:	stp	x20, x19, [sp, #240]
  4018ac:	add	x29, sp, #0xa0
  4018b0:	bl	401750 <setlocale@plt>
  4018b4:	adrp	x19, 404000 <ferror@plt+0x28a0>
  4018b8:	add	x19, x19, #0x5a8
  4018bc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4018c0:	add	x1, x1, #0x5b3
  4018c4:	mov	x0, x19
  4018c8:	bl	4014f0 <bindtextdomain@plt>
  4018cc:	mov	x0, x19
  4018d0:	bl	4015a0 <textdomain@plt>
  4018d4:	adrp	x0, 402000 <ferror@plt+0x8a0>
  4018d8:	add	x0, x0, #0xf0
  4018dc:	bl	404408 <ferror@plt+0x2ca8>
  4018e0:	adrp	x19, 404000 <ferror@plt+0x28a0>
  4018e4:	adrp	x21, 404000 <ferror@plt+0x28a0>
  4018e8:	adrp	x20, 404000 <ferror@plt+0x28a0>
  4018ec:	add	x19, x19, #0x5c5
  4018f0:	add	x21, x21, #0x488
  4018f4:	add	x20, x20, #0x440
  4018f8:	adrp	x22, 415000 <ferror@plt+0x138a0>
  4018fc:	b	401910 <ferror@plt+0x1b0>
  401900:	mov	w8, #0x8                   	// #8
  401904:	ldr	w9, [x22, #544]
  401908:	orr	w8, w9, w8
  40190c:	str	w8, [x22, #544]
  401910:	ldr	w0, [sp, #8]
  401914:	mov	x1, x27
  401918:	mov	x2, x19
  40191c:	mov	x3, x21
  401920:	mov	x4, xzr
  401924:	bl	4015b0 <getopt_long@plt>
  401928:	sub	w8, w0, #0x56
  40192c:	cmp	w8, #0x22
  401930:	b.hi	401968 <ferror@plt+0x208>  // b.pmore
  401934:	adr	x9, 401900 <ferror@plt+0x1a0>
  401938:	ldrh	w10, [x20, x8, lsl #1]
  40193c:	add	x9, x9, x10, lsl #2
  401940:	mov	w8, #0x34                  	// #52
  401944:	br	x9
  401948:	mov	w8, #0x4                   	// #4
  40194c:	b	401904 <ferror@plt+0x1a4>
  401950:	mov	w8, #0x2                   	// #2
  401954:	b	401904 <ferror@plt+0x1a4>
  401958:	mov	w8, #0x20                  	// #32
  40195c:	b	401904 <ferror@plt+0x1a4>
  401960:	mov	w8, #0x10                  	// #16
  401964:	b	401904 <ferror@plt+0x1a4>
  401968:	cmn	w0, #0x1
  40196c:	b.ne	401dd4 <ferror@plt+0x674>  // b.any
  401970:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401974:	ldr	w8, [x8, #512]
  401978:	ldr	w9, [sp, #8]
  40197c:	cmp	w8, w9
  401980:	b.eq	401dbc <ferror@plt+0x65c>  // b.none
  401984:	bl	404120 <ferror@plt+0x29c0>
  401988:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40198c:	str	x0, [x8, #552]
  401990:	cbz	x0, 401e0c <ferror@plt+0x6ac>
  401994:	bl	404120 <ferror@plt+0x29c0>
  401998:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40199c:	str	x0, [x8, #560]
  4019a0:	cbz	x0, 401e18 <ferror@plt+0x6b8>
  4019a4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  4019a8:	ldr	w8, [x8, #512]
  4019ac:	ldr	w9, [sp, #8]
  4019b0:	cmp	w8, w9
  4019b4:	b.ge	401d48 <ferror@plt+0x5e8>  // b.tcont
  4019b8:	adrp	x21, 404000 <ferror@plt+0x28a0>
  4019bc:	adrp	x26, 415000 <ferror@plt+0x138a0>
  4019c0:	adrp	x25, 404000 <ferror@plt+0x28a0>
  4019c4:	mov	w28, wzr
  4019c8:	adrp	x24, 415000 <ferror@plt+0x138a0>
  4019cc:	add	x21, x21, #0x964
  4019d0:	add	x26, x26, #0x220
  4019d4:	add	x25, x25, #0x967
  4019d8:	str	x27, [sp]
  4019dc:	b	401a00 <ferror@plt+0x2a0>
  4019e0:	ldr	w28, [sp, #12]
  4019e4:	adrp	x10, 415000 <ferror@plt+0x138a0>
  4019e8:	ldr	w8, [x10, #512]
  4019ec:	ldr	w9, [sp, #8]
  4019f0:	add	w8, w8, #0x1
  4019f4:	cmp	w8, w9
  4019f8:	str	w8, [x10, #512]
  4019fc:	b.ge	401d4c <ferror@plt+0x5ec>  // b.tcont
  401a00:	ldr	x23, [x27, w8, sxtw #3]
  401a04:	add	x2, sp, #0x10
  401a08:	mov	w0, wzr
  401a0c:	mov	x1, x23
  401a10:	bl	401710 <__xstat@plt>
  401a14:	cmp	w0, #0x0
  401a18:	csinc	w28, w28, wzr, eq  // eq = none
  401a1c:	mov	x0, xzr
  401a20:	mov	x1, x23
  401a24:	mov	w2, wzr
  401a28:	mov	x3, xzr
  401a2c:	str	w28, [sp, #12]
  401a30:	bl	401f7c <ferror@plt+0x81c>
  401a34:	cbz	x0, 4019e0 <ferror@plt+0x280>
  401a38:	ldrb	w8, [x22, #544]
  401a3c:	mov	x28, x0
  401a40:	tbnz	w8, #1, 401aac <ferror@plt+0x34c>
  401a44:	mov	w19, wzr
  401a48:	mov	x27, x28
  401a4c:	b	401a5c <ferror@plt+0x2fc>
  401a50:	str	x20, [x27, #152]
  401a54:	ldr	x27, [x27, #152]
  401a58:	cbz	x27, 401ab0 <ferror@plt+0x350>
  401a5c:	ldr	w8, [x27, #168]
  401a60:	cbnz	w8, 401a54 <ferror@plt+0x2f4>
  401a64:	ldr	w8, [x27, #16]
  401a68:	and	w8, w8, #0xf000
  401a6c:	cmp	w8, #0xa, lsl #12
  401a70:	b.ne	401a54 <ferror@plt+0x2f4>  // b.any
  401a74:	ldr	x20, [x27, #152]
  401a78:	cmp	w19, #0x14
  401a7c:	b.ge	401d10 <ferror@plt+0x5b0>  // b.tcont
  401a80:	ldr	x1, [x27, #136]
  401a84:	ldr	w2, [x27, #144]
  401a88:	sub	x3, x29, #0x10
  401a8c:	mov	x0, x27
  401a90:	add	w19, w19, #0x1
  401a94:	bl	401f7c <ferror@plt+0x81c>
  401a98:	str	x0, [x27, #152]
  401a9c:	ldur	x8, [x29, #-16]
  401aa0:	cbz	x8, 401a50 <ferror@plt+0x2f0>
  401aa4:	str	x20, [x8, #152]
  401aa8:	b	401a54 <ferror@plt+0x2f4>
  401aac:	mov	w27, wzr
  401ab0:	cbz	x23, 401ac4 <ferror@plt+0x364>
  401ab4:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401ab8:	add	x0, x0, #0x94f
  401abc:	mov	x1, x23
  401ac0:	bl	4016e0 <printf@plt>
  401ac4:	mov	x19, x28
  401ac8:	b	401ae0 <ferror@plt+0x380>
  401acc:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401ad0:	add	x0, x0, #0x95f
  401ad4:	bl	4016e0 <printf@plt>
  401ad8:	ldr	x19, [x19, #152]
  401adc:	cbz	x19, 401c34 <ferror@plt+0x4d4>
  401ae0:	ldr	w8, [x19, #168]
  401ae4:	cbnz	w8, 401c8c <ferror@plt+0x52c>
  401ae8:	ldr	w0, [x19, #16]
  401aec:	sub	x1, x29, #0x10
  401af0:	bl	403248 <ferror@plt+0x1ae8>
  401af4:	ldr	w8, [x19, #164]
  401af8:	cbz	w8, 401b04 <ferror@plt+0x3a4>
  401afc:	mov	w8, #0x44                  	// #68
  401b00:	sturb	w8, [x29, #-16]
  401b04:	ldr	w8, [x22, #544]
  401b08:	tbnz	w8, #5, 401b54 <ferror@plt+0x3f4>
  401b0c:	ldr	w8, [x19, #160]
  401b10:	ldr	x3, [x24, #520]
  401b14:	cmp	w8, #0x1
  401b18:	b.lt	401b44 <ferror@plt+0x3e4>  // b.tstop
  401b1c:	mov	w20, wzr
  401b20:	mov	w1, #0x2                   	// #2
  401b24:	mov	w2, #0x1                   	// #1
  401b28:	mov	x0, x21
  401b2c:	bl	401660 <fwrite@plt>
  401b30:	ldr	w8, [x19, #160]
  401b34:	ldr	x3, [x24, #520]
  401b38:	add	w20, w20, #0x1
  401b3c:	cmp	w20, w8
  401b40:	b.lt	401b20 <ferror@plt+0x3c0>  // b.tstop
  401b44:	mov	w0, #0x20                  	// #32
  401b48:	mov	x1, x3
  401b4c:	bl	401460 <fputc@plt>
  401b50:	ldr	w8, [x22, #544]
  401b54:	tbnz	w8, #2, 401b6c <ferror@plt+0x40c>
  401b58:	ldursb	w0, [x29, #-16]
  401b5c:	bl	401700 <putchar@plt>
  401b60:	ldr	w8, [x22, #544]
  401b64:	tbnz	w8, #4, 401b84 <ferror@plt+0x424>
  401b68:	b	401bc8 <ferror@plt+0x468>
  401b6c:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401b70:	sub	x1, x29, #0x10
  401b74:	add	x0, x0, #0x93a
  401b78:	bl	4016e0 <printf@plt>
  401b7c:	ldr	w8, [x22, #544]
  401b80:	tbz	w8, #4, 401bc8 <ferror@plt+0x468>
  401b84:	ldr	x0, [x26, #8]
  401b88:	ldr	w1, [x19, #24]
  401b8c:	ldr	w20, [x0, #8]
  401b90:	bl	4040fc <ferror@plt+0x299c>
  401b94:	ldr	x2, [x0, #8]
  401b98:	mov	x0, x25
  401b9c:	mov	w1, w20
  401ba0:	bl	4016e0 <printf@plt>
  401ba4:	ldr	x0, [x26, #16]
  401ba8:	ldr	w1, [x19, #28]
  401bac:	ldr	w20, [x0, #8]
  401bb0:	bl	4040fc <ferror@plt+0x299c>
  401bb4:	ldr	x2, [x0, #8]
  401bb8:	mov	x0, x25
  401bbc:	mov	w1, w20
  401bc0:	bl	4016e0 <printf@plt>
  401bc4:	ldr	w8, [x26]
  401bc8:	tbz	w8, #5, 401c00 <ferror@plt+0x4a0>
  401bcc:	ldr	w8, [x19, #160]
  401bd0:	cmp	w8, #0x1
  401bd4:	b.lt	401c00 <ferror@plt+0x4a0>  // b.tstop
  401bd8:	mov	w20, wzr
  401bdc:	ldr	x3, [x24, #520]
  401be0:	mov	w1, #0x2                   	// #2
  401be4:	mov	w2, #0x1                   	// #1
  401be8:	mov	x0, x21
  401bec:	bl	401660 <fwrite@plt>
  401bf0:	ldr	w8, [x19, #160]
  401bf4:	add	w20, w20, #0x1
  401bf8:	cmp	w20, w8
  401bfc:	b.lt	401bdc <ferror@plt+0x47c>  // b.tstop
  401c00:	ldr	w8, [x19, #16]
  401c04:	ldr	x1, [x19, #128]
  401c08:	and	w8, w8, #0xf000
  401c0c:	cmp	w8, #0xa, lsl #12
  401c10:	b.ne	401acc <ferror@plt+0x36c>  // b.any
  401c14:	ldr	x8, [x19, #136]
  401c18:	ldrsw	x9, [x19, #144]
  401c1c:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401c20:	add	x0, x0, #0x96d
  401c24:	add	x2, x8, x9
  401c28:	bl	4016e0 <printf@plt>
  401c2c:	ldr	x19, [x19, #152]
  401c30:	cbnz	x19, 401ae0 <ferror@plt+0x380>
  401c34:	ldr	x0, [x28, #128]
  401c38:	ldr	x19, [x28, #152]
  401c3c:	bl	401610 <free@plt>
  401c40:	ldr	x0, [x28, #136]
  401c44:	bl	401610 <free@plt>
  401c48:	mov	x0, x28
  401c4c:	bl	401610 <free@plt>
  401c50:	mov	x28, x19
  401c54:	cbnz	x19, 401c34 <ferror@plt+0x4d4>
  401c58:	cmn	w27, #0x1
  401c5c:	ldr	x27, [sp]
  401c60:	ldr	w28, [sp, #12]
  401c64:	b.ne	4019e4 <ferror@plt+0x284>  // b.any
  401c68:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	mov	x0, xzr
  401c74:	add	x1, x1, #0x66a
  401c78:	bl	4016b0 <dcgettext@plt>
  401c7c:	mov	x1, x23
  401c80:	bl	401690 <warnx@plt>
  401c84:	mov	w28, #0x1                   	// #1
  401c88:	b	4019e4 <ferror@plt+0x284>
  401c8c:	ldr	w8, [x22, #544]
  401c90:	mov	w9, #0xa                   	// #10
  401c94:	tst	w8, #0x4
  401c98:	csinc	w9, w9, wzr, ne  // ne = any
  401c9c:	tbz	w8, #4, 401cc0 <ferror@plt+0x560>
  401ca0:	adrp	x11, 415000 <ferror@plt+0x138a0>
  401ca4:	add	x11, x11, #0x228
  401ca8:	ldp	x10, x11, [x11]
  401cac:	ldr	w10, [x10, #8]
  401cb0:	ldr	w11, [x11, #8]
  401cb4:	add	w9, w9, w10
  401cb8:	add	w9, w9, w11
  401cbc:	add	w9, w9, #0x2
  401cc0:	ldr	w10, [x19, #160]
  401cc4:	mov	w28, #0x1                   	// #1
  401cc8:	bic	w8, w28, w8, lsr #5
  401ccc:	add	w8, w9, w8
  401cd0:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401cd4:	adrp	x2, 404000 <ferror@plt+0x28a0>
  401cd8:	add	w1, w8, w10, lsl #1
  401cdc:	add	x0, x0, #0x956
  401ce0:	add	x2, x2, #0x6ef
  401ce4:	bl	4016e0 <printf@plt>
  401ce8:	ldr	w0, [x19, #168]
  401cec:	ldr	x20, [x19, #128]
  401cf0:	bl	401550 <strerror@plt>
  401cf4:	mov	x2, x0
  401cf8:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401cfc:	add	x0, x0, #0x95b
  401d00:	mov	x1, x20
  401d04:	bl	4016e0 <printf@plt>
  401d08:	ldr	x27, [sp]
  401d0c:	b	4019e4 <ferror@plt+0x284>
  401d10:	cbz	x20, 401d38 <ferror@plt+0x5d8>
  401d14:	ldr	x0, [x20, #128]
  401d18:	ldr	x19, [x20, #152]
  401d1c:	bl	401610 <free@plt>
  401d20:	ldr	x0, [x20, #136]
  401d24:	bl	401610 <free@plt>
  401d28:	mov	x0, x20
  401d2c:	bl	401610 <free@plt>
  401d30:	mov	x20, x19
  401d34:	cbnz	x19, 401d14 <ferror@plt+0x5b4>
  401d38:	str	xzr, [x27, #152]
  401d3c:	mov	w27, #0xffffffff            	// #-1
  401d40:	cbnz	x23, 401ab4 <ferror@plt+0x354>
  401d44:	b	401ac4 <ferror@plt+0x364>
  401d48:	mov	w28, wzr
  401d4c:	adrp	x19, 415000 <ferror@plt+0x138a0>
  401d50:	add	x19, x19, #0x228
  401d54:	ldr	x0, [x19]
  401d58:	bl	40412c <ferror@plt+0x29cc>
  401d5c:	ldr	x0, [x19, #8]
  401d60:	bl	40412c <ferror@plt+0x29cc>
  401d64:	mov	w0, w28
  401d68:	ldp	x20, x19, [sp, #240]
  401d6c:	ldp	x22, x21, [sp, #224]
  401d70:	ldp	x24, x23, [sp, #208]
  401d74:	ldp	x26, x25, [sp, #192]
  401d78:	ldp	x28, x27, [sp, #176]
  401d7c:	ldp	x29, x30, [sp, #160]
  401d80:	add	sp, sp, #0x100
  401d84:	ret
  401d88:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401d8c:	add	x1, x1, #0x5ce
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	4016b0 <dcgettext@plt>
  401d9c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401da0:	ldr	x1, [x8, #528]
  401da4:	adrp	x2, 404000 <ferror@plt+0x28a0>
  401da8:	add	x2, x2, #0x5da
  401dac:	bl	4016e0 <printf@plt>
  401db0:	mov	w0, wzr
  401db4:	bl	401410 <exit@plt>
  401db8:	bl	401e34 <ferror@plt+0x6d4>
  401dbc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401dc0:	add	x1, x1, #0x613
  401dc4:	mov	w2, #0x5                   	// #5
  401dc8:	mov	x0, xzr
  401dcc:	bl	4016b0 <dcgettext@plt>
  401dd0:	bl	401690 <warnx@plt>
  401dd4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401dd8:	ldr	x19, [x8, #504]
  401ddc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401de0:	add	x1, x1, #0x5ec
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	mov	x0, xzr
  401dec:	bl	4016b0 <dcgettext@plt>
  401df0:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401df4:	ldr	x2, [x8, #528]
  401df8:	mov	x1, x0
  401dfc:	mov	x0, x19
  401e00:	bl	401730 <fprintf@plt>
  401e04:	mov	w0, #0x1                   	// #1
  401e08:	bl	401410 <exit@plt>
  401e0c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e10:	add	x1, x1, #0x630
  401e14:	b	401e20 <ferror@plt+0x6c0>
  401e18:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e1c:	add	x1, x1, #0x64d
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	bl	4016b0 <dcgettext@plt>
  401e28:	mov	x1, x0
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	bl	401740 <err@plt>
  401e34:	stp	x29, x30, [sp, #-32]!
  401e38:	adrp	x8, 415000 <ferror@plt+0x138a0>
  401e3c:	ldr	x8, [x8, #528]
  401e40:	stp	x20, x19, [sp, #16]
  401e44:	adrp	x10, 415000 <ferror@plt+0x138a0>
  401e48:	ldr	x19, [x10, #520]
  401e4c:	ldrb	w9, [x8]
  401e50:	adrp	x10, 404000 <ferror@plt+0x28a0>
  401e54:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e58:	add	x10, x10, #0x6c4
  401e5c:	cmp	w9, #0x0
  401e60:	add	x1, x1, #0x6ca
  401e64:	mov	w2, #0x5                   	// #5
  401e68:	mov	x0, xzr
  401e6c:	mov	x29, sp
  401e70:	csel	x20, x10, x8, eq  // eq = none
  401e74:	bl	4016b0 <dcgettext@plt>
  401e78:	mov	x1, x19
  401e7c:	bl	4013f0 <fputs@plt>
  401e80:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401e84:	add	x1, x1, #0x6d3
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	mov	x0, xzr
  401e90:	bl	4016b0 <dcgettext@plt>
  401e94:	mov	x1, x0
  401e98:	mov	x0, x19
  401e9c:	mov	x2, x20
  401ea0:	bl	401730 <fprintf@plt>
  401ea4:	mov	w0, #0xa                   	// #10
  401ea8:	mov	x1, x19
  401eac:	bl	401460 <fputc@plt>
  401eb0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401eb4:	add	x1, x1, #0x6f0
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	4016b0 <dcgettext@plt>
  401ec4:	mov	x1, x19
  401ec8:	bl	4013f0 <fputs@plt>
  401ecc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401ed0:	add	x1, x1, #0x724
  401ed4:	mov	w2, #0x5                   	// #5
  401ed8:	mov	x0, xzr
  401edc:	bl	4016b0 <dcgettext@plt>
  401ee0:	mov	x1, x19
  401ee4:	bl	4013f0 <fputs@plt>
  401ee8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401eec:	add	x1, x1, #0x72f
  401ef0:	mov	w2, #0x5                   	// #5
  401ef4:	mov	x0, xzr
  401ef8:	bl	4016b0 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	4013f0 <fputs@plt>
  401f04:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f08:	add	x1, x1, #0x899
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	mov	x0, xzr
  401f14:	bl	4016b0 <dcgettext@plt>
  401f18:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f1c:	mov	x19, x0
  401f20:	add	x1, x1, #0x8ba
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	mov	x0, xzr
  401f2c:	bl	4016b0 <dcgettext@plt>
  401f30:	mov	x4, x0
  401f34:	adrp	x0, 404000 <ferror@plt+0x28a0>
  401f38:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f3c:	adrp	x3, 404000 <ferror@plt+0x28a0>
  401f40:	add	x0, x0, #0x87c
  401f44:	add	x1, x1, #0x88d
  401f48:	add	x3, x3, #0x8ab
  401f4c:	mov	x2, x19
  401f50:	bl	4016e0 <printf@plt>
  401f54:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f58:	add	x1, x1, #0x8ca
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	mov	x0, xzr
  401f64:	bl	4016b0 <dcgettext@plt>
  401f68:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401f6c:	add	x1, x1, #0x8e5
  401f70:	bl	4016e0 <printf@plt>
  401f74:	mov	w0, wzr
  401f78:	bl	401410 <exit@plt>
  401f7c:	stp	x29, x30, [sp, #-80]!
  401f80:	stp	x26, x25, [sp, #16]
  401f84:	stp	x24, x23, [sp, #32]
  401f88:	stp	x22, x21, [sp, #48]
  401f8c:	stp	x20, x19, [sp, #64]
  401f90:	mov	x29, sp
  401f94:	cbz	x1, 402008 <ferror@plt+0x8a8>
  401f98:	mov	x19, x3
  401f9c:	mov	w23, w2
  401fa0:	mov	x21, x0
  401fa4:	cbz	x0, 4020a8 <ferror@plt+0x948>
  401fa8:	ldr	w8, [x21, #160]
  401fac:	add	w22, w8, #0x1
  401fb0:	mov	x0, x1
  401fb4:	bl	401540 <strdup@plt>
  401fb8:	cbz	x0, 4020b8 <ferror@plt+0x958>
  401fbc:	add	x23, x0, w23, sxtw
  401fc0:	ldrb	w8, [x23]
  401fc4:	mov	x20, x0
  401fc8:	cmp	w8, #0x2f
  401fcc:	b.ne	402010 <ferror@plt+0x8b0>  // b.any
  401fd0:	ldrb	w8, [x23, #1]!
  401fd4:	cmp	w8, #0x2f
  401fd8:	b.eq	401fd0 <ferror@plt+0x870>  // b.none
  401fdc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  401fe0:	add	x1, x1, #0x8ee
  401fe4:	mov	x0, x21
  401fe8:	mov	x2, x1
  401fec:	mov	w3, w22
  401ff0:	bl	402200 <ferror@plt+0xaa0>
  401ff4:	mov	x21, x0
  401ff8:	mov	x25, x0
  401ffc:	ldrb	w8, [x23]
  402000:	cbnz	w8, 40201c <ferror@plt+0x8bc>
  402004:	b	402074 <ferror@plt+0x914>
  402008:	mov	x22, xzr
  40200c:	b	40208c <ferror@plt+0x92c>
  402010:	mov	x25, xzr
  402014:	ldrb	w8, [x23]
  402018:	cbz	w8, 402074 <ferror@plt+0x914>
  40201c:	mov	w26, #0x2f                  	// #47
  402020:	mov	w1, #0x2f                  	// #47
  402024:	mov	x0, x23
  402028:	bl	401650 <strchr@plt>
  40202c:	cbz	x0, 4020c8 <ferror@plt+0x968>
  402030:	mov	x24, x0
  402034:	strb	wzr, [x0]
  402038:	mov	x0, x21
  40203c:	mov	x1, x20
  402040:	mov	x2, x23
  402044:	mov	w3, w22
  402048:	bl	402200 <ferror@plt+0xaa0>
  40204c:	cmp	x25, #0x0
  402050:	mov	x21, x0
  402054:	csel	x25, x0, x25, eq  // eq = none
  402058:	mov	x23, x24
  40205c:	strb	w26, [x24]
  402060:	ldrb	w8, [x23, #1]!
  402064:	cmp	w8, #0x2f
  402068:	b.eq	402060 <ferror@plt+0x900>  // b.none
  40206c:	ldrb	w8, [x23]
  402070:	cbnz	w8, 402020 <ferror@plt+0x8c0>
  402074:	cmp	x25, #0x0
  402078:	csel	x22, x21, x25, eq  // eq = none
  40207c:	cbz	x19, 402084 <ferror@plt+0x924>
  402080:	str	x21, [x19]
  402084:	mov	x0, x20
  402088:	bl	401610 <free@plt>
  40208c:	mov	x0, x22
  402090:	ldp	x20, x19, [sp, #64]
  402094:	ldp	x22, x21, [sp, #48]
  402098:	ldp	x24, x23, [sp, #32]
  40209c:	ldp	x26, x25, [sp, #16]
  4020a0:	ldp	x29, x30, [sp], #80
  4020a4:	ret
  4020a8:	mov	w22, wzr
  4020ac:	mov	x0, x1
  4020b0:	bl	401540 <strdup@plt>
  4020b4:	cbnz	x0, 401fbc <ferror@plt+0x85c>
  4020b8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4020bc:	add	x1, x1, #0x8f0
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	401740 <err@plt>
  4020c8:	mov	x0, x21
  4020cc:	mov	x1, x20
  4020d0:	mov	x2, x23
  4020d4:	mov	w3, w22
  4020d8:	bl	402200 <ferror@plt+0xaa0>
  4020dc:	cmp	x25, #0x0
  4020e0:	mov	x21, x0
  4020e4:	csel	x22, x0, x25, eq  // eq = none
  4020e8:	cbnz	x19, 402080 <ferror@plt+0x920>
  4020ec:	b	402084 <ferror@plt+0x924>
  4020f0:	stp	x29, x30, [sp, #-32]!
  4020f4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  4020f8:	stp	x20, x19, [sp, #16]
  4020fc:	ldr	x20, [x8, #520]
  402100:	mov	x29, sp
  402104:	bl	4016f0 <__errno_location@plt>
  402108:	mov	x19, x0
  40210c:	str	wzr, [x0]
  402110:	mov	x0, x20
  402114:	bl	401760 <ferror@plt>
  402118:	cbnz	w0, 4021b8 <ferror@plt+0xa58>
  40211c:	mov	x0, x20
  402120:	bl	401670 <fflush@plt>
  402124:	cbz	w0, 402178 <ferror@plt+0xa18>
  402128:	ldr	w20, [x19]
  40212c:	cmp	w20, #0x9
  402130:	b.eq	40213c <ferror@plt+0x9dc>  // b.none
  402134:	cmp	w20, #0x20
  402138:	b.ne	4021d0 <ferror@plt+0xa70>  // b.any
  40213c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402140:	ldr	x20, [x8, #504]
  402144:	str	wzr, [x19]
  402148:	mov	x0, x20
  40214c:	bl	401760 <ferror@plt>
  402150:	cbnz	w0, 4021f8 <ferror@plt+0xa98>
  402154:	mov	x0, x20
  402158:	bl	401670 <fflush@plt>
  40215c:	cbz	w0, 402198 <ferror@plt+0xa38>
  402160:	ldr	w8, [x19]
  402164:	cmp	w8, #0x9
  402168:	b.ne	4021f8 <ferror@plt+0xa98>  // b.any
  40216c:	ldp	x20, x19, [sp, #16]
  402170:	ldp	x29, x30, [sp], #32
  402174:	ret
  402178:	mov	x0, x20
  40217c:	bl	4014a0 <fileno@plt>
  402180:	tbnz	w0, #31, 402128 <ferror@plt+0x9c8>
  402184:	bl	401420 <dup@plt>
  402188:	tbnz	w0, #31, 402128 <ferror@plt+0x9c8>
  40218c:	bl	401560 <close@plt>
  402190:	cbnz	w0, 402128 <ferror@plt+0x9c8>
  402194:	b	40213c <ferror@plt+0x9dc>
  402198:	mov	x0, x20
  40219c:	bl	4014a0 <fileno@plt>
  4021a0:	tbnz	w0, #31, 402160 <ferror@plt+0xa00>
  4021a4:	bl	401420 <dup@plt>
  4021a8:	tbnz	w0, #31, 402160 <ferror@plt+0xa00>
  4021ac:	bl	401560 <close@plt>
  4021b0:	cbnz	w0, 402160 <ferror@plt+0xa00>
  4021b4:	b	40216c <ferror@plt+0xa0c>
  4021b8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4021bc:	add	x1, x1, #0x689
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	4016b0 <dcgettext@plt>
  4021cc:	b	4021e8 <ferror@plt+0xa88>
  4021d0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4021d4:	add	x1, x1, #0x689
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	mov	x0, xzr
  4021e0:	bl	4016b0 <dcgettext@plt>
  4021e4:	cbnz	w20, 4021f4 <ferror@plt+0xa94>
  4021e8:	bl	401690 <warnx@plt>
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	bl	4013c0 <_exit@plt>
  4021f4:	bl	4015e0 <warn@plt>
  4021f8:	mov	w0, #0x1                   	// #1
  4021fc:	bl	4013c0 <_exit@plt>
  402200:	stp	x29, x30, [sp, #-96]!
  402204:	str	x28, [sp, #16]
  402208:	stp	x26, x25, [sp, #32]
  40220c:	stp	x24, x23, [sp, #48]
  402210:	stp	x22, x21, [sp, #64]
  402214:	stp	x20, x19, [sp, #80]
  402218:	mov	x29, sp
  40221c:	sub	sp, sp, #0x1, lsl #12
  402220:	cbz	x2, 402288 <ferror@plt+0xb28>
  402224:	mov	x20, x1
  402228:	mov	x21, x0
  40222c:	mov	w0, #0x1                   	// #1
  402230:	mov	w1, #0xb0                  	// #176
  402234:	mov	w23, w3
  402238:	mov	x22, x2
  40223c:	bl	401530 <calloc@plt>
  402240:	cbz	x0, 402474 <ferror@plt+0xd14>
  402244:	mov	x19, x0
  402248:	cbz	x21, 402250 <ferror@plt+0xaf0>
  40224c:	str	x19, [x21, #152]
  402250:	mov	x0, x22
  402254:	str	w23, [x19, #160]
  402258:	bl	401540 <strdup@plt>
  40225c:	cbz	x0, 402488 <ferror@plt+0xd28>
  402260:	str	x0, [x19, #128]
  402264:	mov	w0, wzr
  402268:	mov	x1, x20
  40226c:	mov	x2, x19
  402270:	bl	401680 <__lxstat@plt>
  402274:	cbz	w0, 402290 <ferror@plt+0xb30>
  402278:	bl	4016f0 <__errno_location@plt>
  40227c:	ldr	w8, [x0]
  402280:	str	w8, [x19, #168]
  402284:	b	402450 <ferror@plt+0xcf0>
  402288:	mov	x19, xzr
  40228c:	b	402450 <ferror@plt+0xcf0>
  402290:	ldr	w8, [x19, #16]
  402294:	and	w8, w8, #0xf000
  402298:	cmp	w8, #0xa, lsl #12
  40229c:	b.ne	402364 <ferror@plt+0xc04>  // b.any
  4022a0:	mov	x1, sp
  4022a4:	mov	w2, #0x1000                	// #4096
  4022a8:	mov	x0, x20
  4022ac:	bl	401440 <readlink@plt>
  4022b0:	cmp	x0, #0x0
  4022b4:	b.le	402498 <ferror@plt+0xd38>
  4022b8:	ldrb	w25, [sp]
  4022bc:	mov	x22, x0
  4022c0:	cmp	w25, #0x2f
  4022c4:	b.eq	4022f0 <ferror@plt+0xb90>  // b.none
  4022c8:	mov	w1, #0x2f                  	// #47
  4022cc:	mov	x0, x20
  4022d0:	bl	401570 <strrchr@plt>
  4022d4:	cbz	x0, 4022f0 <ferror@plt+0xb90>
  4022d8:	sub	w8, w0, w20
  4022dc:	str	w8, [x19, #144]
  4022e0:	add	w8, w8, #0x1
  4022e4:	add	x22, x22, w8, sxtw
  4022e8:	mov	w26, #0x1                   	// #1
  4022ec:	b	4022f4 <ferror@plt+0xb94>
  4022f0:	mov	w26, wzr
  4022f4:	add	x24, x22, #0x1
  4022f8:	mov	x0, x24
  4022fc:	bl	4014b0 <malloc@plt>
  402300:	mov	x23, x0
  402304:	cbz	x24, 40230c <ferror@plt+0xbac>
  402308:	cbz	x23, 4024bc <ferror@plt+0xd5c>
  40230c:	cmp	w25, #0x2f
  402310:	str	x23, [x19, #136]
  402314:	b.eq	402350 <ferror@plt+0xbf0>  // b.none
  402318:	cbz	w26, 402350 <ferror@plt+0xbf0>
  40231c:	ldrsw	x24, [x19, #144]
  402320:	mov	x0, x23
  402324:	mov	x1, x20
  402328:	mov	x2, x24
  40232c:	bl	4013b0 <memcpy@plt>
  402330:	mov	w8, #0x2f                  	// #47
  402334:	add	x9, x24, #0x1
  402338:	strb	w8, [x23, x24]
  40233c:	str	w9, [x19, #144]
  402340:	add	x0, x23, x9
  402344:	sub	x2, x22, x9
  402348:	mov	x1, sp
  40234c:	b	40235c <ferror@plt+0xbfc>
  402350:	mov	x1, sp
  402354:	mov	x0, x23
  402358:	mov	x2, x22
  40235c:	bl	4013b0 <memcpy@plt>
  402360:	strb	wzr, [x23, x22]
  402364:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402368:	ldr	w8, [x8, #544]
  40236c:	tbz	w8, #4, 402394 <ferror@plt+0xc34>
  402370:	adrp	x22, 415000 <ferror@plt+0x138a0>
  402374:	add	x22, x22, #0x220
  402378:	ldr	x0, [x22, #8]
  40237c:	ldr	w1, [x19, #24]
  402380:	bl	404174 <ferror@plt+0x2a14>
  402384:	ldr	x0, [x22, #16]
  402388:	ldr	w1, [x19, #28]
  40238c:	bl	404314 <ferror@plt+0x2bb4>
  402390:	ldr	w8, [x22]
  402394:	tbz	w8, #3, 402450 <ferror@plt+0xcf0>
  402398:	ldr	w8, [x19, #16]
  40239c:	and	w8, w8, #0xf000
  4023a0:	cmp	w8, #0x4, lsl #12
  4023a4:	b.ne	402450 <ferror@plt+0xcf0>  // b.any
  4023a8:	cbz	x21, 4023c4 <ferror@plt+0xc64>
  4023ac:	ldr	w8, [x21, #16]
  4023b0:	and	w8, w8, #0xf000
  4023b4:	cmp	w8, #0x4, lsl #12
  4023b8:	b.eq	402428 <ferror@plt+0xcc8>  // b.none
  4023bc:	cmp	w8, #0xa, lsl #12
  4023c0:	b.ne	402450 <ferror@plt+0xcf0>  // b.any
  4023c4:	cbz	x20, 402450 <ferror@plt+0xcf0>
  4023c8:	mov	x0, x20
  4023cc:	bl	4013e0 <strlen@plt>
  4023d0:	add	x23, x0, #0x4
  4023d4:	mov	x22, x0
  4023d8:	mov	x0, x23
  4023dc:	bl	4014b0 <malloc@plt>
  4023e0:	mov	x21, x0
  4023e4:	cbz	x23, 4023ec <ferror@plt+0xc8c>
  4023e8:	cbz	x21, 4024d0 <ferror@plt+0xd70>
  4023ec:	mov	x0, x21
  4023f0:	mov	x1, x20
  4023f4:	mov	x2, x22
  4023f8:	bl	4013b0 <memcpy@plt>
  4023fc:	mov	w8, #0x2e2f                	// #11823
  402400:	movk	w8, #0x2e, lsl #16
  402404:	mov	x2, sp
  402408:	mov	w0, wzr
  40240c:	mov	x1, x21
  402410:	str	w8, [x21, x22]
  402414:	bl	401710 <__xstat@plt>
  402418:	cbnz	w0, 4024e4 <ferror@plt+0xd84>
  40241c:	mov	x0, x21
  402420:	bl	401610 <free@plt>
  402424:	mov	x21, sp
  402428:	ldr	x8, [x21]
  40242c:	ldr	x9, [x19]
  402430:	cmp	x8, x9
  402434:	b.ne	402448 <ferror@plt+0xce8>  // b.any
  402438:	ldr	x8, [x21, #8]
  40243c:	ldr	x9, [x19, #8]
  402440:	cmp	x8, x9
  402444:	b.ne	402450 <ferror@plt+0xcf0>  // b.any
  402448:	mov	w8, #0x1                   	// #1
  40244c:	str	w8, [x19, #164]
  402450:	mov	x0, x19
  402454:	add	sp, sp, #0x1, lsl #12
  402458:	ldp	x20, x19, [sp, #80]
  40245c:	ldp	x22, x21, [sp, #64]
  402460:	ldp	x24, x23, [sp, #48]
  402464:	ldp	x26, x25, [sp, #32]
  402468:	ldr	x28, [sp, #16]
  40246c:	ldp	x29, x30, [sp], #96
  402470:	ret
  402474:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402478:	add	x1, x1, #0x908
  40247c:	mov	w0, #0x1                   	// #1
  402480:	mov	w2, #0xb0                  	// #176
  402484:	bl	401740 <err@plt>
  402488:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40248c:	add	x1, x1, #0x8f0
  402490:	mov	w0, #0x1                   	// #1
  402494:	bl	401740 <err@plt>
  402498:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40249c:	add	x1, x1, #0x922
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	bl	4016b0 <dcgettext@plt>
  4024ac:	mov	x1, x0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	mov	x2, x20
  4024b8:	bl	401740 <err@plt>
  4024bc:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024c0:	add	x1, x1, #0x908
  4024c4:	mov	w0, #0x1                   	// #1
  4024c8:	mov	x2, x24
  4024cc:	bl	401740 <err@plt>
  4024d0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024d4:	add	x1, x1, #0x908
  4024d8:	mov	w0, #0x1                   	// #1
  4024dc:	mov	x2, x23
  4024e0:	bl	401740 <err@plt>
  4024e4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4024e8:	add	x1, x1, #0x93d
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	mov	x0, xzr
  4024f4:	bl	4016b0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	mov	x2, x21
  402504:	bl	401740 <err@plt>
  402508:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40250c:	str	w0, [x8, #496]
  402510:	ret
  402514:	sub	sp, sp, #0x70
  402518:	stp	x29, x30, [sp, #16]
  40251c:	stp	x28, x27, [sp, #32]
  402520:	stp	x26, x25, [sp, #48]
  402524:	stp	x24, x23, [sp, #64]
  402528:	stp	x22, x21, [sp, #80]
  40252c:	stp	x20, x19, [sp, #96]
  402530:	add	x29, sp, #0x10
  402534:	str	xzr, [x1]
  402538:	cbz	x0, 40257c <ferror@plt+0xe1c>
  40253c:	ldrb	w22, [x0]
  402540:	mov	x20, x0
  402544:	cbz	x22, 40257c <ferror@plt+0xe1c>
  402548:	mov	x21, x2
  40254c:	mov	x19, x1
  402550:	bl	4015f0 <__ctype_b_loc@plt>
  402554:	ldr	x8, [x0]
  402558:	mov	x23, x0
  40255c:	ldrh	w9, [x8, x22, lsl #1]
  402560:	tbz	w9, #13, 402574 <ferror@plt+0xe14>
  402564:	add	x9, x20, #0x1
  402568:	ldrb	w22, [x9], #1
  40256c:	ldrh	w10, [x8, x22, lsl #1]
  402570:	tbnz	w10, #13, 402568 <ferror@plt+0xe08>
  402574:	cmp	w22, #0x2d
  402578:	b.ne	4025b0 <ferror@plt+0xe50>  // b.any
  40257c:	mov	w22, #0xffffffea            	// #-22
  402580:	neg	w19, w22
  402584:	bl	4016f0 <__errno_location@plt>
  402588:	str	w19, [x0]
  40258c:	mov	w0, w22
  402590:	ldp	x20, x19, [sp, #96]
  402594:	ldp	x22, x21, [sp, #80]
  402598:	ldp	x24, x23, [sp, #64]
  40259c:	ldp	x26, x25, [sp, #48]
  4025a0:	ldp	x28, x27, [sp, #32]
  4025a4:	ldp	x29, x30, [sp, #16]
  4025a8:	add	sp, sp, #0x70
  4025ac:	ret
  4025b0:	bl	4016f0 <__errno_location@plt>
  4025b4:	mov	x24, x0
  4025b8:	str	wzr, [x0]
  4025bc:	add	x1, sp, #0x8
  4025c0:	mov	x0, x20
  4025c4:	mov	w2, wzr
  4025c8:	mov	w3, wzr
  4025cc:	str	xzr, [sp, #8]
  4025d0:	bl	401520 <__strtoul_internal@plt>
  4025d4:	ldr	x25, [sp, #8]
  4025d8:	ldr	w8, [x24]
  4025dc:	cmp	x25, x20
  4025e0:	b.eq	402760 <ferror@plt+0x1000>  // b.none
  4025e4:	add	x9, x0, #0x1
  4025e8:	mov	x20, x0
  4025ec:	cmp	x9, #0x1
  4025f0:	b.hi	4025f8 <ferror@plt+0xe98>  // b.pmore
  4025f4:	cbnz	w8, 402764 <ferror@plt+0x1004>
  4025f8:	cbz	x25, 402770 <ferror@plt+0x1010>
  4025fc:	ldrb	w8, [x25]
  402600:	cbz	w8, 402770 <ferror@plt+0x1010>
  402604:	mov	w27, wzr
  402608:	mov	x28, xzr
  40260c:	b	40261c <ferror@plt+0xebc>
  402610:	mov	x28, xzr
  402614:	str	x22, [sp, #8]
  402618:	mov	x25, x22
  40261c:	ldrb	w8, [x25, #1]
  402620:	cmp	w8, #0x61
  402624:	b.le	402654 <ferror@plt+0xef4>
  402628:	cmp	w8, #0x62
  40262c:	b.eq	40265c <ferror@plt+0xefc>  // b.none
  402630:	cmp	w8, #0x69
  402634:	b.ne	40266c <ferror@plt+0xf0c>  // b.any
  402638:	ldrb	w8, [x25, #2]
  40263c:	orr	w8, w8, #0x20
  402640:	cmp	w8, #0x62
  402644:	b.ne	40266c <ferror@plt+0xf0c>  // b.any
  402648:	ldrb	w8, [x25, #3]
  40264c:	cbnz	w8, 40266c <ferror@plt+0xf0c>
  402650:	b	402780 <ferror@plt+0x1020>
  402654:	cmp	w8, #0x42
  402658:	b.ne	402668 <ferror@plt+0xf08>  // b.any
  40265c:	ldrb	w8, [x25, #2]
  402660:	cbnz	w8, 40266c <ferror@plt+0xf0c>
  402664:	b	402788 <ferror@plt+0x1028>
  402668:	cbz	w8, 402780 <ferror@plt+0x1020>
  40266c:	bl	401490 <localeconv@plt>
  402670:	cbz	x0, 402690 <ferror@plt+0xf30>
  402674:	ldr	x22, [x0]
  402678:	cbz	x22, 40269c <ferror@plt+0xf3c>
  40267c:	mov	x0, x22
  402680:	bl	4013e0 <strlen@plt>
  402684:	mov	x26, x0
  402688:	mov	w8, #0x1                   	// #1
  40268c:	b	4026a4 <ferror@plt+0xf44>
  402690:	mov	w8, wzr
  402694:	mov	x22, xzr
  402698:	b	4026a0 <ferror@plt+0xf40>
  40269c:	mov	w8, wzr
  4026a0:	mov	x26, xzr
  4026a4:	cbnz	x28, 40257c <ferror@plt+0xe1c>
  4026a8:	ldrb	w9, [x25]
  4026ac:	eor	w8, w8, #0x1
  4026b0:	cmp	w9, #0x0
  4026b4:	cset	w9, eq  // eq = none
  4026b8:	orr	w8, w8, w9
  4026bc:	tbnz	w8, #0, 40257c <ferror@plt+0xe1c>
  4026c0:	mov	x0, x22
  4026c4:	mov	x1, x25
  4026c8:	mov	x2, x26
  4026cc:	bl	4014e0 <strncmp@plt>
  4026d0:	cbnz	w0, 40257c <ferror@plt+0xe1c>
  4026d4:	add	x22, x25, x26
  4026d8:	ldrb	w8, [x22]
  4026dc:	cmp	w8, #0x30
  4026e0:	b.ne	4026f4 <ferror@plt+0xf94>  // b.any
  4026e4:	ldrb	w8, [x22, #1]!
  4026e8:	add	w27, w27, #0x1
  4026ec:	cmp	w8, #0x30
  4026f0:	b.eq	4026e4 <ferror@plt+0xf84>  // b.none
  4026f4:	ldr	x9, [x23]
  4026f8:	sxtb	x8, w8
  4026fc:	ldrh	w8, [x9, x8, lsl #1]
  402700:	tbz	w8, #11, 402610 <ferror@plt+0xeb0>
  402704:	add	x1, sp, #0x8
  402708:	mov	x0, x22
  40270c:	mov	w2, wzr
  402710:	mov	w3, wzr
  402714:	str	wzr, [x24]
  402718:	str	xzr, [sp, #8]
  40271c:	bl	401520 <__strtoul_internal@plt>
  402720:	ldr	x25, [sp, #8]
  402724:	ldr	w8, [x24]
  402728:	cmp	x25, x22
  40272c:	b.eq	402760 <ferror@plt+0x1000>  // b.none
  402730:	add	x9, x0, #0x1
  402734:	cmp	x9, #0x1
  402738:	b.hi	402740 <ferror@plt+0xfe0>  // b.pmore
  40273c:	cbnz	w8, 402764 <ferror@plt+0x1004>
  402740:	mov	x28, xzr
  402744:	cbz	x0, 40261c <ferror@plt+0xebc>
  402748:	cbz	x25, 40257c <ferror@plt+0xe1c>
  40274c:	ldrb	w8, [x25]
  402750:	mov	w22, #0xffffffea            	// #-22
  402754:	mov	x28, x0
  402758:	cbnz	w8, 40261c <ferror@plt+0xebc>
  40275c:	b	402580 <ferror@plt+0xe20>
  402760:	cbz	w8, 40257c <ferror@plt+0xe1c>
  402764:	neg	w22, w8
  402768:	tbz	w22, #31, 40258c <ferror@plt+0xe2c>
  40276c:	b	402580 <ferror@plt+0xe20>
  402770:	mov	w22, wzr
  402774:	str	x20, [x19]
  402778:	tbz	w22, #31, 40258c <ferror@plt+0xe2c>
  40277c:	b	402580 <ferror@plt+0xe20>
  402780:	mov	w24, #0x400                 	// #1024
  402784:	b	40278c <ferror@plt+0x102c>
  402788:	mov	w24, #0x3e8                 	// #1000
  40278c:	ldrsb	w22, [x25]
  402790:	adrp	x23, 404000 <ferror@plt+0x28a0>
  402794:	add	x23, x23, #0x984
  402798:	mov	w2, #0x9                   	// #9
  40279c:	mov	x0, x23
  4027a0:	mov	w1, w22
  4027a4:	bl	4016a0 <memchr@plt>
  4027a8:	cbnz	x0, 4027c8 <ferror@plt+0x1068>
  4027ac:	adrp	x23, 404000 <ferror@plt+0x28a0>
  4027b0:	add	x23, x23, #0x98d
  4027b4:	mov	w2, #0x9                   	// #9
  4027b8:	mov	x0, x23
  4027bc:	mov	w1, w22
  4027c0:	bl	4016a0 <memchr@plt>
  4027c4:	cbz	x0, 40257c <ferror@plt+0xe1c>
  4027c8:	sub	w8, w0, w23
  4027cc:	adds	w8, w8, #0x1
  4027d0:	b.cs	4027f4 <ferror@plt+0x1094>  // b.hs, b.nlast
  4027d4:	mvn	w9, w0
  4027d8:	add	w9, w9, w23
  4027dc:	umulh	x10, x24, x20
  4027e0:	cmp	xzr, x10
  4027e4:	b.ne	4027fc <ferror@plt+0x109c>  // b.any
  4027e8:	adds	w9, w9, #0x1
  4027ec:	mul	x20, x20, x24
  4027f0:	b.cc	4027dc <ferror@plt+0x107c>  // b.lo, b.ul, b.last
  4027f4:	mov	w22, wzr
  4027f8:	b	402800 <ferror@plt+0x10a0>
  4027fc:	mov	w22, #0xffffffde            	// #-34
  402800:	cbz	x21, 402808 <ferror@plt+0x10a8>
  402804:	str	w8, [x21]
  402808:	cbz	x28, 402774 <ferror@plt+0x1014>
  40280c:	cbz	w8, 402774 <ferror@plt+0x1014>
  402810:	mvn	w8, w0
  402814:	add	w9, w8, w23
  402818:	mov	w8, #0x1                   	// #1
  40281c:	umulh	x10, x24, x8
  402820:	cmp	xzr, x10
  402824:	b.ne	402834 <ferror@plt+0x10d4>  // b.any
  402828:	adds	w9, w9, #0x1
  40282c:	mul	x8, x8, x24
  402830:	b.cc	40281c <ferror@plt+0x10bc>  // b.lo, b.ul, b.last
  402834:	mov	w9, #0xa                   	// #10
  402838:	cmp	x28, #0xb
  40283c:	b.cc	402850 <ferror@plt+0x10f0>  // b.lo, b.ul, b.last
  402840:	add	x9, x9, x9, lsl #2
  402844:	lsl	x9, x9, #1
  402848:	cmp	x9, x28
  40284c:	b.cc	402840 <ferror@plt+0x10e0>  // b.lo, b.ul, b.last
  402850:	cmp	w27, #0x1
  402854:	b.lt	402900 <ferror@plt+0x11a0>  // b.tstop
  402858:	cmp	w27, #0x3
  40285c:	b.hi	402868 <ferror@plt+0x1108>  // b.pmore
  402860:	mov	w10, wzr
  402864:	b	4028ec <ferror@plt+0x118c>
  402868:	mov	w10, #0x1                   	// #1
  40286c:	dup	v0.2d, x10
  402870:	and	w10, w27, #0xfffffffc
  402874:	mov	v1.16b, v0.16b
  402878:	mov	v1.d[0], x9
  40287c:	mov	w9, w10
  402880:	fmov	x12, d1
  402884:	mov	x11, v1.d[1]
  402888:	add	x12, x12, x12, lsl #2
  40288c:	fmov	x13, d0
  402890:	lsl	x12, x12, #1
  402894:	add	x11, x11, x11, lsl #2
  402898:	add	x13, x13, x13, lsl #2
  40289c:	mov	x14, v0.d[1]
  4028a0:	fmov	d1, x12
  4028a4:	lsl	x11, x11, #1
  4028a8:	lsl	x13, x13, #1
  4028ac:	mov	v1.d[1], x11
  4028b0:	add	x11, x14, x14, lsl #2
  4028b4:	fmov	d0, x13
  4028b8:	lsl	x11, x11, #1
  4028bc:	subs	w9, w9, #0x4
  4028c0:	mov	v0.d[1], x11
  4028c4:	b.ne	402880 <ferror@plt+0x1120>  // b.any
  4028c8:	mov	x9, v1.d[1]
  4028cc:	mov	x11, v0.d[1]
  4028d0:	fmov	x12, d1
  4028d4:	fmov	x13, d0
  4028d8:	mul	x12, x13, x12
  4028dc:	mul	x9, x11, x9
  4028e0:	cmp	w27, w10
  4028e4:	mul	x9, x12, x9
  4028e8:	b.eq	402900 <ferror@plt+0x11a0>  // b.none
  4028ec:	sub	w10, w27, w10
  4028f0:	add	x9, x9, x9, lsl #2
  4028f4:	subs	w10, w10, #0x1
  4028f8:	lsl	x9, x9, #1
  4028fc:	b.ne	4028f0 <ferror@plt+0x1190>  // b.any
  402900:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402904:	mov	w12, #0x1                   	// #1
  402908:	movk	x10, #0xcccd
  40290c:	mov	w11, #0xa                   	// #10
  402910:	b	402924 <ferror@plt+0x11c4>
  402914:	cmp	x28, #0x9
  402918:	mov	x28, x13
  40291c:	mov	x12, x14
  402920:	b.ls	402774 <ferror@plt+0x1014>  // b.plast
  402924:	umulh	x13, x28, x10
  402928:	lsr	x13, x13, #3
  40292c:	add	x14, x12, x12, lsl #2
  402930:	msub	x15, x13, x11, x28
  402934:	lsl	x14, x14, #1
  402938:	cbz	x15, 402914 <ferror@plt+0x11b4>
  40293c:	udiv	x12, x9, x12
  402940:	udiv	x12, x12, x15
  402944:	udiv	x12, x8, x12
  402948:	add	x20, x12, x20
  40294c:	b	402914 <ferror@plt+0x11b4>
  402950:	mov	x2, xzr
  402954:	b	402514 <ferror@plt+0xdb4>
  402958:	stp	x29, x30, [sp, #-48]!
  40295c:	stp	x20, x19, [sp, #32]
  402960:	mov	x20, x1
  402964:	mov	x19, x0
  402968:	str	x21, [sp, #16]
  40296c:	mov	x29, sp
  402970:	cbz	x0, 4029a4 <ferror@plt+0x1244>
  402974:	ldrb	w21, [x19]
  402978:	mov	x8, x19
  40297c:	cbz	w21, 4029a8 <ferror@plt+0x1248>
  402980:	bl	4015f0 <__ctype_b_loc@plt>
  402984:	ldr	x9, [x0]
  402988:	mov	x8, x19
  40298c:	and	x10, x21, #0xff
  402990:	ldrh	w10, [x9, x10, lsl #1]
  402994:	tbz	w10, #11, 4029a8 <ferror@plt+0x1248>
  402998:	ldrb	w21, [x8, #1]!
  40299c:	cbnz	w21, 40298c <ferror@plt+0x122c>
  4029a0:	b	4029a8 <ferror@plt+0x1248>
  4029a4:	mov	x8, xzr
  4029a8:	cbz	x20, 4029b0 <ferror@plt+0x1250>
  4029ac:	str	x8, [x20]
  4029b0:	cmp	x8, x19
  4029b4:	b.ls	4029d4 <ferror@plt+0x1274>  // b.plast
  4029b8:	ldrb	w8, [x8]
  4029bc:	cmp	w8, #0x0
  4029c0:	cset	w0, eq  // eq = none
  4029c4:	ldp	x20, x19, [sp, #32]
  4029c8:	ldr	x21, [sp, #16]
  4029cc:	ldp	x29, x30, [sp], #48
  4029d0:	ret
  4029d4:	mov	w0, wzr
  4029d8:	ldp	x20, x19, [sp, #32]
  4029dc:	ldr	x21, [sp, #16]
  4029e0:	ldp	x29, x30, [sp], #48
  4029e4:	ret
  4029e8:	stp	x29, x30, [sp, #-48]!
  4029ec:	stp	x20, x19, [sp, #32]
  4029f0:	mov	x20, x1
  4029f4:	mov	x19, x0
  4029f8:	str	x21, [sp, #16]
  4029fc:	mov	x29, sp
  402a00:	cbz	x0, 402a34 <ferror@plt+0x12d4>
  402a04:	ldrb	w21, [x19]
  402a08:	mov	x8, x19
  402a0c:	cbz	w21, 402a38 <ferror@plt+0x12d8>
  402a10:	bl	4015f0 <__ctype_b_loc@plt>
  402a14:	ldr	x9, [x0]
  402a18:	mov	x8, x19
  402a1c:	and	x10, x21, #0xff
  402a20:	ldrh	w10, [x9, x10, lsl #1]
  402a24:	tbz	w10, #12, 402a38 <ferror@plt+0x12d8>
  402a28:	ldrb	w21, [x8, #1]!
  402a2c:	cbnz	w21, 402a1c <ferror@plt+0x12bc>
  402a30:	b	402a38 <ferror@plt+0x12d8>
  402a34:	mov	x8, xzr
  402a38:	cbz	x20, 402a40 <ferror@plt+0x12e0>
  402a3c:	str	x8, [x20]
  402a40:	cmp	x8, x19
  402a44:	b.ls	402a64 <ferror@plt+0x1304>  // b.plast
  402a48:	ldrb	w8, [x8]
  402a4c:	cmp	w8, #0x0
  402a50:	cset	w0, eq  // eq = none
  402a54:	ldp	x20, x19, [sp, #32]
  402a58:	ldr	x21, [sp, #16]
  402a5c:	ldp	x29, x30, [sp], #48
  402a60:	ret
  402a64:	mov	w0, wzr
  402a68:	ldp	x20, x19, [sp, #32]
  402a6c:	ldr	x21, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #48
  402a74:	ret
  402a78:	sub	sp, sp, #0x110
  402a7c:	stp	x29, x30, [sp, #208]
  402a80:	add	x29, sp, #0xd0
  402a84:	mov	x8, #0xffffffffffffffd0    	// #-48
  402a88:	mov	x9, sp
  402a8c:	sub	x10, x29, #0x50
  402a90:	stp	x28, x23, [sp, #224]
  402a94:	stp	x22, x21, [sp, #240]
  402a98:	stp	x20, x19, [sp, #256]
  402a9c:	mov	x20, x1
  402aa0:	mov	x19, x0
  402aa4:	movk	x8, #0xff80, lsl #32
  402aa8:	add	x11, x29, #0x40
  402aac:	add	x9, x9, #0x80
  402ab0:	add	x22, x10, #0x30
  402ab4:	mov	w23, #0xffffffd0            	// #-48
  402ab8:	stp	x2, x3, [x29, #-80]
  402abc:	stp	x4, x5, [x29, #-64]
  402ac0:	stp	x6, x7, [x29, #-48]
  402ac4:	stp	q1, q2, [sp, #16]
  402ac8:	stp	q3, q4, [sp, #48]
  402acc:	str	q0, [sp]
  402ad0:	stp	q5, q6, [sp, #80]
  402ad4:	str	q7, [sp, #112]
  402ad8:	stp	x9, x8, [x29, #-16]
  402adc:	stp	x11, x22, [x29, #-32]
  402ae0:	tbnz	w23, #31, 402aec <ferror@plt+0x138c>
  402ae4:	mov	w8, w23
  402ae8:	b	402b04 <ferror@plt+0x13a4>
  402aec:	add	w8, w23, #0x8
  402af0:	cmn	w23, #0x8
  402af4:	stur	w8, [x29, #-8]
  402af8:	b.gt	402b04 <ferror@plt+0x13a4>
  402afc:	add	x9, x22, w23, sxtw
  402b00:	b	402b10 <ferror@plt+0x13b0>
  402b04:	ldur	x9, [x29, #-32]
  402b08:	add	x10, x9, #0x8
  402b0c:	stur	x10, [x29, #-32]
  402b10:	ldr	x1, [x9]
  402b14:	cbz	x1, 402b8c <ferror@plt+0x142c>
  402b18:	tbnz	w8, #31, 402b24 <ferror@plt+0x13c4>
  402b1c:	mov	w23, w8
  402b20:	b	402b3c <ferror@plt+0x13dc>
  402b24:	add	w23, w8, #0x8
  402b28:	cmn	w8, #0x8
  402b2c:	stur	w23, [x29, #-8]
  402b30:	b.gt	402b3c <ferror@plt+0x13dc>
  402b34:	add	x8, x22, w8, sxtw
  402b38:	b	402b48 <ferror@plt+0x13e8>
  402b3c:	ldur	x8, [x29, #-32]
  402b40:	add	x9, x8, #0x8
  402b44:	stur	x9, [x29, #-32]
  402b48:	ldr	x21, [x8]
  402b4c:	cbz	x21, 402b8c <ferror@plt+0x142c>
  402b50:	mov	x0, x19
  402b54:	bl	4015c0 <strcmp@plt>
  402b58:	cbz	w0, 402b70 <ferror@plt+0x1410>
  402b5c:	mov	x0, x19
  402b60:	mov	x1, x21
  402b64:	bl	4015c0 <strcmp@plt>
  402b68:	cbnz	w0, 402ae0 <ferror@plt+0x1380>
  402b6c:	b	402b74 <ferror@plt+0x1414>
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	ldp	x20, x19, [sp, #256]
  402b78:	ldp	x22, x21, [sp, #240]
  402b7c:	ldp	x28, x23, [sp, #224]
  402b80:	ldp	x29, x30, [sp, #208]
  402b84:	add	sp, sp, #0x110
  402b88:	ret
  402b8c:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402b90:	ldr	w0, [x8, #496]
  402b94:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402b98:	add	x1, x1, #0x996
  402b9c:	mov	x2, x20
  402ba0:	mov	x3, x19
  402ba4:	bl	4016c0 <errx@plt>
  402ba8:	cbz	x1, 402bcc <ferror@plt+0x146c>
  402bac:	sxtb	w8, w2
  402bb0:	ldrsb	w9, [x0]
  402bb4:	cbz	w9, 402bcc <ferror@plt+0x146c>
  402bb8:	cmp	w8, w9
  402bbc:	b.eq	402bd0 <ferror@plt+0x1470>  // b.none
  402bc0:	sub	x1, x1, #0x1
  402bc4:	add	x0, x0, #0x1
  402bc8:	cbnz	x1, 402bb0 <ferror@plt+0x1450>
  402bcc:	mov	x0, xzr
  402bd0:	ret
  402bd4:	stp	x29, x30, [sp, #-32]!
  402bd8:	stp	x20, x19, [sp, #16]
  402bdc:	mov	x29, sp
  402be0:	mov	x20, x1
  402be4:	mov	x19, x0
  402be8:	bl	402d44 <ferror@plt+0x15e4>
  402bec:	cmp	x0, w0, sxtw
  402bf0:	b.ne	402c08 <ferror@plt+0x14a8>  // b.any
  402bf4:	cmp	w0, w0, sxth
  402bf8:	b.ne	402c08 <ferror@plt+0x14a8>  // b.any
  402bfc:	ldp	x20, x19, [sp, #16]
  402c00:	ldp	x29, x30, [sp], #32
  402c04:	ret
  402c08:	bl	4016f0 <__errno_location@plt>
  402c0c:	mov	w8, #0x22                  	// #34
  402c10:	str	w8, [x0]
  402c14:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402c18:	ldr	w0, [x8, #496]
  402c1c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402c20:	add	x1, x1, #0x996
  402c24:	mov	x2, x20
  402c28:	mov	x3, x19
  402c2c:	bl	401740 <err@plt>
  402c30:	stp	x29, x30, [sp, #-32]!
  402c34:	stp	x20, x19, [sp, #16]
  402c38:	mov	x29, sp
  402c3c:	mov	x20, x1
  402c40:	mov	x19, x0
  402c44:	bl	402d44 <ferror@plt+0x15e4>
  402c48:	cmp	x0, w0, sxtw
  402c4c:	b.ne	402c5c <ferror@plt+0x14fc>  // b.any
  402c50:	ldp	x20, x19, [sp, #16]
  402c54:	ldp	x29, x30, [sp], #32
  402c58:	ret
  402c5c:	bl	4016f0 <__errno_location@plt>
  402c60:	mov	w8, #0x22                  	// #34
  402c64:	str	w8, [x0]
  402c68:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402c6c:	ldr	w0, [x8, #496]
  402c70:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402c74:	add	x1, x1, #0x996
  402c78:	mov	x2, x20
  402c7c:	mov	x3, x19
  402c80:	bl	401740 <err@plt>
  402c84:	stp	x29, x30, [sp, #-32]!
  402c88:	mov	w2, #0xa                   	// #10
  402c8c:	stp	x20, x19, [sp, #16]
  402c90:	mov	x29, sp
  402c94:	mov	x20, x1
  402c98:	mov	x19, x0
  402c9c:	bl	402eb4 <ferror@plt+0x1754>
  402ca0:	lsr	x8, x0, #32
  402ca4:	cbnz	x8, 402cbc <ferror@plt+0x155c>
  402ca8:	cmp	w0, #0x10, lsl #12
  402cac:	b.cs	402cbc <ferror@plt+0x155c>  // b.hs, b.nlast
  402cb0:	ldp	x20, x19, [sp, #16]
  402cb4:	ldp	x29, x30, [sp], #32
  402cb8:	ret
  402cbc:	bl	4016f0 <__errno_location@plt>
  402cc0:	mov	w8, #0x22                  	// #34
  402cc4:	str	w8, [x0]
  402cc8:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402ccc:	ldr	w0, [x8, #496]
  402cd0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402cd4:	add	x1, x1, #0x996
  402cd8:	mov	x2, x20
  402cdc:	mov	x3, x19
  402ce0:	bl	401740 <err@plt>
  402ce4:	stp	x29, x30, [sp, #-32]!
  402ce8:	mov	w2, #0x10                  	// #16
  402cec:	stp	x20, x19, [sp, #16]
  402cf0:	mov	x29, sp
  402cf4:	mov	x20, x1
  402cf8:	mov	x19, x0
  402cfc:	bl	402eb4 <ferror@plt+0x1754>
  402d00:	lsr	x8, x0, #32
  402d04:	cbnz	x8, 402d1c <ferror@plt+0x15bc>
  402d08:	cmp	w0, #0x10, lsl #12
  402d0c:	b.cs	402d1c <ferror@plt+0x15bc>  // b.hs, b.nlast
  402d10:	ldp	x20, x19, [sp, #16]
  402d14:	ldp	x29, x30, [sp], #32
  402d18:	ret
  402d1c:	bl	4016f0 <__errno_location@plt>
  402d20:	mov	w8, #0x22                  	// #34
  402d24:	str	w8, [x0]
  402d28:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402d2c:	ldr	w0, [x8, #496]
  402d30:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402d34:	add	x1, x1, #0x996
  402d38:	mov	x2, x20
  402d3c:	mov	x3, x19
  402d40:	bl	401740 <err@plt>
  402d44:	stp	x29, x30, [sp, #-48]!
  402d48:	mov	x29, sp
  402d4c:	str	x21, [sp, #16]
  402d50:	stp	x20, x19, [sp, #32]
  402d54:	mov	x20, x1
  402d58:	mov	x19, x0
  402d5c:	str	xzr, [x29, #24]
  402d60:	bl	4016f0 <__errno_location@plt>
  402d64:	str	wzr, [x0]
  402d68:	cbz	x19, 402dbc <ferror@plt+0x165c>
  402d6c:	ldrb	w8, [x19]
  402d70:	cbz	w8, 402dbc <ferror@plt+0x165c>
  402d74:	mov	x21, x0
  402d78:	add	x1, x29, #0x18
  402d7c:	mov	w2, #0xa                   	// #10
  402d80:	mov	x0, x19
  402d84:	mov	w3, wzr
  402d88:	bl	4014d0 <__strtol_internal@plt>
  402d8c:	ldr	w8, [x21]
  402d90:	cbnz	w8, 402dd8 <ferror@plt+0x1678>
  402d94:	ldr	x8, [x29, #24]
  402d98:	cmp	x8, x19
  402d9c:	b.eq	402dbc <ferror@plt+0x165c>  // b.none
  402da0:	cbz	x8, 402dac <ferror@plt+0x164c>
  402da4:	ldrb	w8, [x8]
  402da8:	cbnz	w8, 402dbc <ferror@plt+0x165c>
  402dac:	ldp	x20, x19, [sp, #32]
  402db0:	ldr	x21, [sp, #16]
  402db4:	ldp	x29, x30, [sp], #48
  402db8:	ret
  402dbc:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402dc0:	ldr	w0, [x8, #496]
  402dc4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402dc8:	add	x1, x1, #0x996
  402dcc:	mov	x2, x20
  402dd0:	mov	x3, x19
  402dd4:	bl	4016c0 <errx@plt>
  402dd8:	adrp	x9, 415000 <ferror@plt+0x138a0>
  402ddc:	ldr	w0, [x9, #496]
  402de0:	cmp	w8, #0x22
  402de4:	b.ne	402dc4 <ferror@plt+0x1664>  // b.any
  402de8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402dec:	add	x1, x1, #0x996
  402df0:	mov	x2, x20
  402df4:	mov	x3, x19
  402df8:	bl	401740 <err@plt>
  402dfc:	stp	x29, x30, [sp, #-32]!
  402e00:	mov	w2, #0xa                   	// #10
  402e04:	stp	x20, x19, [sp, #16]
  402e08:	mov	x29, sp
  402e0c:	mov	x20, x1
  402e10:	mov	x19, x0
  402e14:	bl	402eb4 <ferror@plt+0x1754>
  402e18:	lsr	x8, x0, #32
  402e1c:	cbnz	x8, 402e2c <ferror@plt+0x16cc>
  402e20:	ldp	x20, x19, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #32
  402e28:	ret
  402e2c:	bl	4016f0 <__errno_location@plt>
  402e30:	mov	w8, #0x22                  	// #34
  402e34:	str	w8, [x0]
  402e38:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402e3c:	ldr	w0, [x8, #496]
  402e40:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402e44:	add	x1, x1, #0x996
  402e48:	mov	x2, x20
  402e4c:	mov	x3, x19
  402e50:	bl	401740 <err@plt>
  402e54:	stp	x29, x30, [sp, #-32]!
  402e58:	mov	w2, #0x10                  	// #16
  402e5c:	stp	x20, x19, [sp, #16]
  402e60:	mov	x29, sp
  402e64:	mov	x20, x1
  402e68:	mov	x19, x0
  402e6c:	bl	402eb4 <ferror@plt+0x1754>
  402e70:	lsr	x8, x0, #32
  402e74:	cbnz	x8, 402e84 <ferror@plt+0x1724>
  402e78:	ldp	x20, x19, [sp, #16]
  402e7c:	ldp	x29, x30, [sp], #32
  402e80:	ret
  402e84:	bl	4016f0 <__errno_location@plt>
  402e88:	mov	w8, #0x22                  	// #34
  402e8c:	str	w8, [x0]
  402e90:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402e94:	ldr	w0, [x8, #496]
  402e98:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402e9c:	add	x1, x1, #0x996
  402ea0:	mov	x2, x20
  402ea4:	mov	x3, x19
  402ea8:	bl	401740 <err@plt>
  402eac:	mov	w2, #0xa                   	// #10
  402eb0:	b	402eb4 <ferror@plt+0x1754>
  402eb4:	sub	sp, sp, #0x40
  402eb8:	stp	x29, x30, [sp, #16]
  402ebc:	stp	x22, x21, [sp, #32]
  402ec0:	stp	x20, x19, [sp, #48]
  402ec4:	add	x29, sp, #0x10
  402ec8:	mov	w21, w2
  402ecc:	mov	x20, x1
  402ed0:	mov	x19, x0
  402ed4:	str	xzr, [sp, #8]
  402ed8:	bl	4016f0 <__errno_location@plt>
  402edc:	str	wzr, [x0]
  402ee0:	cbz	x19, 402f38 <ferror@plt+0x17d8>
  402ee4:	ldrb	w8, [x19]
  402ee8:	cbz	w8, 402f38 <ferror@plt+0x17d8>
  402eec:	mov	x22, x0
  402ef0:	add	x1, sp, #0x8
  402ef4:	mov	x0, x19
  402ef8:	mov	w2, w21
  402efc:	mov	w3, wzr
  402f00:	bl	401520 <__strtoul_internal@plt>
  402f04:	ldr	w8, [x22]
  402f08:	cbnz	w8, 402f54 <ferror@plt+0x17f4>
  402f0c:	ldr	x8, [sp, #8]
  402f10:	cmp	x8, x19
  402f14:	b.eq	402f38 <ferror@plt+0x17d8>  // b.none
  402f18:	cbz	x8, 402f24 <ferror@plt+0x17c4>
  402f1c:	ldrb	w8, [x8]
  402f20:	cbnz	w8, 402f38 <ferror@plt+0x17d8>
  402f24:	ldp	x20, x19, [sp, #48]
  402f28:	ldp	x22, x21, [sp, #32]
  402f2c:	ldp	x29, x30, [sp, #16]
  402f30:	add	sp, sp, #0x40
  402f34:	ret
  402f38:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402f3c:	ldr	w0, [x8, #496]
  402f40:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402f44:	add	x1, x1, #0x996
  402f48:	mov	x2, x20
  402f4c:	mov	x3, x19
  402f50:	bl	4016c0 <errx@plt>
  402f54:	adrp	x9, 415000 <ferror@plt+0x138a0>
  402f58:	ldr	w0, [x9, #496]
  402f5c:	cmp	w8, #0x22
  402f60:	b.ne	402f40 <ferror@plt+0x17e0>  // b.any
  402f64:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402f68:	add	x1, x1, #0x996
  402f6c:	mov	x2, x20
  402f70:	mov	x3, x19
  402f74:	bl	401740 <err@plt>
  402f78:	mov	w2, #0x10                  	// #16
  402f7c:	b	402eb4 <ferror@plt+0x1754>
  402f80:	stp	x29, x30, [sp, #-48]!
  402f84:	mov	x29, sp
  402f88:	str	x21, [sp, #16]
  402f8c:	stp	x20, x19, [sp, #32]
  402f90:	mov	x20, x1
  402f94:	mov	x19, x0
  402f98:	str	xzr, [x29, #24]
  402f9c:	bl	4016f0 <__errno_location@plt>
  402fa0:	str	wzr, [x0]
  402fa4:	cbz	x19, 402ff0 <ferror@plt+0x1890>
  402fa8:	ldrb	w8, [x19]
  402fac:	cbz	w8, 402ff0 <ferror@plt+0x1890>
  402fb0:	mov	x21, x0
  402fb4:	add	x1, x29, #0x18
  402fb8:	mov	x0, x19
  402fbc:	bl	401430 <strtod@plt>
  402fc0:	ldr	w8, [x21]
  402fc4:	cbnz	w8, 40300c <ferror@plt+0x18ac>
  402fc8:	ldr	x8, [x29, #24]
  402fcc:	cmp	x8, x19
  402fd0:	b.eq	402ff0 <ferror@plt+0x1890>  // b.none
  402fd4:	cbz	x8, 402fe0 <ferror@plt+0x1880>
  402fd8:	ldrb	w8, [x8]
  402fdc:	cbnz	w8, 402ff0 <ferror@plt+0x1890>
  402fe0:	ldp	x20, x19, [sp, #32]
  402fe4:	ldr	x21, [sp, #16]
  402fe8:	ldp	x29, x30, [sp], #48
  402fec:	ret
  402ff0:	adrp	x8, 415000 <ferror@plt+0x138a0>
  402ff4:	ldr	w0, [x8, #496]
  402ff8:	adrp	x1, 404000 <ferror@plt+0x28a0>
  402ffc:	add	x1, x1, #0x996
  403000:	mov	x2, x20
  403004:	mov	x3, x19
  403008:	bl	4016c0 <errx@plt>
  40300c:	adrp	x9, 415000 <ferror@plt+0x138a0>
  403010:	ldr	w0, [x9, #496]
  403014:	cmp	w8, #0x22
  403018:	b.ne	402ff8 <ferror@plt+0x1898>  // b.any
  40301c:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403020:	add	x1, x1, #0x996
  403024:	mov	x2, x20
  403028:	mov	x3, x19
  40302c:	bl	401740 <err@plt>
  403030:	stp	x29, x30, [sp, #-48]!
  403034:	mov	x29, sp
  403038:	str	x21, [sp, #16]
  40303c:	stp	x20, x19, [sp, #32]
  403040:	mov	x20, x1
  403044:	mov	x19, x0
  403048:	str	xzr, [x29, #24]
  40304c:	bl	4016f0 <__errno_location@plt>
  403050:	str	wzr, [x0]
  403054:	cbz	x19, 4030a4 <ferror@plt+0x1944>
  403058:	ldrb	w8, [x19]
  40305c:	cbz	w8, 4030a4 <ferror@plt+0x1944>
  403060:	mov	x21, x0
  403064:	add	x1, x29, #0x18
  403068:	mov	w2, #0xa                   	// #10
  40306c:	mov	x0, x19
  403070:	bl	401600 <strtol@plt>
  403074:	ldr	w8, [x21]
  403078:	cbnz	w8, 4030c0 <ferror@plt+0x1960>
  40307c:	ldr	x8, [x29, #24]
  403080:	cmp	x8, x19
  403084:	b.eq	4030a4 <ferror@plt+0x1944>  // b.none
  403088:	cbz	x8, 403094 <ferror@plt+0x1934>
  40308c:	ldrb	w8, [x8]
  403090:	cbnz	w8, 4030a4 <ferror@plt+0x1944>
  403094:	ldp	x20, x19, [sp, #32]
  403098:	ldr	x21, [sp, #16]
  40309c:	ldp	x29, x30, [sp], #48
  4030a0:	ret
  4030a4:	adrp	x8, 415000 <ferror@plt+0x138a0>
  4030a8:	ldr	w0, [x8, #496]
  4030ac:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4030b0:	add	x1, x1, #0x996
  4030b4:	mov	x2, x20
  4030b8:	mov	x3, x19
  4030bc:	bl	4016c0 <errx@plt>
  4030c0:	adrp	x9, 415000 <ferror@plt+0x138a0>
  4030c4:	ldr	w0, [x9, #496]
  4030c8:	cmp	w8, #0x22
  4030cc:	b.ne	4030ac <ferror@plt+0x194c>  // b.any
  4030d0:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4030d4:	add	x1, x1, #0x996
  4030d8:	mov	x2, x20
  4030dc:	mov	x3, x19
  4030e0:	bl	401740 <err@plt>
  4030e4:	stp	x29, x30, [sp, #-48]!
  4030e8:	mov	x29, sp
  4030ec:	str	x21, [sp, #16]
  4030f0:	stp	x20, x19, [sp, #32]
  4030f4:	mov	x20, x1
  4030f8:	mov	x19, x0
  4030fc:	str	xzr, [x29, #24]
  403100:	bl	4016f0 <__errno_location@plt>
  403104:	str	wzr, [x0]
  403108:	cbz	x19, 403158 <ferror@plt+0x19f8>
  40310c:	ldrb	w8, [x19]
  403110:	cbz	w8, 403158 <ferror@plt+0x19f8>
  403114:	mov	x21, x0
  403118:	add	x1, x29, #0x18
  40311c:	mov	w2, #0xa                   	// #10
  403120:	mov	x0, x19
  403124:	bl	4013d0 <strtoul@plt>
  403128:	ldr	w8, [x21]
  40312c:	cbnz	w8, 403174 <ferror@plt+0x1a14>
  403130:	ldr	x8, [x29, #24]
  403134:	cmp	x8, x19
  403138:	b.eq	403158 <ferror@plt+0x19f8>  // b.none
  40313c:	cbz	x8, 403148 <ferror@plt+0x19e8>
  403140:	ldrb	w8, [x8]
  403144:	cbnz	w8, 403158 <ferror@plt+0x19f8>
  403148:	ldp	x20, x19, [sp, #32]
  40314c:	ldr	x21, [sp, #16]
  403150:	ldp	x29, x30, [sp], #48
  403154:	ret
  403158:	adrp	x8, 415000 <ferror@plt+0x138a0>
  40315c:	ldr	w0, [x8, #496]
  403160:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403164:	add	x1, x1, #0x996
  403168:	mov	x2, x20
  40316c:	mov	x3, x19
  403170:	bl	4016c0 <errx@plt>
  403174:	adrp	x9, 415000 <ferror@plt+0x138a0>
  403178:	ldr	w0, [x9, #496]
  40317c:	cmp	w8, #0x22
  403180:	b.ne	403160 <ferror@plt+0x1a00>  // b.any
  403184:	adrp	x1, 404000 <ferror@plt+0x28a0>
  403188:	add	x1, x1, #0x996
  40318c:	mov	x2, x20
  403190:	mov	x3, x19
  403194:	bl	401740 <err@plt>
  403198:	sub	sp, sp, #0x30
  40319c:	stp	x20, x19, [sp, #32]
  4031a0:	mov	x20, x1
  4031a4:	add	x1, sp, #0x8
  4031a8:	mov	x2, xzr
  4031ac:	stp	x29, x30, [sp, #16]
  4031b0:	add	x29, sp, #0x10
  4031b4:	mov	x19, x0
  4031b8:	bl	402514 <ferror@plt+0xdb4>
  4031bc:	cbnz	w0, 4031d4 <ferror@plt+0x1a74>
  4031c0:	ldr	x0, [sp, #8]
  4031c4:	ldp	x20, x19, [sp, #32]
  4031c8:	ldp	x29, x30, [sp, #16]
  4031cc:	add	sp, sp, #0x30
  4031d0:	ret
  4031d4:	bl	4016f0 <__errno_location@plt>
  4031d8:	adrp	x9, 415000 <ferror@plt+0x138a0>
  4031dc:	ldr	w8, [x0]
  4031e0:	ldr	w0, [x9, #496]
  4031e4:	adrp	x1, 404000 <ferror@plt+0x28a0>
  4031e8:	add	x1, x1, #0x996
  4031ec:	mov	x2, x20
  4031f0:	mov	x3, x19
  4031f4:	cbnz	w8, 4031fc <ferror@plt+0x1a9c>
  4031f8:	bl	4016c0 <errx@plt>
  4031fc:	bl	401740 <err@plt>
  403200:	stp	x29, x30, [sp, #-32]!
  403204:	str	x19, [sp, #16]
  403208:	mov	x19, x1
  40320c:	mov	x1, x2
  403210:	mov	x29, sp
  403214:	bl	402f80 <ferror@plt+0x1820>
  403218:	fcvtzs	x8, d0
  40321c:	mov	x9, #0x848000000000        	// #145685290680320
  403220:	movk	x9, #0x412e, lsl #48
  403224:	scvtf	d1, x8
  403228:	fmov	d2, x9
  40322c:	fsub	d0, d0, d1
  403230:	fmul	d0, d0, d2
  403234:	fcvtzs	x9, d0
  403238:	stp	x8, x9, [x19]
  40323c:	ldr	x19, [sp, #16]
  403240:	ldp	x29, x30, [sp], #32
  403244:	ret
  403248:	and	w8, w0, #0xf000
  40324c:	sub	w8, w8, #0x1, lsl #12
  403250:	lsr	w9, w8, #12
  403254:	cmp	w9, #0xb
  403258:	mov	w8, wzr
  40325c:	b.hi	4032b0 <ferror@plt+0x1b50>  // b.pmore
  403260:	adrp	x10, 404000 <ferror@plt+0x28a0>
  403264:	add	x10, x10, #0x978
  403268:	adr	x11, 40327c <ferror@plt+0x1b1c>
  40326c:	ldrb	w12, [x10, x9]
  403270:	add	x11, x11, x12, lsl #2
  403274:	mov	w9, #0x64                  	// #100
  403278:	br	x11
  40327c:	mov	w9, #0x70                  	// #112
  403280:	b	4032a8 <ferror@plt+0x1b48>
  403284:	mov	w9, #0x63                  	// #99
  403288:	b	4032a8 <ferror@plt+0x1b48>
  40328c:	mov	w9, #0x62                  	// #98
  403290:	b	4032a8 <ferror@plt+0x1b48>
  403294:	mov	w9, #0x6c                  	// #108
  403298:	b	4032a8 <ferror@plt+0x1b48>
  40329c:	mov	w9, #0x73                  	// #115
  4032a0:	b	4032a8 <ferror@plt+0x1b48>
  4032a4:	mov	w9, #0x2d                  	// #45
  4032a8:	mov	w8, #0x1                   	// #1
  4032ac:	strb	w9, [x1]
  4032b0:	tst	w0, #0x100
  4032b4:	mov	w9, #0x72                  	// #114
  4032b8:	mov	w10, #0x2d                  	// #45
  4032bc:	add	x11, x1, x8
  4032c0:	mov	w12, #0x77                  	// #119
  4032c4:	csel	w17, w10, w9, eq  // eq = none
  4032c8:	tst	w0, #0x80
  4032cc:	mov	w14, #0x53                  	// #83
  4032d0:	mov	w15, #0x73                  	// #115
  4032d4:	mov	w16, #0x78                  	// #120
  4032d8:	strb	w17, [x11]
  4032dc:	csel	w17, w10, w12, eq  // eq = none
  4032e0:	tst	w0, #0x40
  4032e4:	orr	x13, x8, #0x2
  4032e8:	strb	w17, [x11, #1]
  4032ec:	csel	w11, w15, w14, ne  // ne = any
  4032f0:	csel	w17, w16, w10, ne  // ne = any
  4032f4:	tst	w0, #0x800
  4032f8:	csel	w11, w17, w11, eq  // eq = none
  4032fc:	add	x13, x13, x1
  403300:	tst	w0, #0x20
  403304:	strb	w11, [x13]
  403308:	csel	w11, w10, w9, eq  // eq = none
  40330c:	tst	w0, #0x10
  403310:	strb	w11, [x13, #1]
  403314:	csel	w11, w10, w12, eq  // eq = none
  403318:	tst	w0, #0x8
  40331c:	csel	w14, w15, w14, ne  // ne = any
  403320:	csel	w15, w16, w10, ne  // ne = any
  403324:	tst	w0, #0x400
  403328:	orr	x8, x8, #0x6
  40332c:	csel	w14, w15, w14, eq  // eq = none
  403330:	tst	w0, #0x4
  403334:	add	x8, x8, x1
  403338:	csel	w9, w10, w9, eq  // eq = none
  40333c:	tst	w0, #0x2
  403340:	mov	w17, #0x54                  	// #84
  403344:	strb	w11, [x13, #2]
  403348:	mov	w11, #0x74                  	// #116
  40334c:	strb	w14, [x13, #3]
  403350:	strb	w9, [x8]
  403354:	csel	w9, w10, w12, eq  // eq = none
  403358:	tst	w0, #0x1
  40335c:	strb	w9, [x8, #1]
  403360:	csel	w9, w11, w17, ne  // ne = any
  403364:	csel	w10, w16, w10, ne  // ne = any
  403368:	tst	w0, #0x200
  40336c:	csel	w9, w10, w9, eq  // eq = none
  403370:	mov	x0, x1
  403374:	strb	w9, [x8, #2]
  403378:	strb	wzr, [x8, #3]
  40337c:	ret
  403380:	sub	sp, sp, #0x50
  403384:	add	x8, sp, #0x8
  403388:	stp	x29, x30, [sp, #48]
  40338c:	stp	x20, x19, [sp, #64]
  403390:	add	x29, sp, #0x30
  403394:	tbz	w0, #1, 4033a4 <ferror@plt+0x1c44>
  403398:	orr	x8, x8, #0x1
  40339c:	mov	w9, #0x20                  	// #32
  4033a0:	strb	w9, [sp, #8]
  4033a4:	cmp	x1, #0x400
  4033a8:	b.cs	4033bc <ferror@plt+0x1c5c>  // b.hs, b.nlast
  4033ac:	mov	w9, #0x42                  	// #66
  4033b0:	mov	w19, w1
  4033b4:	strh	w9, [x8]
  4033b8:	b	40351c <ferror@plt+0x1dbc>
  4033bc:	cmp	x1, #0x100, lsl #12
  4033c0:	b.cs	4033cc <ferror@plt+0x1c6c>  // b.hs, b.nlast
  4033c4:	mov	w9, #0xa                   	// #10
  4033c8:	b	403410 <ferror@plt+0x1cb0>
  4033cc:	lsr	x9, x1, #30
  4033d0:	cbnz	x9, 4033dc <ferror@plt+0x1c7c>
  4033d4:	mov	w9, #0x14                  	// #20
  4033d8:	b	403410 <ferror@plt+0x1cb0>
  4033dc:	lsr	x9, x1, #40
  4033e0:	cbnz	x9, 4033ec <ferror@plt+0x1c8c>
  4033e4:	mov	w9, #0x1e                  	// #30
  4033e8:	b	403410 <ferror@plt+0x1cb0>
  4033ec:	lsr	x9, x1, #50
  4033f0:	cbnz	x9, 4033fc <ferror@plt+0x1c9c>
  4033f4:	mov	w9, #0x28                  	// #40
  4033f8:	b	403410 <ferror@plt+0x1cb0>
  4033fc:	lsr	x9, x1, #60
  403400:	mov	w10, #0x3c                  	// #60
  403404:	cmp	x9, #0x0
  403408:	mov	w9, #0x32                  	// #50
  40340c:	csel	w9, w9, w10, eq  // eq = none
  403410:	mov	w10, #0xcccd                	// #52429
  403414:	movk	w10, #0xcccc, lsl #16
  403418:	adrp	x11, 404000 <ferror@plt+0x28a0>
  40341c:	umull	x10, w9, w10
  403420:	add	x11, x11, #0x99f
  403424:	lsr	x10, x10, #35
  403428:	ldrb	w12, [x11, x10]
  40342c:	mov	x10, #0xffffffffffffffff    	// #-1
  403430:	lsl	x10, x10, x9
  403434:	mov	x11, x8
  403438:	lsr	x19, x1, x9
  40343c:	bic	x10, x1, x10
  403440:	strb	w12, [x11], #1
  403444:	tbz	w0, #0, 40345c <ferror@plt+0x1cfc>
  403448:	cmp	w9, #0xa
  40344c:	b.cc	40345c <ferror@plt+0x1cfc>  // b.lo, b.ul, b.last
  403450:	mov	w11, #0x4269                	// #17001
  403454:	sturh	w11, [x8, #1]
  403458:	add	x11, x8, #0x3
  40345c:	strb	wzr, [x11]
  403460:	cbz	x10, 40351c <ferror@plt+0x1dbc>
  403464:	sub	w8, w9, #0xa
  403468:	lsr	x8, x10, x8
  40346c:	tbnz	w0, #2, 403484 <ferror@plt+0x1d24>
  403470:	sub	x9, x8, #0x3b6
  403474:	cmp	x9, #0x64
  403478:	b.cs	4034f8 <ferror@plt+0x1d98>  // b.hs, b.nlast
  40347c:	add	w19, w19, #0x1
  403480:	b	40351c <ferror@plt+0x1dbc>
  403484:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403488:	add	x8, x8, #0x5
  40348c:	movk	x9, #0xcccd
  403490:	umulh	x10, x8, x9
  403494:	lsr	x20, x10, #3
  403498:	mul	x9, x20, x9
  40349c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4034a0:	ror	x9, x9, #1
  4034a4:	movk	x10, #0x1999, lsl #48
  4034a8:	cmp	x9, x10
  4034ac:	b.ls	4034fc <ferror@plt+0x1d9c>  // b.plast
  4034b0:	cbz	x20, 40351c <ferror@plt+0x1dbc>
  4034b4:	bl	401490 <localeconv@plt>
  4034b8:	cbz	x0, 4034cc <ferror@plt+0x1d6c>
  4034bc:	ldr	x4, [x0]
  4034c0:	cbz	x4, 4034cc <ferror@plt+0x1d6c>
  4034c4:	ldrb	w8, [x4]
  4034c8:	cbnz	w8, 4034d4 <ferror@plt+0x1d74>
  4034cc:	adrp	x4, 404000 <ferror@plt+0x28a0>
  4034d0:	add	x4, x4, #0x9a7
  4034d4:	adrp	x2, 404000 <ferror@plt+0x28a0>
  4034d8:	add	x2, x2, #0x9a9
  4034dc:	add	x0, sp, #0x10
  4034e0:	add	x6, sp, #0x8
  4034e4:	mov	w1, #0x20                  	// #32
  4034e8:	mov	w3, w19
  4034ec:	mov	x5, x20
  4034f0:	bl	401480 <snprintf@plt>
  4034f4:	b	403538 <ferror@plt+0x1dd8>
  4034f8:	add	x8, x8, #0x32
  4034fc:	mov	x9, #0xf5c3                	// #62915
  403500:	movk	x9, #0x5c28, lsl #16
  403504:	movk	x9, #0xc28f, lsl #32
  403508:	lsr	x8, x8, #2
  40350c:	movk	x9, #0x28f5, lsl #48
  403510:	umulh	x8, x8, x9
  403514:	lsr	x20, x8, #2
  403518:	cbnz	x20, 4034b4 <ferror@plt+0x1d54>
  40351c:	adrp	x2, 404000 <ferror@plt+0x28a0>
  403520:	add	x2, x2, #0x9b3
  403524:	add	x0, sp, #0x10
  403528:	add	x4, sp, #0x8
  40352c:	mov	w1, #0x20                  	// #32
  403530:	mov	w3, w19
  403534:	bl	401480 <snprintf@plt>
  403538:	add	x0, sp, #0x10
  40353c:	bl	401540 <strdup@plt>
  403540:	ldp	x20, x19, [sp, #64]
  403544:	ldp	x29, x30, [sp, #48]
  403548:	add	sp, sp, #0x50
  40354c:	ret
  403550:	stp	x29, x30, [sp, #-64]!
  403554:	stp	x24, x23, [sp, #16]
  403558:	stp	x22, x21, [sp, #32]
  40355c:	stp	x20, x19, [sp, #48]
  403560:	mov	x29, sp
  403564:	cbz	x0, 403620 <ferror@plt+0x1ec0>
  403568:	mov	x19, x3
  40356c:	mov	x9, x0
  403570:	mov	w0, #0xffffffff            	// #-1
  403574:	cbz	x3, 403624 <ferror@plt+0x1ec4>
  403578:	mov	x20, x2
  40357c:	cbz	x2, 403624 <ferror@plt+0x1ec4>
  403580:	mov	x21, x1
  403584:	cbz	x1, 403624 <ferror@plt+0x1ec4>
  403588:	ldrb	w10, [x9]
  40358c:	cbz	w10, 403624 <ferror@plt+0x1ec4>
  403590:	mov	x23, xzr
  403594:	mov	x8, xzr
  403598:	add	x22, x9, #0x1
  40359c:	b	4035b0 <ferror@plt+0x1e50>
  4035a0:	mov	x0, x23
  4035a4:	add	x22, x22, #0x1
  4035a8:	mov	x23, x0
  4035ac:	cbz	w10, 403624 <ferror@plt+0x1ec4>
  4035b0:	cmp	x23, x20
  4035b4:	b.cs	403638 <ferror@plt+0x1ed8>  // b.hs, b.nlast
  4035b8:	and	w11, w10, #0xff
  4035bc:	ldrb	w10, [x22]
  4035c0:	sub	x9, x22, #0x1
  4035c4:	cmp	x8, #0x0
  4035c8:	csel	x8, x9, x8, eq  // eq = none
  4035cc:	cmp	w11, #0x2c
  4035d0:	csel	x9, x9, xzr, eq  // eq = none
  4035d4:	cmp	w10, #0x0
  4035d8:	csel	x24, x22, x9, eq  // eq = none
  4035dc:	cbz	x8, 4035a0 <ferror@plt+0x1e40>
  4035e0:	cbz	x24, 4035a0 <ferror@plt+0x1e40>
  4035e4:	subs	x1, x24, x8
  4035e8:	b.ls	403620 <ferror@plt+0x1ec0>  // b.plast
  4035ec:	mov	x0, x8
  4035f0:	blr	x19
  4035f4:	cmn	w0, #0x1
  4035f8:	b.eq	403620 <ferror@plt+0x1ec0>  // b.none
  4035fc:	str	w0, [x21, x23, lsl #2]
  403600:	ldrb	w8, [x24]
  403604:	add	x0, x23, #0x1
  403608:	cbz	w8, 403624 <ferror@plt+0x1ec4>
  40360c:	ldrb	w10, [x22], #1
  403610:	mov	x8, xzr
  403614:	mov	x23, x0
  403618:	cbnz	w10, 4035b0 <ferror@plt+0x1e50>
  40361c:	b	403624 <ferror@plt+0x1ec4>
  403620:	mov	w0, #0xffffffff            	// #-1
  403624:	ldp	x20, x19, [sp, #48]
  403628:	ldp	x22, x21, [sp, #32]
  40362c:	ldp	x24, x23, [sp, #16]
  403630:	ldp	x29, x30, [sp], #64
  403634:	ret
  403638:	mov	w0, #0xfffffffe            	// #-2
  40363c:	b	403624 <ferror@plt+0x1ec4>
  403640:	stp	x29, x30, [sp, #-80]!
  403644:	str	x25, [sp, #16]
  403648:	stp	x24, x23, [sp, #32]
  40364c:	stp	x22, x21, [sp, #48]
  403650:	stp	x20, x19, [sp, #64]
  403654:	mov	x29, sp
  403658:	cbz	x0, 403680 <ferror@plt+0x1f20>
  40365c:	mov	x19, x3
  403660:	mov	x9, x0
  403664:	mov	w0, #0xffffffff            	// #-1
  403668:	cbz	x3, 403684 <ferror@plt+0x1f24>
  40366c:	ldrb	w8, [x9]
  403670:	cbz	w8, 403684 <ferror@plt+0x1f24>
  403674:	ldr	x11, [x19]
  403678:	cmp	x11, x2
  40367c:	b.ls	40369c <ferror@plt+0x1f3c>  // b.plast
  403680:	mov	w0, #0xffffffff            	// #-1
  403684:	ldp	x20, x19, [sp, #64]
  403688:	ldp	x22, x21, [sp, #48]
  40368c:	ldp	x24, x23, [sp, #32]
  403690:	ldr	x25, [sp, #16]
  403694:	ldp	x29, x30, [sp], #80
  403698:	ret
  40369c:	mov	x20, x4
  4036a0:	cmp	w8, #0x2b
  4036a4:	b.ne	4036b0 <ferror@plt+0x1f50>  // b.any
  4036a8:	add	x9, x9, #0x1
  4036ac:	b	4036b8 <ferror@plt+0x1f58>
  4036b0:	mov	x11, xzr
  4036b4:	str	xzr, [x19]
  4036b8:	mov	w0, #0xffffffff            	// #-1
  4036bc:	cbz	x20, 403684 <ferror@plt+0x1f24>
  4036c0:	sub	x21, x2, x11
  4036c4:	cbz	x21, 403684 <ferror@plt+0x1f24>
  4036c8:	cbz	x1, 403684 <ferror@plt+0x1f24>
  4036cc:	ldrb	w10, [x9]
  4036d0:	cbz	w10, 403684 <ferror@plt+0x1f24>
  4036d4:	mov	x24, xzr
  4036d8:	mov	x8, xzr
  4036dc:	add	x22, x1, x11, lsl #2
  4036e0:	add	x23, x9, #0x1
  4036e4:	b	4036f8 <ferror@plt+0x1f98>
  4036e8:	mov	x0, x24
  4036ec:	add	x23, x23, #0x1
  4036f0:	mov	x24, x0
  4036f4:	cbz	w10, 403764 <ferror@plt+0x2004>
  4036f8:	cmp	x24, x21
  4036fc:	b.cs	40377c <ferror@plt+0x201c>  // b.hs, b.nlast
  403700:	and	w11, w10, #0xff
  403704:	ldrb	w10, [x23]
  403708:	sub	x9, x23, #0x1
  40370c:	cmp	x8, #0x0
  403710:	csel	x8, x9, x8, eq  // eq = none
  403714:	cmp	w11, #0x2c
  403718:	csel	x9, x9, xzr, eq  // eq = none
  40371c:	cmp	w10, #0x0
  403720:	csel	x25, x23, x9, eq  // eq = none
  403724:	cbz	x8, 4036e8 <ferror@plt+0x1f88>
  403728:	cbz	x25, 4036e8 <ferror@plt+0x1f88>
  40372c:	subs	x1, x25, x8
  403730:	b.ls	403680 <ferror@plt+0x1f20>  // b.plast
  403734:	mov	x0, x8
  403738:	blr	x20
  40373c:	cmn	w0, #0x1
  403740:	b.eq	403680 <ferror@plt+0x1f20>  // b.none
  403744:	str	w0, [x22, x24, lsl #2]
  403748:	ldrb	w8, [x25]
  40374c:	add	x0, x24, #0x1
  403750:	cbz	w8, 403764 <ferror@plt+0x2004>
  403754:	ldrb	w10, [x23], #1
  403758:	mov	x8, xzr
  40375c:	mov	x24, x0
  403760:	cbnz	w10, 4036f8 <ferror@plt+0x1f98>
  403764:	cmp	w0, #0x1
  403768:	b.lt	403684 <ferror@plt+0x1f24>  // b.tstop
  40376c:	ldr	x8, [x19]
  403770:	add	x8, x8, w0, uxtw
  403774:	str	x8, [x19]
  403778:	b	403684 <ferror@plt+0x1f24>
  40377c:	mov	w0, #0xfffffffe            	// #-2
  403780:	b	403684 <ferror@plt+0x1f24>
  403784:	stp	x29, x30, [sp, #-64]!
  403788:	mov	x8, x0
  40378c:	mov	w0, #0xffffffea            	// #-22
  403790:	str	x23, [sp, #16]
  403794:	stp	x22, x21, [sp, #32]
  403798:	stp	x20, x19, [sp, #48]
  40379c:	mov	x29, sp
  4037a0:	cbz	x1, 403848 <ferror@plt+0x20e8>
  4037a4:	cbz	x8, 403848 <ferror@plt+0x20e8>
  4037a8:	mov	x19, x2
  4037ac:	cbz	x2, 403848 <ferror@plt+0x20e8>
  4037b0:	ldrb	w9, [x8]
  4037b4:	cbz	w9, 403844 <ferror@plt+0x20e4>
  4037b8:	mov	x20, x1
  4037bc:	mov	x0, xzr
  4037c0:	add	x21, x8, #0x1
  4037c4:	mov	w22, #0x1                   	// #1
  4037c8:	b	4037d4 <ferror@plt+0x2074>
  4037cc:	add	x21, x21, #0x1
  4037d0:	cbz	w9, 403844 <ferror@plt+0x20e4>
  4037d4:	mov	x8, x21
  4037d8:	ldrb	w10, [x8], #-1
  4037dc:	and	w9, w9, #0xff
  4037e0:	cmp	x0, #0x0
  4037e4:	csel	x0, x8, x0, eq  // eq = none
  4037e8:	cmp	w9, #0x2c
  4037ec:	csel	x8, x8, xzr, eq  // eq = none
  4037f0:	cmp	w10, #0x0
  4037f4:	mov	w9, w10
  4037f8:	csel	x23, x21, x8, eq  // eq = none
  4037fc:	cbz	x0, 4037cc <ferror@plt+0x206c>
  403800:	cbz	x23, 4037cc <ferror@plt+0x206c>
  403804:	subs	x1, x23, x0
  403808:	b.ls	40385c <ferror@plt+0x20fc>  // b.plast
  40380c:	blr	x19
  403810:	tbnz	w0, #31, 403848 <ferror@plt+0x20e8>
  403814:	mov	w8, w0
  403818:	lsr	x8, x8, #3
  40381c:	ldrb	w9, [x20, x8]
  403820:	and	w10, w0, #0x7
  403824:	lsl	w10, w22, w10
  403828:	orr	w9, w9, w10
  40382c:	strb	w9, [x20, x8]
  403830:	ldrb	w8, [x23]
  403834:	cbz	w8, 403844 <ferror@plt+0x20e4>
  403838:	ldrb	w9, [x21]
  40383c:	mov	x0, xzr
  403840:	b	4037cc <ferror@plt+0x206c>
  403844:	mov	w0, wzr
  403848:	ldp	x20, x19, [sp, #48]
  40384c:	ldp	x22, x21, [sp, #32]
  403850:	ldr	x23, [sp, #16]
  403854:	ldp	x29, x30, [sp], #64
  403858:	ret
  40385c:	mov	w0, #0xffffffff            	// #-1
  403860:	b	403848 <ferror@plt+0x20e8>
  403864:	stp	x29, x30, [sp, #-48]!
  403868:	mov	x8, x0
  40386c:	mov	w0, #0xffffffea            	// #-22
  403870:	stp	x22, x21, [sp, #16]
  403874:	stp	x20, x19, [sp, #32]
  403878:	mov	x29, sp
  40387c:	cbz	x1, 403910 <ferror@plt+0x21b0>
  403880:	cbz	x8, 403910 <ferror@plt+0x21b0>
  403884:	mov	x19, x2
  403888:	cbz	x2, 403910 <ferror@plt+0x21b0>
  40388c:	ldrb	w9, [x8]
  403890:	cbz	w9, 40390c <ferror@plt+0x21ac>
  403894:	mov	x20, x1
  403898:	mov	x0, xzr
  40389c:	add	x21, x8, #0x1
  4038a0:	b	4038ac <ferror@plt+0x214c>
  4038a4:	add	x21, x21, #0x1
  4038a8:	cbz	w9, 40390c <ferror@plt+0x21ac>
  4038ac:	mov	x8, x21
  4038b0:	ldrb	w10, [x8], #-1
  4038b4:	and	w9, w9, #0xff
  4038b8:	cmp	x0, #0x0
  4038bc:	csel	x0, x8, x0, eq  // eq = none
  4038c0:	cmp	w9, #0x2c
  4038c4:	csel	x8, x8, xzr, eq  // eq = none
  4038c8:	cmp	w10, #0x0
  4038cc:	mov	w9, w10
  4038d0:	csel	x22, x21, x8, eq  // eq = none
  4038d4:	cbz	x0, 4038a4 <ferror@plt+0x2144>
  4038d8:	cbz	x22, 4038a4 <ferror@plt+0x2144>
  4038dc:	subs	x1, x22, x0
  4038e0:	b.ls	403920 <ferror@plt+0x21c0>  // b.plast
  4038e4:	blr	x19
  4038e8:	tbnz	x0, #63, 403910 <ferror@plt+0x21b0>
  4038ec:	ldr	x8, [x20]
  4038f0:	orr	x8, x8, x0
  4038f4:	str	x8, [x20]
  4038f8:	ldrb	w8, [x22]
  4038fc:	cbz	w8, 40390c <ferror@plt+0x21ac>
  403900:	ldrb	w9, [x21]
  403904:	mov	x0, xzr
  403908:	b	4038a4 <ferror@plt+0x2144>
  40390c:	mov	w0, wzr
  403910:	ldp	x20, x19, [sp, #32]
  403914:	ldp	x22, x21, [sp, #16]
  403918:	ldp	x29, x30, [sp], #48
  40391c:	ret
  403920:	mov	w0, #0xffffffff            	// #-1
  403924:	ldp	x20, x19, [sp, #32]
  403928:	ldp	x22, x21, [sp, #16]
  40392c:	ldp	x29, x30, [sp], #48
  403930:	ret
  403934:	stp	x29, x30, [sp, #-64]!
  403938:	mov	x29, sp
  40393c:	str	x23, [sp, #16]
  403940:	stp	x22, x21, [sp, #32]
  403944:	stp	x20, x19, [sp, #48]
  403948:	str	xzr, [x29, #24]
  40394c:	cbz	x0, 403a24 <ferror@plt+0x22c4>
  403950:	mov	w21, w3
  403954:	mov	x19, x2
  403958:	mov	x23, x1
  40395c:	mov	x22, x0
  403960:	str	w3, [x1]
  403964:	str	w3, [x2]
  403968:	bl	4016f0 <__errno_location@plt>
  40396c:	str	wzr, [x0]
  403970:	ldrb	w8, [x22]
  403974:	mov	x20, x0
  403978:	cmp	w8, #0x3a
  40397c:	b.ne	403988 <ferror@plt+0x2228>  // b.any
  403980:	add	x21, x22, #0x1
  403984:	b	4039e4 <ferror@plt+0x2284>
  403988:	add	x1, x29, #0x18
  40398c:	mov	w2, #0xa                   	// #10
  403990:	mov	x0, x22
  403994:	bl	401600 <strtol@plt>
  403998:	str	w0, [x23]
  40399c:	str	w0, [x19]
  4039a0:	ldr	x8, [x29, #24]
  4039a4:	mov	w0, #0xffffffff            	// #-1
  4039a8:	cmp	x8, x22
  4039ac:	b.eq	403a24 <ferror@plt+0x22c4>  // b.none
  4039b0:	ldr	w9, [x20]
  4039b4:	cbnz	w9, 403a24 <ferror@plt+0x22c4>
  4039b8:	cbz	x8, 403a24 <ferror@plt+0x22c4>
  4039bc:	ldrb	w9, [x8]
  4039c0:	cmp	w9, #0x2d
  4039c4:	b.eq	4039d8 <ferror@plt+0x2278>  // b.none
  4039c8:	cmp	w9, #0x3a
  4039cc:	b.ne	403a20 <ferror@plt+0x22c0>  // b.any
  4039d0:	ldrb	w9, [x8, #1]
  4039d4:	cbz	w9, 403a38 <ferror@plt+0x22d8>
  4039d8:	add	x21, x8, #0x1
  4039dc:	str	xzr, [x29, #24]
  4039e0:	str	wzr, [x20]
  4039e4:	add	x1, x29, #0x18
  4039e8:	mov	w2, #0xa                   	// #10
  4039ec:	mov	x0, x21
  4039f0:	bl	401600 <strtol@plt>
  4039f4:	str	w0, [x19]
  4039f8:	ldr	w8, [x20]
  4039fc:	mov	w0, #0xffffffff            	// #-1
  403a00:	cbnz	w8, 403a24 <ferror@plt+0x22c4>
  403a04:	ldr	x8, [x29, #24]
  403a08:	cbz	x8, 403a24 <ferror@plt+0x22c4>
  403a0c:	cmp	x8, x21
  403a10:	mov	w0, #0xffffffff            	// #-1
  403a14:	b.eq	403a24 <ferror@plt+0x22c4>  // b.none
  403a18:	ldrb	w8, [x8]
  403a1c:	cbnz	w8, 403a24 <ferror@plt+0x22c4>
  403a20:	mov	w0, wzr
  403a24:	ldp	x20, x19, [sp, #48]
  403a28:	ldp	x22, x21, [sp, #32]
  403a2c:	ldr	x23, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	str	w21, [x19]
  403a3c:	b	403a20 <ferror@plt+0x22c0>
  403a40:	stp	x29, x30, [sp, #-48]!
  403a44:	mov	w8, wzr
  403a48:	str	x21, [sp, #16]
  403a4c:	stp	x20, x19, [sp, #32]
  403a50:	mov	x29, sp
  403a54:	cbz	x1, 403b88 <ferror@plt+0x2428>
  403a58:	cbz	x0, 403b88 <ferror@plt+0x2428>
  403a5c:	ldrb	w8, [x0]
  403a60:	and	w8, w8, #0xff
  403a64:	cmp	w8, #0x2f
  403a68:	mov	x19, x0
  403a6c:	b.ne	403a88 <ferror@plt+0x2328>  // b.any
  403a70:	mov	x0, x19
  403a74:	ldrb	w8, [x0, #1]!
  403a78:	cmp	w8, #0x2f
  403a7c:	mov	w8, #0x2f                  	// #47
  403a80:	b.eq	403a60 <ferror@plt+0x2300>  // b.none
  403a84:	b	403a98 <ferror@plt+0x2338>
  403a88:	cbnz	w8, 403a98 <ferror@plt+0x2338>
  403a8c:	mov	x20, xzr
  403a90:	mov	x19, xzr
  403a94:	b	403ab8 <ferror@plt+0x2358>
  403a98:	mov	w20, #0x1                   	// #1
  403a9c:	ldrb	w8, [x19, x20]
  403aa0:	cbz	w8, 403ab8 <ferror@plt+0x2358>
  403aa4:	cmp	w8, #0x2f
  403aa8:	b.eq	403ab8 <ferror@plt+0x2358>  // b.none
  403aac:	add	x20, x20, #0x1
  403ab0:	ldrb	w8, [x19, x20]
  403ab4:	cbnz	w8, 403aa4 <ferror@plt+0x2344>
  403ab8:	ldrb	w8, [x1]
  403abc:	and	w8, w8, #0xff
  403ac0:	cmp	w8, #0x2f
  403ac4:	mov	x21, x1
  403ac8:	b.ne	403ae4 <ferror@plt+0x2384>  // b.any
  403acc:	mov	x1, x21
  403ad0:	ldrb	w8, [x1, #1]!
  403ad4:	cmp	w8, #0x2f
  403ad8:	mov	w8, #0x2f                  	// #47
  403adc:	b.eq	403abc <ferror@plt+0x235c>  // b.none
  403ae0:	b	403af4 <ferror@plt+0x2394>
  403ae4:	cbnz	w8, 403af4 <ferror@plt+0x2394>
  403ae8:	mov	x8, xzr
  403aec:	mov	x21, xzr
  403af0:	b	403b14 <ferror@plt+0x23b4>
  403af4:	mov	w8, #0x1                   	// #1
  403af8:	ldrb	w9, [x21, x8]
  403afc:	cbz	w9, 403b14 <ferror@plt+0x23b4>
  403b00:	cmp	w9, #0x2f
  403b04:	b.eq	403b14 <ferror@plt+0x23b4>  // b.none
  403b08:	add	x8, x8, #0x1
  403b0c:	ldrb	w9, [x21, x8]
  403b10:	cbnz	w9, 403b00 <ferror@plt+0x23a0>
  403b14:	add	x9, x8, x20
  403b18:	cmp	x9, #0x1
  403b1c:	b.eq	403b28 <ferror@plt+0x23c8>  // b.none
  403b20:	cbnz	x9, 403b48 <ferror@plt+0x23e8>
  403b24:	b	403b7c <ferror@plt+0x241c>
  403b28:	cbz	x19, 403b38 <ferror@plt+0x23d8>
  403b2c:	ldrb	w9, [x19]
  403b30:	cmp	w9, #0x2f
  403b34:	b.eq	403b7c <ferror@plt+0x241c>  // b.none
  403b38:	cbz	x21, 403b84 <ferror@plt+0x2424>
  403b3c:	ldrb	w9, [x21]
  403b40:	cmp	w9, #0x2f
  403b44:	b.eq	403b7c <ferror@plt+0x241c>  // b.none
  403b48:	cmp	x20, x8
  403b4c:	mov	w8, wzr
  403b50:	b.ne	403b88 <ferror@plt+0x2428>  // b.any
  403b54:	cbz	x19, 403b88 <ferror@plt+0x2428>
  403b58:	cbz	x21, 403b88 <ferror@plt+0x2428>
  403b5c:	mov	x0, x19
  403b60:	mov	x1, x21
  403b64:	mov	x2, x20
  403b68:	bl	4014e0 <strncmp@plt>
  403b6c:	cbnz	w0, 403b84 <ferror@plt+0x2424>
  403b70:	add	x0, x19, x20
  403b74:	add	x1, x21, x20
  403b78:	b	403a5c <ferror@plt+0x22fc>
  403b7c:	mov	w8, #0x1                   	// #1
  403b80:	b	403b88 <ferror@plt+0x2428>
  403b84:	mov	w8, wzr
  403b88:	ldp	x20, x19, [sp, #32]
  403b8c:	ldr	x21, [sp, #16]
  403b90:	mov	w0, w8
  403b94:	ldp	x29, x30, [sp], #48
  403b98:	ret
  403b9c:	stp	x29, x30, [sp, #-64]!
  403ba0:	orr	x8, x0, x1
  403ba4:	stp	x24, x23, [sp, #16]
  403ba8:	stp	x22, x21, [sp, #32]
  403bac:	stp	x20, x19, [sp, #48]
  403bb0:	mov	x29, sp
  403bb4:	cbz	x8, 403be8 <ferror@plt+0x2488>
  403bb8:	mov	x19, x1
  403bbc:	mov	x21, x0
  403bc0:	mov	x20, x2
  403bc4:	cbz	x0, 403c04 <ferror@plt+0x24a4>
  403bc8:	cbz	x19, 403c20 <ferror@plt+0x24c0>
  403bcc:	mov	x0, x21
  403bd0:	bl	4013e0 <strlen@plt>
  403bd4:	mvn	x8, x0
  403bd8:	cmp	x8, x20
  403bdc:	b.cs	403c28 <ferror@plt+0x24c8>  // b.hs, b.nlast
  403be0:	mov	x22, xzr
  403be4:	b	403c64 <ferror@plt+0x2504>
  403be8:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403bec:	add	x0, x0, #0x6ef
  403bf0:	ldp	x20, x19, [sp, #48]
  403bf4:	ldp	x22, x21, [sp, #32]
  403bf8:	ldp	x24, x23, [sp, #16]
  403bfc:	ldp	x29, x30, [sp], #64
  403c00:	b	401540 <strdup@plt>
  403c04:	mov	x0, x19
  403c08:	mov	x1, x20
  403c0c:	ldp	x20, x19, [sp, #48]
  403c10:	ldp	x22, x21, [sp, #32]
  403c14:	ldp	x24, x23, [sp, #16]
  403c18:	ldp	x29, x30, [sp], #64
  403c1c:	b	401630 <strndup@plt>
  403c20:	mov	x0, x21
  403c24:	b	403bf0 <ferror@plt+0x2490>
  403c28:	add	x24, x0, x20
  403c2c:	mov	x23, x0
  403c30:	add	x0, x24, #0x1
  403c34:	bl	4014b0 <malloc@plt>
  403c38:	mov	x22, x0
  403c3c:	cbz	x0, 403c64 <ferror@plt+0x2504>
  403c40:	mov	x0, x22
  403c44:	mov	x1, x21
  403c48:	mov	x2, x23
  403c4c:	bl	4013b0 <memcpy@plt>
  403c50:	add	x0, x22, x23
  403c54:	mov	x1, x19
  403c58:	mov	x2, x20
  403c5c:	bl	4013b0 <memcpy@plt>
  403c60:	strb	wzr, [x22, x24]
  403c64:	mov	x0, x22
  403c68:	ldp	x20, x19, [sp, #48]
  403c6c:	ldp	x22, x21, [sp, #32]
  403c70:	ldp	x24, x23, [sp, #16]
  403c74:	ldp	x29, x30, [sp], #64
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-64]!
  403c80:	stp	x20, x19, [sp, #48]
  403c84:	mov	x20, x0
  403c88:	stp	x24, x23, [sp, #16]
  403c8c:	stp	x22, x21, [sp, #32]
  403c90:	mov	x29, sp
  403c94:	cbz	x1, 403cc8 <ferror@plt+0x2568>
  403c98:	mov	x0, x1
  403c9c:	mov	x19, x1
  403ca0:	bl	4013e0 <strlen@plt>
  403ca4:	mov	x21, x0
  403ca8:	cbz	x20, 403cd4 <ferror@plt+0x2574>
  403cac:	mov	x0, x20
  403cb0:	bl	4013e0 <strlen@plt>
  403cb4:	mvn	x8, x0
  403cb8:	cmp	x21, x8
  403cbc:	b.ls	403cf0 <ferror@plt+0x2590>  // b.plast
  403cc0:	mov	x22, xzr
  403cc4:	b	403d2c <ferror@plt+0x25cc>
  403cc8:	cbz	x20, 403d44 <ferror@plt+0x25e4>
  403ccc:	mov	x0, x20
  403cd0:	b	403d4c <ferror@plt+0x25ec>
  403cd4:	mov	x0, x19
  403cd8:	mov	x1, x21
  403cdc:	ldp	x20, x19, [sp, #48]
  403ce0:	ldp	x22, x21, [sp, #32]
  403ce4:	ldp	x24, x23, [sp, #16]
  403ce8:	ldp	x29, x30, [sp], #64
  403cec:	b	401630 <strndup@plt>
  403cf0:	add	x24, x0, x21
  403cf4:	mov	x23, x0
  403cf8:	add	x0, x24, #0x1
  403cfc:	bl	4014b0 <malloc@plt>
  403d00:	mov	x22, x0
  403d04:	cbz	x0, 403d2c <ferror@plt+0x25cc>
  403d08:	mov	x0, x22
  403d0c:	mov	x1, x20
  403d10:	mov	x2, x23
  403d14:	bl	4013b0 <memcpy@plt>
  403d18:	add	x0, x22, x23
  403d1c:	mov	x1, x19
  403d20:	mov	x2, x21
  403d24:	bl	4013b0 <memcpy@plt>
  403d28:	strb	wzr, [x22, x24]
  403d2c:	mov	x0, x22
  403d30:	ldp	x20, x19, [sp, #48]
  403d34:	ldp	x22, x21, [sp, #32]
  403d38:	ldp	x24, x23, [sp, #16]
  403d3c:	ldp	x29, x30, [sp], #64
  403d40:	ret
  403d44:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403d48:	add	x0, x0, #0x6ef
  403d4c:	ldp	x20, x19, [sp, #48]
  403d50:	ldp	x22, x21, [sp, #32]
  403d54:	ldp	x24, x23, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #64
  403d5c:	b	401540 <strdup@plt>
  403d60:	sub	sp, sp, #0x140
  403d64:	stp	x29, x30, [sp, #240]
  403d68:	add	x29, sp, #0xf0
  403d6c:	sub	x9, x29, #0x70
  403d70:	mov	x10, sp
  403d74:	mov	x11, #0xffffffffffffffd0    	// #-48
  403d78:	add	x8, x29, #0x50
  403d7c:	movk	x11, #0xff80, lsl #32
  403d80:	add	x9, x9, #0x30
  403d84:	add	x10, x10, #0x80
  403d88:	stp	x8, x9, [x29, #-32]
  403d8c:	stp	x10, x11, [x29, #-16]
  403d90:	stp	x2, x3, [x29, #-112]
  403d94:	stp	x4, x5, [x29, #-96]
  403d98:	stp	x6, x7, [x29, #-80]
  403d9c:	stp	q1, q2, [sp, #16]
  403da0:	str	q0, [sp]
  403da4:	ldp	q0, q1, [x29, #-32]
  403da8:	stp	x20, x19, [sp, #304]
  403dac:	mov	x19, x0
  403db0:	add	x0, x29, #0x18
  403db4:	sub	x2, x29, #0x40
  403db8:	str	x28, [sp, #256]
  403dbc:	stp	x24, x23, [sp, #272]
  403dc0:	stp	x22, x21, [sp, #288]
  403dc4:	stp	q3, q4, [sp, #48]
  403dc8:	stp	q5, q6, [sp, #80]
  403dcc:	str	q7, [sp, #112]
  403dd0:	stp	q0, q1, [x29, #-64]
  403dd4:	bl	401620 <vasprintf@plt>
  403dd8:	tbnz	w0, #31, 403e10 <ferror@plt+0x26b0>
  403ddc:	ldr	x21, [x29, #24]
  403de0:	orr	x8, x19, x21
  403de4:	cbz	x8, 403e18 <ferror@plt+0x26b8>
  403de8:	mov	w22, w0
  403dec:	cbz	x19, 403e2c <ferror@plt+0x26cc>
  403df0:	cbz	x21, 403e40 <ferror@plt+0x26e0>
  403df4:	mov	x0, x19
  403df8:	bl	4013e0 <strlen@plt>
  403dfc:	mvn	x8, x0
  403e00:	cmp	x8, x22
  403e04:	b.cs	403e48 <ferror@plt+0x26e8>  // b.hs, b.nlast
  403e08:	mov	x20, xzr
  403e0c:	b	403e84 <ferror@plt+0x2724>
  403e10:	mov	x20, xzr
  403e14:	b	403e8c <ferror@plt+0x272c>
  403e18:	adrp	x0, 404000 <ferror@plt+0x28a0>
  403e1c:	add	x0, x0, #0x6ef
  403e20:	bl	401540 <strdup@plt>
  403e24:	mov	x20, x0
  403e28:	b	403e84 <ferror@plt+0x2724>
  403e2c:	mov	x0, x21
  403e30:	mov	x1, x22
  403e34:	bl	401630 <strndup@plt>
  403e38:	mov	x20, x0
  403e3c:	b	403e84 <ferror@plt+0x2724>
  403e40:	mov	x0, x19
  403e44:	b	403e20 <ferror@plt+0x26c0>
  403e48:	add	x24, x0, x22
  403e4c:	mov	x23, x0
  403e50:	add	x0, x24, #0x1
  403e54:	bl	4014b0 <malloc@plt>
  403e58:	mov	x20, x0
  403e5c:	cbz	x0, 403e84 <ferror@plt+0x2724>
  403e60:	mov	x0, x20
  403e64:	mov	x1, x19
  403e68:	mov	x2, x23
  403e6c:	bl	4013b0 <memcpy@plt>
  403e70:	add	x0, x20, x23
  403e74:	mov	x1, x21
  403e78:	mov	x2, x22
  403e7c:	bl	4013b0 <memcpy@plt>
  403e80:	strb	wzr, [x20, x24]
  403e84:	ldr	x0, [x29, #24]
  403e88:	bl	401610 <free@plt>
  403e8c:	mov	x0, x20
  403e90:	ldp	x20, x19, [sp, #304]
  403e94:	ldp	x22, x21, [sp, #288]
  403e98:	ldp	x24, x23, [sp, #272]
  403e9c:	ldr	x28, [sp, #256]
  403ea0:	ldp	x29, x30, [sp, #240]
  403ea4:	add	sp, sp, #0x140
  403ea8:	ret
  403eac:	sub	sp, sp, #0x60
  403eb0:	stp	x29, x30, [sp, #16]
  403eb4:	stp	x26, x25, [sp, #32]
  403eb8:	stp	x24, x23, [sp, #48]
  403ebc:	stp	x22, x21, [sp, #64]
  403ec0:	stp	x20, x19, [sp, #80]
  403ec4:	ldr	x23, [x0]
  403ec8:	add	x29, sp, #0x10
  403ecc:	ldrb	w8, [x23]
  403ed0:	cbz	w8, 404090 <ferror@plt+0x2930>
  403ed4:	mov	x20, x0
  403ed8:	mov	x22, x1
  403edc:	mov	x0, x23
  403ee0:	mov	x1, x2
  403ee4:	mov	w24, w3
  403ee8:	mov	x21, x2
  403eec:	bl	401640 <strspn@plt>
  403ef0:	add	x19, x23, x0
  403ef4:	ldrb	w25, [x19]
  403ef8:	cbz	x25, 40408c <ferror@plt+0x292c>
  403efc:	cbz	w24, 403f8c <ferror@plt+0x282c>
  403f00:	cmp	w25, #0x3f
  403f04:	b.hi	403fa8 <ferror@plt+0x2848>  // b.pmore
  403f08:	mov	w8, #0x1                   	// #1
  403f0c:	mov	x9, #0x1                   	// #1
  403f10:	lsl	x8, x8, x25
  403f14:	movk	x9, #0x84, lsl #32
  403f18:	and	x8, x8, x9
  403f1c:	cbz	x8, 403fa8 <ferror@plt+0x2848>
  403f20:	sturb	w25, [x29, #-4]
  403f24:	sturb	wzr, [x29, #-3]
  403f28:	mov	x24, x19
  403f2c:	ldrb	w9, [x24, #1]!
  403f30:	cbz	w9, 404028 <ferror@plt+0x28c8>
  403f34:	add	x10, x0, x23
  403f38:	mov	x26, xzr
  403f3c:	mov	w8, wzr
  403f40:	add	x23, x10, #0x2
  403f44:	b	403f68 <ferror@plt+0x2808>
  403f48:	sxtb	w1, w9
  403f4c:	sub	x0, x29, #0x4
  403f50:	bl	401650 <strchr@plt>
  403f54:	cbnz	x0, 40403c <ferror@plt+0x28dc>
  403f58:	mov	w8, wzr
  403f5c:	ldrb	w9, [x23, x26]
  403f60:	add	x26, x26, #0x1
  403f64:	cbz	w9, 403f88 <ferror@plt+0x2828>
  403f68:	cbnz	w8, 403f58 <ferror@plt+0x27f8>
  403f6c:	and	w8, w9, #0xff
  403f70:	cmp	w8, #0x5c
  403f74:	b.ne	403f48 <ferror@plt+0x27e8>  // b.any
  403f78:	mov	w8, #0x1                   	// #1
  403f7c:	ldrb	w9, [x23, x26]
  403f80:	add	x26, x26, #0x1
  403f84:	cbnz	w9, 403f68 <ferror@plt+0x2808>
  403f88:	b	404040 <ferror@plt+0x28e0>
  403f8c:	mov	x0, x19
  403f90:	mov	x1, x21
  403f94:	bl	4016d0 <strcspn@plt>
  403f98:	add	x8, x19, x0
  403f9c:	str	x0, [x22]
  403fa0:	str	x8, [x20]
  403fa4:	b	404094 <ferror@plt+0x2934>
  403fa8:	add	x9, x0, x23
  403fac:	mov	x24, xzr
  403fb0:	mov	w8, wzr
  403fb4:	add	x23, x9, #0x1
  403fb8:	b	403fdc <ferror@plt+0x287c>
  403fbc:	sxtb	w1, w25
  403fc0:	mov	x0, x21
  403fc4:	bl	401650 <strchr@plt>
  403fc8:	cbnz	x0, 404034 <ferror@plt+0x28d4>
  403fcc:	mov	w8, wzr
  403fd0:	ldrb	w25, [x23, x24]
  403fd4:	add	x24, x24, #0x1
  403fd8:	cbz	w25, 403ffc <ferror@plt+0x289c>
  403fdc:	cbnz	w8, 403fcc <ferror@plt+0x286c>
  403fe0:	and	w8, w25, #0xff
  403fe4:	cmp	w8, #0x5c
  403fe8:	b.ne	403fbc <ferror@plt+0x285c>  // b.any
  403fec:	mov	w8, #0x1                   	// #1
  403ff0:	ldrb	w25, [x23, x24]
  403ff4:	add	x24, x24, #0x1
  403ff8:	cbnz	w25, 403fdc <ferror@plt+0x287c>
  403ffc:	sub	w8, w24, w8
  404000:	sxtw	x8, w8
  404004:	str	x8, [x22]
  404008:	add	x22, x19, x8
  40400c:	ldrsb	w1, [x22]
  404010:	cbz	w1, 404020 <ferror@plt+0x28c0>
  404014:	mov	x0, x21
  404018:	bl	401650 <strchr@plt>
  40401c:	cbz	x0, 40408c <ferror@plt+0x292c>
  404020:	str	x22, [x20]
  404024:	b	404094 <ferror@plt+0x2934>
  404028:	mov	w8, wzr
  40402c:	mov	w26, wzr
  404030:	b	404040 <ferror@plt+0x28e0>
  404034:	mov	w8, wzr
  404038:	b	403ffc <ferror@plt+0x289c>
  40403c:	mov	w8, wzr
  404040:	sub	w8, w26, w8
  404044:	sxtw	x23, w8
  404048:	str	x23, [x22]
  40404c:	add	x8, x23, x19
  404050:	ldrb	w8, [x8, #1]
  404054:	cbz	w8, 40408c <ferror@plt+0x292c>
  404058:	cmp	w8, w25
  40405c:	b.ne	40408c <ferror@plt+0x292c>  // b.any
  404060:	add	x8, x23, x19
  404064:	ldrsb	w1, [x8, #2]
  404068:	cbz	w1, 404078 <ferror@plt+0x2918>
  40406c:	mov	x0, x21
  404070:	bl	401650 <strchr@plt>
  404074:	cbz	x0, 40408c <ferror@plt+0x292c>
  404078:	add	x8, x19, x23
  40407c:	add	x8, x8, #0x2
  404080:	str	x8, [x20]
  404084:	mov	x19, x24
  404088:	b	404094 <ferror@plt+0x2934>
  40408c:	str	x19, [x20]
  404090:	mov	x19, xzr
  404094:	mov	x0, x19
  404098:	ldp	x20, x19, [sp, #80]
  40409c:	ldp	x22, x21, [sp, #64]
  4040a0:	ldp	x24, x23, [sp, #48]
  4040a4:	ldp	x26, x25, [sp, #32]
  4040a8:	ldp	x29, x30, [sp, #16]
  4040ac:	add	sp, sp, #0x60
  4040b0:	ret
  4040b4:	stp	x29, x30, [sp, #-32]!
  4040b8:	str	x19, [sp, #16]
  4040bc:	mov	x19, x0
  4040c0:	mov	x29, sp
  4040c4:	mov	x0, x19
  4040c8:	bl	401510 <fgetc@plt>
  4040cc:	cmp	w0, #0xa
  4040d0:	b.eq	4040ec <ferror@plt+0x298c>  // b.none
  4040d4:	cmn	w0, #0x1
  4040d8:	b.ne	4040c4 <ferror@plt+0x2964>  // b.any
  4040dc:	mov	w0, #0x1                   	// #1
  4040e0:	ldr	x19, [sp, #16]
  4040e4:	ldp	x29, x30, [sp], #32
  4040e8:	ret
  4040ec:	mov	w0, wzr
  4040f0:	ldr	x19, [sp, #16]
  4040f4:	ldp	x29, x30, [sp], #32
  4040f8:	ret
  4040fc:	cbz	x0, 40411c <ferror@plt+0x29bc>
  404100:	ldr	x0, [x0]
  404104:	cbz	x0, 40411c <ferror@plt+0x29bc>
  404108:	ldr	x8, [x0]
  40410c:	cmp	x8, x1
  404110:	b.eq	40411c <ferror@plt+0x29bc>  // b.none
  404114:	ldr	x0, [x0, #16]
  404118:	cbnz	x0, 404108 <ferror@plt+0x29a8>
  40411c:	ret
  404120:	mov	w0, #0x1                   	// #1
  404124:	mov	w1, #0x10                  	// #16
  404128:	b	401530 <calloc@plt>
  40412c:	stp	x29, x30, [sp, #-48]!
  404130:	stp	x20, x19, [sp, #32]
  404134:	ldr	x20, [x0]
  404138:	mov	x19, x0
  40413c:	str	x21, [sp, #16]
  404140:	mov	x29, sp
  404144:	cbz	x20, 404160 <ferror@plt+0x2a00>
  404148:	ldp	x0, x21, [x20, #8]
  40414c:	bl	401610 <free@plt>
  404150:	mov	x0, x20
  404154:	bl	401610 <free@plt>
  404158:	mov	x20, x21
  40415c:	cbnz	x21, 404148 <ferror@plt+0x29e8>
  404160:	mov	x0, x19
  404164:	ldp	x20, x19, [sp, #32]
  404168:	ldr	x21, [sp, #16]
  40416c:	ldp	x29, x30, [sp], #48
  404170:	b	401610 <free@plt>
  404174:	stp	x29, x30, [sp, #-32]!
  404178:	stp	x20, x19, [sp, #16]
  40417c:	mov	x19, x1
  404180:	mov	x20, x0
  404184:	mov	x29, sp
  404188:	cbz	x0, 4041a8 <ferror@plt+0x2a48>
  40418c:	ldr	x8, [x20]
  404190:	cbz	x8, 4041a8 <ferror@plt+0x2a48>
  404194:	ldr	x9, [x8]
  404198:	cmp	x9, x19
  40419c:	b.eq	4041d4 <ferror@plt+0x2a74>  // b.none
  4041a0:	ldr	x8, [x8, #16]
  4041a4:	cbnz	x8, 404194 <ferror@plt+0x2a34>
  4041a8:	mov	w0, w19
  4041ac:	bl	4015d0 <getpwuid@plt>
  4041b0:	cbz	x0, 4041bc <ferror@plt+0x2a5c>
  4041b4:	ldr	x1, [x0]
  4041b8:	b	4041c0 <ferror@plt+0x2a60>
  4041bc:	mov	x1, xzr
  4041c0:	mov	x0, x20
  4041c4:	mov	x2, x19
  4041c8:	ldp	x20, x19, [sp, #16]
  4041cc:	ldp	x29, x30, [sp], #32
  4041d0:	b	4041e0 <ferror@plt+0x2a80>
  4041d4:	ldp	x20, x19, [sp, #16]
  4041d8:	ldp	x29, x30, [sp], #32
  4041dc:	ret
  4041e0:	stp	x29, x30, [sp, #-64]!
  4041e4:	stp	x28, x23, [sp, #16]
  4041e8:	stp	x22, x21, [sp, #32]
  4041ec:	stp	x20, x19, [sp, #48]
  4041f0:	mov	x29, sp
  4041f4:	sub	sp, sp, #0x410
  4041f8:	mov	x23, x1
  4041fc:	mov	x19, x0
  404200:	mov	w0, #0x1                   	// #1
  404204:	mov	w1, #0x18                  	// #24
  404208:	mov	x22, x2
  40420c:	bl	401530 <calloc@plt>
  404210:	cbz	x0, 4042fc <ferror@plt+0x2b9c>
  404214:	mov	x20, x0
  404218:	str	x22, [x0]
  40421c:	cbz	x23, 404254 <ferror@plt+0x2af4>
  404220:	add	x0, sp, #0xc
  404224:	mov	w2, #0x100                 	// #256
  404228:	mov	x1, x23
  40422c:	bl	401400 <mbstowcs@plt>
  404230:	cbz	x0, 4042b8 <ferror@plt+0x2b58>
  404234:	add	x0, sp, #0xc
  404238:	mov	w1, #0x100                 	// #256
  40423c:	str	wzr, [sp, #1036]
  404240:	bl	4014c0 <wcswidth@plt>
  404244:	mov	w21, w0
  404248:	cmp	w21, #0x1
  40424c:	b.ge	4042cc <ferror@plt+0x2b6c>  // b.tcont
  404250:	b	404258 <ferror@plt+0x2af8>
  404254:	mov	w21, wzr
  404258:	adrp	x1, 404000 <ferror@plt+0x28a0>
  40425c:	add	x0, x20, #0x8
  404260:	add	x1, x1, #0x9b8
  404264:	mov	x2, x22
  404268:	bl	401470 <asprintf@plt>
  40426c:	tbnz	w0, #31, 4042dc <ferror@plt+0x2b7c>
  404270:	ldr	x9, [x19]
  404274:	cbz	x9, 404294 <ferror@plt+0x2b34>
  404278:	mov	x8, x9
  40427c:	ldr	x9, [x9, #16]
  404280:	cbnz	x9, 404274 <ferror@plt+0x2b14>
  404284:	cmp	w21, #0x0
  404288:	str	x20, [x8, #16]!
  40428c:	b.gt	4042ec <ferror@plt+0x2b8c>
  404290:	b	4042a4 <ferror@plt+0x2b44>
  404294:	mov	x8, x19
  404298:	cmp	w21, #0x0
  40429c:	str	x20, [x8]
  4042a0:	b.gt	4042ec <ferror@plt+0x2b8c>
  4042a4:	ldr	x0, [x20, #8]
  4042a8:	cbz	x0, 4042e8 <ferror@plt+0x2b88>
  4042ac:	bl	4013e0 <strlen@plt>
  4042b0:	mov	x21, x0
  4042b4:	b	4042ec <ferror@plt+0x2b8c>
  4042b8:	mov	x0, x23
  4042bc:	bl	4013e0 <strlen@plt>
  4042c0:	mov	x21, x0
  4042c4:	cmp	w21, #0x1
  4042c8:	b.lt	404258 <ferror@plt+0x2af8>  // b.tstop
  4042cc:	mov	x0, x23
  4042d0:	bl	401540 <strdup@plt>
  4042d4:	str	x0, [x20, #8]
  4042d8:	cbnz	x0, 404270 <ferror@plt+0x2b10>
  4042dc:	mov	x0, x20
  4042e0:	bl	401610 <free@plt>
  4042e4:	b	4042fc <ferror@plt+0x2b9c>
  4042e8:	mov	w21, wzr
  4042ec:	ldr	w8, [x19, #8]
  4042f0:	cmp	w8, w21
  4042f4:	csel	w8, w21, w8, lt  // lt = tstop
  4042f8:	str	w8, [x19, #8]
  4042fc:	add	sp, sp, #0x410
  404300:	ldp	x20, x19, [sp, #48]
  404304:	ldp	x22, x21, [sp, #32]
  404308:	ldp	x28, x23, [sp, #16]
  40430c:	ldp	x29, x30, [sp], #64
  404310:	ret
  404314:	stp	x29, x30, [sp, #-32]!
  404318:	stp	x20, x19, [sp, #16]
  40431c:	mov	x19, x1
  404320:	mov	x20, x0
  404324:	mov	x29, sp
  404328:	cbz	x0, 404348 <ferror@plt+0x2be8>
  40432c:	ldr	x8, [x20]
  404330:	cbz	x8, 404348 <ferror@plt+0x2be8>
  404334:	ldr	x9, [x8]
  404338:	cmp	x9, x19
  40433c:	b.eq	404374 <ferror@plt+0x2c14>  // b.none
  404340:	ldr	x8, [x8, #16]
  404344:	cbnz	x8, 404334 <ferror@plt+0x2bd4>
  404348:	mov	w0, w19
  40434c:	bl	401720 <getgrgid@plt>
  404350:	cbz	x0, 40435c <ferror@plt+0x2bfc>
  404354:	ldr	x1, [x0]
  404358:	b	404360 <ferror@plt+0x2c00>
  40435c:	mov	x1, xzr
  404360:	mov	x0, x20
  404364:	mov	x2, x19
  404368:	ldp	x20, x19, [sp, #16]
  40436c:	ldp	x29, x30, [sp], #32
  404370:	b	4041e0 <ferror@plt+0x2a80>
  404374:	ldp	x20, x19, [sp, #16]
  404378:	ldp	x29, x30, [sp], #32
  40437c:	ret
  404380:	stp	x29, x30, [sp, #-64]!
  404384:	mov	x29, sp
  404388:	stp	x19, x20, [sp, #16]
  40438c:	adrp	x20, 414000 <ferror@plt+0x128a0>
  404390:	add	x20, x20, #0xdf0
  404394:	stp	x21, x22, [sp, #32]
  404398:	adrp	x21, 414000 <ferror@plt+0x128a0>
  40439c:	add	x21, x21, #0xde8
  4043a0:	sub	x20, x20, x21
  4043a4:	mov	w22, w0
  4043a8:	stp	x23, x24, [sp, #48]
  4043ac:	mov	x23, x1
  4043b0:	mov	x24, x2
  4043b4:	bl	401378 <memcpy@plt-0x38>
  4043b8:	cmp	xzr, x20, asr #3
  4043bc:	b.eq	4043e8 <ferror@plt+0x2c88>  // b.none
  4043c0:	asr	x20, x20, #3
  4043c4:	mov	x19, #0x0                   	// #0
  4043c8:	ldr	x3, [x21, x19, lsl #3]
  4043cc:	mov	x2, x24
  4043d0:	add	x19, x19, #0x1
  4043d4:	mov	x1, x23
  4043d8:	mov	w0, w22
  4043dc:	blr	x3
  4043e0:	cmp	x20, x19
  4043e4:	b.ne	4043c8 <ferror@plt+0x2c68>  // b.any
  4043e8:	ldp	x19, x20, [sp, #16]
  4043ec:	ldp	x21, x22, [sp, #32]
  4043f0:	ldp	x23, x24, [sp, #48]
  4043f4:	ldp	x29, x30, [sp], #64
  4043f8:	ret
  4043fc:	nop
  404400:	ret
  404404:	nop
  404408:	adrp	x2, 415000 <ferror@plt+0x138a0>
  40440c:	mov	x1, #0x0                   	// #0
  404410:	ldr	x2, [x2, #488]
  404414:	b	401450 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404418 <.fini>:
  404418:	stp	x29, x30, [sp, #-16]!
  40441c:	mov	x29, sp
  404420:	ldp	x29, x30, [sp], #16
  404424:	ret
