[Inputs]
reset
CLK
=op[3:0]=
=func[3:0]=
[Outputs]
branch
jump
PCwrt
IRwrt
memOWrt
Awrt
Bwrt
ALUwrt
regWrt
memWrt
wAdrs
memAdrsSlct
imOrR
immSlct
BNEoBEQ
useReg
useFirstReg
=wDat[1:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MainControl

