<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>clifford.at</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_ponylink_master_0_9</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ">25000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN">/clk_wiz_ponylink_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ">25000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN">/clk_wiz_ponylink_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>resetn</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn:resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">axis_in:axis_out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">25000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">/clk_wiz_ponylink_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk4</spirit:name>
      <spirit:displayName>clk4</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk4</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK4.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.CLK_DOMAIN">/clk_wiz_ponylink_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK4.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ponylink_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23031bb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23031bb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ponylink_master_0_9</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 13:26:58 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23031bb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ponylink_master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a622e35e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ponylink_master_0_9</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 13:26:58 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a622e35e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 07 13:29:53 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:23031bb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_pin</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) / 8) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>TDATA_WIDTH</spirit:name>
        <spirit:displayName>Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TUSER_WIDTH</spirit:name>
        <spirit:displayName>Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TUSER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MASTER_PARBITS</spirit:name>
        <spirit:displayName>Master Parbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MASTER_PARBITS">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>MASTER_TIMINGS</spirit:name>
        <spirit:displayName>Master Timings</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MASTER_TIMINGS" spirit:bitStringLength="80">0x09070503010907050301</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SLAVE_PARBITS</spirit:name>
        <spirit:displayName>Slave Parbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLAVE_PARBITS">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>SLAVE_TIMINGS</spirit:name>
        <spirit:displayName>Slave Timings</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLAVE_TIMINGS" spirit:bitStringLength="80">0x0d0a0705020b09060301</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_8b10b.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_crc32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_pack.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_txrx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/hdl/ponylink_master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_ponylink_master_0_9.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_8b10b.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_crc32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_pack.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/src/ponylink_txrx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/5756/hdl/ponylink_master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_ponylink_master_0_9.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_ponylink_master_0_9.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ponylink_master_0_9_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ponylink_master_0_9_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ponylink_master_0_9_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ponylink_master_0_9_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>PonyLink Master IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_ponylink_master_0_9</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TDATA_WIDTH</spirit:name>
      <spirit:displayName>Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDATA_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TUSER_WIDTH</spirit:name>
      <spirit:displayName>Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TUSER_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MASTER_PARBITS</spirit:name>
      <spirit:displayName>Master Parbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MASTER_PARBITS">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MASTER_TIMINGS</spirit:name>
      <spirit:displayName>Master Timings</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.MASTER_TIMINGS" spirit:bitStringLength="80">0x09070503010907050301</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SLAVE_PARBITS</spirit:name>
      <spirit:displayName>Slave Parbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SLAVE_PARBITS">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SLAVE_TIMINGS</spirit:name>
      <spirit:displayName>Slave Timings</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.SLAVE_TIMINGS" spirit:bitStringLength="80">0x0d0a0705020b09060301</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>PonyLink Master</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bc4618_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f04af6a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621b9ccf_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100e2886_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c916c57_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba7c919_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ffa6e1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5855ea5_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdd82fa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a019ca3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2545cb89_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6777b7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790013b6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dcf846_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362bc869_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2e91af_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46614b51_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5604ca87_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5bc38d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4e474b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3ab23d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d11030e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a8177_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24afb4ef_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3de2b2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13552ede_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4a5867_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f00d10_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d14ff7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1921ebbb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6040c10f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dd0c5c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b91b7d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72934e51_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6436d236_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140aaffd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7bc3cd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c41c121_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607ee755_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da9296d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acbf8b2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41451563_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425accec_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796e807a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e00357_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561e117b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f495d7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac181f9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276888d8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f231a4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194745d2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52763c64_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727c0382_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a5b43d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b661b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f4e43e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b9b787_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c4df08_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1693c3c8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c12bf9a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d80c7f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6f5ba2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71356452_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ebb8c8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95b70ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c92d15e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319e202_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faa672b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbef4d6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e770289_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb11685_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab216d4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f05dcb0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ce16c2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57469377_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51783442_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213fa1ed_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4128cc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d901ea3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb38c5e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233ed532_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74831518_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f90b8cd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136cd7e8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461f397a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a01287_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f8e023_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144c686c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6ef98b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a53ed25_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153be360_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e105ea4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc1fc09_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7966ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea44dd0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1f482_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544e7484_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc78cf3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56800bb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107fb036_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276e2b58_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac5e15f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f611d1b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6d134c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa1bdc4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f61468_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cdb05a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0d4ccd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9051133_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac50c61_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52175ef6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6133a4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112db29f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a532d58_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d0d11f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3534aa8c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11da758a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277b55cc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fc021b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba70054_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6beed_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50aa1ad6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66210b8d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c7d4ac_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183ceed3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a2b85_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aaaf576_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbfcd06_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb9cd34_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4835bb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b58967f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2899a440_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7f1565_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edffbe3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9e89de_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4970dde4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63044fc0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482b3e5c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9972e67_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773365a2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbde384_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2534ef56_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780fd8f7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376c1ee0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6c63a1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404da683_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662202f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f830cf_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7bf427_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@976a4a0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cdd1c6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf41907_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a34921_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0dade6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c5340a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675c3aa4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4028506f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf16627_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535b84b8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fb20fb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6493dd8d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63dee7ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3b5e7f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/ponylink_master_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK4.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.MASTER_TIMINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.SLAVE_TIMINGS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.TDATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e1ad68e9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c014ff66"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0598fb93"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a5b25bab"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b3bac83e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
