
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000124  00800200  0000488a  0000491e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000488a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024b  00800324  00800324  00004a42  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00004a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000113e  00000000  00000000  00004ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000036e1  00000000  00000000  00005e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001500  00000000  00000000  00009501  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003c87  00000000  00000000  0000aa01  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007b0  00000000  00000000  0000e688  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001028  00000000  00000000  0000ee38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c4c  00000000  00000000  0000fe60  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00010aac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 88 05 	jmp	0xb10	; 0xb10 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 bc 05 	jmp	0xb78	; 0xb78 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 a7 1c 	jmp	0x394e	; 0x394e <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 52 1c 	jmp	0x38a4	; 0x38a4 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 29 01 	jmp	0x252	; 0x252 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 28 10 	jmp	0x2050	; 0x2050 <__vector_32>
      84:	0c 94 3e 10 	jmp	0x207c	; 0x207c <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 a5 0f 	jmp	0x1f4a	; 0x1f4a <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 79 0f 	jmp	0x1ef2	; 0x1ef2 <__vector_42>
      ac:	0c 94 8f 0f 	jmp	0x1f1e	; 0x1f1e <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	df 07       	cpc	r29, r31
      e6:	ad 07       	cpc	r26, r29
      e8:	f5 06       	cpc	r15, r21
      ea:	9d 07       	cpc	r25, r29
      ec:	83 07       	cpc	r24, r19
      ee:	ec 06       	cpc	r14, r28
      f0:	62 07       	cpc	r22, r18
      f2:	cb 07       	cpc	r28, r27
      f4:	23 07       	cpc	r18, r19
      f6:	bd 07       	cpc	r27, r29
      f8:	4b 08       	sbc	r4, r11
      fa:	4b 08       	sbc	r4, r11
      fc:	4b 08       	sbc	r4, r11
      fe:	4b 08       	sbc	r4, r11
     100:	4b 08       	sbc	r4, r11
     102:	4b 08       	sbc	r4, r11
     104:	22 08       	sbc	r2, r2
     106:	26 08       	sbc	r2, r6
     108:	4b 08       	sbc	r4, r11
     10a:	4b 08       	sbc	r4, r11
     10c:	4b 08       	sbc	r4, r11
     10e:	4b 08       	sbc	r4, r11
     110:	4b 08       	sbc	r4, r11
     112:	4b 08       	sbc	r4, r11
     114:	4b 08       	sbc	r4, r11
     116:	4b 08       	sbc	r4, r11
     118:	4b 08       	sbc	r4, r11
     11a:	4b 08       	sbc	r4, r11
     11c:	4b 08       	sbc	r4, r11
     11e:	4b 08       	sbc	r4, r11
     120:	23 07       	cpc	r18, r19
     122:	f5 06       	cpc	r15, r21
     124:	44 08       	sbc	r4, r4
     126:	3c 08       	sbc	r3, r12
     128:	4b 08       	sbc	r4, r11
     12a:	4b 08       	sbc	r4, r11
     12c:	4b 08       	sbc	r4, r11
     12e:	4b 08       	sbc	r4, r11
     130:	4b 08       	sbc	r4, r11
     132:	4b 08       	sbc	r4, r11
     134:	4b 08       	sbc	r4, r11
     136:	4b 08       	sbc	r4, r11
     138:	4b 08       	sbc	r4, r11
     13a:	4b 08       	sbc	r4, r11
     13c:	4b 08       	sbc	r4, r11
     13e:	4b 08       	sbc	r4, r11
     140:	83 07       	cpc	r24, r19
     142:	62 07       	cpc	r22, r18
     144:	4b 08       	sbc	r4, r11
     146:	4b 08       	sbc	r4, r11
     148:	df 07       	cpc	r29, r31
     14a:	ec 06       	cpc	r14, r28
     14c:	29 08       	sbc	r2, r9
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	ea e8       	ldi	r30, 0x8A	; 138
     194:	f8 e4       	ldi	r31, 0x48	; 72
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 32       	cpi	r26, 0x24	; 36
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e2       	ldi	r26, 0x24	; 36
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	af 36       	cpi	r26, 0x6F	; 111
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 43 24 	jmp	0x4886	; 0x4886 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:

int main(void) {
	unsigned long int startTime = 0, endTime = 0;
//	unsigned char prevSelector=0;

	initPeripherals();
     1c2:	0e 94 be 1c 	call	0x397c	; 0x397c <initPeripherals>
	calibrateSensors();
     1c6:	0e 94 1d 16 	call	0x2c3a	; 0x2c3a <calibrateSensors>

	initBehaviors();
     1ca:	0e 94 65 05 	call	0xaca	; 0xaca <initBehaviors>
	GREEN_LED0_ON;
     1ce:	80 91 0b 01 	lds	r24, 0x010B
     1d2:	8e 7f       	andi	r24, 0xFE	; 254
     1d4:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
	GREEN_LED6_OFF;
	GREEN_LED7_OFF; */
	
	
	pwm_green = 255;
     1d8:	8f ef       	ldi	r24, 0xFF	; 255
     1da:	80 93 0d 02 	sts	0x020D, r24
//	pwm_green = 255;
//	pwm_blue = 255;
	updateGreenLed(pwm_green);
     1de:	0e 94 d5 08 	call	0x11aa	; 0x11aa <updateGreenLed>
	GREEN_LED1_OFF;
     1e2:	80 91 0b 01 	lds	r24, 0x010B
     1e6:	82 60       	ori	r24, 0x02	; 2
     1e8:	80 93 0b 01 	sts	0x010B, r24
//	updateGreenLed(pwm_green);
//	updateBlueLed(pwm_blue);

	GREEN_LED4_OFF;
     1ec:	80 91 0b 01 	lds	r24, 0x010B
     1f0:	80 61       	ori	r24, 0x10	; 16
     1f2:	80 93 0b 01 	sts	0x010B, r24



	startTime = getTime100MicroSec();
     1f6:	0e 94 b1 1c 	call	0x3962	; 0x3962 <getTime100MicroSec>
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
*/

		turnRight();
     1fa:	0e 94 84 1d 	call	0x3b08	; 0x3b08 <turnRight>
		}
*/


		while(1) {
		setLeftSpeed(0);
     1fe:	80 e0       	ldi	r24, 0x00	; 0
     200:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <setLeftSpeed>
		setRightSpeed(0);
     204:	80 e0       	ldi	r24, 0x00	; 0
     206:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <setRightSpeed>
		handleMotorsWithSpeedController();  
     20a:	0e 94 4b 11 	call	0x2296	; 0x2296 <handleMotorsWithSpeedController>
     20e:	f7 cf       	rjmp	.-18     	; 0x1fe <main+0x3c>

00000210 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     210:	ea e7       	ldi	r30, 0x7A	; 122
     212:	f0 e0       	ldi	r31, 0x00	; 0
     214:	10 82       	st	Z, r1
	ADCSRB = 0;
     216:	2b e7       	ldi	r18, 0x7B	; 123
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	d9 01       	movw	r26, r18
     21c:	1c 92       	st	X, r1
	ADMUX = 0;
     21e:	ac e7       	ldi	r26, 0x7C	; 124
     220:	b0 e0       	ldi	r27, 0x00	; 0
     222:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     224:	80 81       	ld	r24, Z
     226:	86 60       	ori	r24, 0x06	; 6
     228:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     22a:	8c 91       	ld	r24, X
     22c:	80 64       	ori	r24, 0x40	; 64
     22e:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     230:	80 81       	ld	r24, Z
     232:	80 62       	ori	r24, 0x20	; 32
     234:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     236:	d9 01       	movw	r26, r18
     238:	8c 91       	ld	r24, X
     23a:	88 7f       	andi	r24, 0xF8	; 248
     23c:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     23e:	80 81       	ld	r24, Z
     240:	88 60       	ori	r24, 0x08	; 8
     242:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     244:	80 81       	ld	r24, Z
     246:	80 68       	ori	r24, 0x80	; 128
     248:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     24a:	80 81       	ld	r24, Z
     24c:	80 64       	ori	r24, 0x40	; 64
     24e:	80 83       	st	Z, r24

}
     250:	08 95       	ret

00000252 <__vector_29>:

ISR(ADC_vect) {
     252:	1f 92       	push	r1
     254:	0f 92       	push	r0
     256:	0f b6       	in	r0, 0x3f	; 63
     258:	0f 92       	push	r0
     25a:	0b b6       	in	r0, 0x3b	; 59
     25c:	0f 92       	push	r0
     25e:	11 24       	eor	r1, r1
     260:	1f 93       	push	r17
     262:	2f 93       	push	r18
     264:	3f 93       	push	r19
     266:	4f 93       	push	r20
     268:	5f 93       	push	r21
     26a:	6f 93       	push	r22
     26c:	7f 93       	push	r23
     26e:	8f 93       	push	r24
     270:	9f 93       	push	r25
     272:	af 93       	push	r26
     274:	bf 93       	push	r27
     276:	ef 93       	push	r30
     278:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     27a:	80 91 36 05 	lds	r24, 0x0536
     27e:	90 91 37 05 	lds	r25, 0x0537
     282:	a0 91 38 05 	lds	r26, 0x0538
     286:	b0 91 39 05 	lds	r27, 0x0539
     28a:	01 96       	adiw	r24, 0x01	; 1
     28c:	a1 1d       	adc	r26, r1
     28e:	b1 1d       	adc	r27, r1
     290:	80 93 36 05 	sts	0x0536, r24
     294:	90 93 37 05 	sts	0x0537, r25
     298:	a0 93 38 05 	sts	0x0538, r26
     29c:	b0 93 39 05 	sts	0x0539, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     2a0:	80 91 78 00 	lds	r24, 0x0078
     2a4:	48 2f       	mov	r20, r24
     2a6:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2a8:	20 91 79 00 	lds	r18, 0x0079
     2ac:	92 2f       	mov	r25, r18
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	48 2b       	or	r20, r24
     2b2:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2b4:	80 91 bf 03 	lds	r24, 0x03BF
     2b8:	82 30       	cpi	r24, 0x02	; 2
     2ba:	09 f4       	brne	.+2      	; 0x2be <__vector_29+0x6c>
     2bc:	f4 c0       	rjmp	.+488    	; 0x4a6 <__vector_29+0x254>
     2be:	83 30       	cpi	r24, 0x03	; 3
     2c0:	30 f4       	brcc	.+12     	; 0x2ce <__vector_29+0x7c>
     2c2:	88 23       	and	r24, r24
     2c4:	59 f0       	breq	.+22     	; 0x2dc <__vector_29+0x8a>
     2c6:	81 30       	cpi	r24, 0x01	; 1
     2c8:	09 f0       	breq	.+2      	; 0x2cc <__vector_29+0x7a>
     2ca:	3f c1       	rjmp	.+638    	; 0x54a <__vector_29+0x2f8>
     2cc:	df c0       	rjmp	.+446    	; 0x48c <__vector_29+0x23a>
     2ce:	83 30       	cpi	r24, 0x03	; 3
     2d0:	09 f4       	brne	.+2      	; 0x2d4 <__vector_29+0x82>
     2d2:	0b c1       	rjmp	.+534    	; 0x4ea <__vector_29+0x298>
     2d4:	84 30       	cpi	r24, 0x04	; 4
     2d6:	09 f0       	breq	.+2      	; 0x2da <__vector_29+0x88>
     2d8:	38 c1       	rjmp	.+624    	; 0x54a <__vector_29+0x2f8>
     2da:	14 c1       	rjmp	.+552    	; 0x504 <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     2dc:	10 91 2a 03 	lds	r17, 0x032A
     2e0:	1e 30       	cpi	r17, 0x0E	; 14
     2e2:	61 f4       	brne	.+24     	; 0x2fc <__vector_29+0xaa>
     2e4:	80 91 c5 03 	lds	r24, 0x03C5
     2e8:	82 30       	cpi	r24, 0x02	; 2
     2ea:	41 f4       	brne	.+16     	; 0x2fc <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     2ec:	50 93 c4 03 	sts	0x03C4, r21
     2f0:	40 93 c3 03 	sts	0x03C3, r20
				measBattery = 0;
     2f4:	10 92 c5 03 	sts	0x03C5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     2f8:	46 98       	cbi	0x08, 6	; 8
     2fa:	08 c0       	rjmp	.+16     	; 0x30c <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     2fc:	e1 2f       	mov	r30, r17
     2fe:	f0 e0       	ldi	r31, 0x00	; 0
     300:	ee 0f       	add	r30, r30
     302:	ff 1f       	adc	r31, r31
     304:	e1 5d       	subi	r30, 0xD1	; 209
     306:	fc 4f       	sbci	r31, 0xFC	; 252
     308:	51 83       	std	Z+1, r21	; 0x01
     30a:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     30c:	a1 2f       	mov	r26, r17
     30e:	b0 e0       	ldi	r27, 0x00	; 0
     310:	10 ff       	sbrs	r17, 0
     312:	af c0       	rjmp	.+350    	; 0x472 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     314:	aa 0f       	add	r26, r26
     316:	bb 1f       	adc	r27, r27
     318:	fd 01       	movw	r30, r26
     31a:	e3 5d       	subi	r30, 0xD3	; 211
     31c:	fc 4f       	sbci	r31, 0xFC	; 252
     31e:	20 81       	ld	r18, Z
     320:	31 81       	ldd	r19, Z+1	; 0x01
     322:	a1 5d       	subi	r26, 0xD1	; 209
     324:	bc 4f       	sbci	r27, 0xFC	; 252
     326:	4d 91       	ld	r20, X+
     328:	5c 91       	ld	r21, X
     32a:	81 2f       	mov	r24, r17
     32c:	86 95       	lsr	r24
     32e:	68 2f       	mov	r22, r24
     330:	70 e0       	ldi	r23, 0x00	; 0
     332:	24 1b       	sub	r18, r20
     334:	35 0b       	sbc	r19, r21
     336:	ab 01       	movw	r20, r22
     338:	44 0f       	add	r20, r20
     33a:	55 1f       	adc	r21, r21
     33c:	fa 01       	movw	r30, r20
     33e:	e9 58       	subi	r30, 0x89	; 137
     340:	fc 4f       	sbci	r31, 0xFC	; 252
     342:	80 81       	ld	r24, Z
     344:	91 81       	ldd	r25, Z+1	; 0x01
     346:	28 1b       	sub	r18, r24
     348:	39 0b       	sbc	r19, r25
     34a:	fa 01       	movw	r30, r20
     34c:	e1 5a       	subi	r30, 0xA1	; 161
     34e:	fc 4f       	sbci	r31, 0xFC	; 252
     350:	31 83       	std	Z+1, r19	; 0x01
     352:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     354:	37 ff       	sbrs	r19, 7
     356:	02 c0       	rjmp	.+4      	; 0x35c <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     358:	11 82       	std	Z+1, r1	; 0x01
     35a:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     35c:	fb 01       	movw	r30, r22
     35e:	ee 0f       	add	r30, r30
     360:	ff 1f       	adc	r31, r31
     362:	e1 5a       	subi	r30, 0xA1	; 161
     364:	fc 4f       	sbci	r31, 0xFC	; 252
     366:	80 81       	ld	r24, Z
     368:	91 81       	ldd	r25, Z+1	; 0x01
     36a:	81 50       	subi	r24, 0x01	; 1
     36c:	94 40       	sbci	r25, 0x04	; 4
     36e:	24 f0       	brlt	.+8      	; 0x378 <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	94 e0       	ldi	r25, 0x04	; 4
     374:	91 83       	std	Z+1, r25	; 0x01
     376:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     378:	10 31       	cpi	r17, 0x10	; 16
     37a:	e8 f5       	brcc	.+122    	; 0x3f6 <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     37c:	db 01       	movw	r26, r22
     37e:	aa 0f       	add	r26, r26
     380:	bb 1f       	adc	r27, r27
     382:	fd 01       	movw	r30, r26
     384:	e1 5a       	subi	r30, 0xA1	; 161
     386:	fc 4f       	sbci	r31, 0xFC	; 252
     388:	01 90       	ld	r0, Z+
     38a:	f0 81       	ld	r31, Z
     38c:	e0 2d       	mov	r30, r0
     38e:	ec 33       	cpi	r30, 0x3C	; 60
     390:	f1 05       	cpc	r31, r1
     392:	1c f4       	brge	.+6      	; 0x39a <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     394:	a9 53       	subi	r26, 0x39	; 57
     396:	bc 4f       	sbci	r27, 0xFC	; 252
     398:	2c c0       	rjmp	.+88     	; 0x3f2 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     39a:	cf 01       	movw	r24, r30
     39c:	cc 96       	adiw	r24, 0x3c	; 60
     39e:	95 95       	asr	r25
     3a0:	87 95       	ror	r24
     3a2:	88 37       	cpi	r24, 0x78	; 120
     3a4:	91 05       	cpc	r25, r1
     3a6:	3c f4       	brge	.+14     	; 0x3b6 <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     3a8:	a9 53       	subi	r26, 0x39	; 57
     3aa:	bc 4f       	sbci	r27, 0xFC	; 252
     3ac:	fc 97       	sbiw	r30, 0x3c	; 60
     3ae:	f5 95       	asr	r31
     3b0:	e7 95       	ror	r30
     3b2:	fc 96       	adiw	r30, 0x3c	; 60
     3b4:	1e c0       	rjmp	.+60     	; 0x3f2 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     3b6:	cf 01       	movw	r24, r30
     3b8:	84 5d       	subi	r24, 0xD4	; 212
     3ba:	9e 4f       	sbci	r25, 0xFE	; 254
     3bc:	95 95       	asr	r25
     3be:	87 95       	ror	r24
     3c0:	95 95       	asr	r25
     3c2:	87 95       	ror	r24
     3c4:	a9 53       	subi	r26, 0x39	; 57
     3c6:	bc 4f       	sbci	r27, 0xFC	; 252
     3c8:	84 3b       	cpi	r24, 0xB4	; 180
     3ca:	91 05       	cpc	r25, r1
     3cc:	4c f4       	brge	.+18     	; 0x3e0 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     3ce:	e4 5b       	subi	r30, 0xB4	; 180
     3d0:	f0 40       	sbci	r31, 0x00	; 0
     3d2:	f5 95       	asr	r31
     3d4:	e7 95       	ror	r30
     3d6:	f5 95       	asr	r31
     3d8:	e7 95       	ror	r30
     3da:	e8 58       	subi	r30, 0x88	; 136
     3dc:	ff 4f       	sbci	r31, 0xFF	; 255
     3de:	09 c0       	rjmp	.+18     	; 0x3f2 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     3e0:	e4 5a       	subi	r30, 0xA4	; 164
     3e2:	f1 40       	sbci	r31, 0x01	; 1
     3e4:	43 e0       	ldi	r20, 0x03	; 3
     3e6:	f5 95       	asr	r31
     3e8:	e7 95       	ror	r30
     3ea:	4a 95       	dec	r20
     3ec:	e1 f7       	brne	.-8      	; 0x3e6 <__vector_29+0x194>
     3ee:	ec 54       	subi	r30, 0x4C	; 76
     3f0:	ff 4f       	sbci	r31, 0xFF	; 255
     3f2:	ed 93       	st	X+, r30
     3f4:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     3f6:	80 91 3f 05 	lds	r24, 0x053F
     3fa:	88 23       	and	r24, r24
     3fc:	c1 f1       	breq	.+112    	; 0x46e <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     3fe:	80 91 6f 03 	lds	r24, 0x036F
     402:	90 91 70 03 	lds	r25, 0x0370
     406:	84 5a       	subi	r24, 0xA4	; 164
     408:	91 40       	sbci	r25, 0x01	; 1
     40a:	ac f0       	brlt	.+42     	; 0x436 <__vector_29+0x1e4>
     40c:	80 91 71 03 	lds	r24, 0x0371
     410:	90 91 72 03 	lds	r25, 0x0372
     414:	84 5a       	subi	r24, 0xA4	; 164
     416:	91 40       	sbci	r25, 0x01	; 1
     418:	74 f0       	brlt	.+28     	; 0x436 <__vector_29+0x1e4>
     41a:	80 91 73 03 	lds	r24, 0x0373
     41e:	90 91 74 03 	lds	r25, 0x0374
     422:	84 5a       	subi	r24, 0xA4	; 164
     424:	91 40       	sbci	r25, 0x01	; 1
     426:	3c f0       	brlt	.+14     	; 0x436 <__vector_29+0x1e4>
     428:	80 91 75 03 	lds	r24, 0x0375
     42c:	90 91 76 03 	lds	r25, 0x0376
     430:	84 5a       	subi	r24, 0xA4	; 164
     432:	91 40       	sbci	r25, 0x01	; 1
     434:	e4 f4       	brge	.+56     	; 0x46e <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	80 93 40 05 	sts	0x0540, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     43c:	10 92 f6 03 	sts	0x03F6, r1
     440:	10 92 f5 03 	sts	0x03F5, r1
						OCR4A = 0;
     444:	10 92 a9 00 	sts	0x00A9, r1
     448:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     44c:	10 92 ab 00 	sts	0x00AB, r1
     450:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     454:	10 92 f4 03 	sts	0x03F4, r1
     458:	10 92 f3 03 	sts	0x03F3, r1
						OCR3A = 0;
     45c:	10 92 99 00 	sts	0x0099, r1
     460:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     464:	10 92 9b 00 	sts	0x009B, r1
     468:	10 92 9a 00 	sts	0x009A, r1
     46c:	02 c0       	rjmp	.+4      	; 0x472 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     46e:	10 92 40 05 	sts	0x0540, r1
				}

			}

			currentProx++;
     472:	81 2f       	mov	r24, r17
     474:	8f 5f       	subi	r24, 0xFF	; 255
     476:	80 93 2a 03 	sts	0x032A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     47a:	88 31       	cpi	r24, 0x18	; 24
     47c:	08 f4       	brcc	.+2      	; 0x480 <__vector_29+0x22e>
     47e:	65 c0       	rjmp	.+202    	; 0x54a <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     480:	10 92 2a 03 	sts	0x032A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     484:	81 e0       	ldi	r24, 0x01	; 1
     486:	80 93 c6 03 	sts	0x03C6, r24
     48a:	5f c0       	rjmp	.+190    	; 0x54a <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     48c:	80 91 e1 03 	lds	r24, 0x03E1
     490:	90 91 e2 03 	lds	r25, 0x03E2
     494:	48 0f       	add	r20, r24
     496:	59 1f       	adc	r21, r25
     498:	56 95       	lsr	r21
     49a:	47 95       	ror	r20
     49c:	50 93 e2 03 	sts	0x03E2, r21
     4a0:	40 93 e1 03 	sts	0x03E1, r20
     4a4:	52 c0       	rjmp	.+164    	; 0x54a <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     4a6:	80 91 09 02 	lds	r24, 0x0209
     4aa:	88 23       	and	r24, r24
     4ac:	09 f4       	brne	.+2      	; 0x4b0 <__vector_29+0x25e>
     4ae:	4d c0       	rjmp	.+154    	; 0x54a <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     4b0:	63 99       	sbic	0x0c, 3	; 12
     4b2:	4b c0       	rjmp	.+150    	; 0x54a <__vector_29+0x2f8>
     4b4:	64 99       	sbic	0x0c, 4	; 12
     4b6:	49 c0       	rjmp	.+146    	; 0x54a <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     4b8:	28 2f       	mov	r18, r24
     4ba:	2f 5f       	subi	r18, 0xFF	; 255
     4bc:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     4c0:	25 30       	cpi	r18, 0x05	; 5
     4c2:	08 f4       	brcc	.+2      	; 0x4c6 <__vector_29+0x274>
     4c4:	42 c0       	rjmp	.+132    	; 0x54a <__vector_29+0x2f8>
					right_vel_sum += value;
     4c6:	80 91 ed 03 	lds	r24, 0x03ED
     4ca:	90 91 ee 03 	lds	r25, 0x03EE
     4ce:	84 0f       	add	r24, r20
     4d0:	95 1f       	adc	r25, r21
     4d2:	90 93 ee 03 	sts	0x03EE, r25
     4d6:	80 93 ed 03 	sts	0x03ED, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     4da:	28 30       	cpi	r18, 0x08	; 8
     4dc:	b1 f5       	brne	.+108    	; 0x54a <__vector_29+0x2f8>
						firstSampleRight = 0;
     4de:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     4e2:	81 e0       	ldi	r24, 0x01	; 1
     4e4:	80 93 08 02 	sts	0x0208, r24
     4e8:	30 c0       	rjmp	.+96     	; 0x54a <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     4ea:	80 91 df 03 	lds	r24, 0x03DF
     4ee:	90 91 e0 03 	lds	r25, 0x03E0
     4f2:	48 0f       	add	r20, r24
     4f4:	59 1f       	adc	r21, r25
     4f6:	56 95       	lsr	r21
     4f8:	47 95       	ror	r20
     4fa:	50 93 e0 03 	sts	0x03E0, r21
     4fe:	40 93 df 03 	sts	0x03DF, r20
     502:	23 c0       	rjmp	.+70     	; 0x54a <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     504:	90 91 0a 02 	lds	r25, 0x020A
     508:	99 23       	and	r25, r25
     50a:	f9 f0       	breq	.+62     	; 0x54a <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     50c:	80 91 00 01 	lds	r24, 0x0100
     510:	83 fd       	sbrc	r24, 3
     512:	1b c0       	rjmp	.+54     	; 0x54a <__vector_29+0x2f8>
     514:	80 91 00 01 	lds	r24, 0x0100
     518:	84 fd       	sbrc	r24, 4
     51a:	17 c0       	rjmp	.+46     	; 0x54a <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     51c:	29 2f       	mov	r18, r25
     51e:	2f 5f       	subi	r18, 0xFF	; 255
     520:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     524:	25 30       	cpi	r18, 0x05	; 5
     526:	88 f0       	brcs	.+34     	; 0x54a <__vector_29+0x2f8>
					left_vel_sum += value;
     528:	80 91 eb 03 	lds	r24, 0x03EB
     52c:	90 91 ec 03 	lds	r25, 0x03EC
     530:	84 0f       	add	r24, r20
     532:	95 1f       	adc	r25, r21
     534:	90 93 ec 03 	sts	0x03EC, r25
     538:	80 93 eb 03 	sts	0x03EB, r24
					if(firstSampleLeft==8) {
     53c:	28 30       	cpi	r18, 0x08	; 8
     53e:	29 f4       	brne	.+10     	; 0x54a <__vector_29+0x2f8>
						firstSampleLeft = 0;
     540:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     544:	81 e0       	ldi	r24, 0x01	; 1
     546:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     54a:	90 91 c0 03 	lds	r25, 0x03C0
     54e:	92 30       	cpi	r25, 0x02	; 2
     550:	81 f1       	breq	.+96     	; 0x5b2 <__vector_29+0x360>
     552:	93 30       	cpi	r25, 0x03	; 3
     554:	30 f4       	brcc	.+12     	; 0x562 <__vector_29+0x310>
     556:	99 23       	and	r25, r25
     558:	51 f0       	breq	.+20     	; 0x56e <__vector_29+0x31c>
     55a:	91 30       	cpi	r25, 0x01	; 1
     55c:	09 f0       	breq	.+2      	; 0x560 <__vector_29+0x30e>
     55e:	b0 c0       	rjmp	.+352    	; 0x6c0 <__vector_29+0x46e>
     560:	1a c0       	rjmp	.+52     	; 0x596 <__vector_29+0x344>
     562:	93 30       	cpi	r25, 0x03	; 3
     564:	e9 f1       	breq	.+122    	; 0x5e0 <__vector_29+0x38e>
     566:	94 30       	cpi	r25, 0x04	; 4
     568:	09 f0       	breq	.+2      	; 0x56c <__vector_29+0x31a>
     56a:	aa c0       	rjmp	.+340    	; 0x6c0 <__vector_29+0x46e>
     56c:	50 c0       	rjmp	.+160    	; 0x60e <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     56e:	80 91 2a 03 	lds	r24, 0x032A
     572:	86 95       	lsr	r24
     574:	80 93 29 03 	sts	0x0329, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     578:	80 91 c1 03 	lds	r24, 0x03C1
     57c:	88 23       	and	r24, r24
     57e:	11 f4       	brne	.+4      	; 0x584 <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     580:	81 e0       	ldi	r24, 0x01	; 1
     582:	05 c0       	rjmp	.+10     	; 0x58e <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     584:	81 30       	cpi	r24, 0x01	; 1
     586:	11 f4       	brne	.+4      	; 0x58c <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     588:	82 e0       	ldi	r24, 0x02	; 2
     58a:	01 c0       	rjmp	.+2      	; 0x58e <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     58c:	85 e0       	ldi	r24, 0x05	; 5
     58e:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 1;
     592:	81 e0       	ldi	r24, 0x01	; 1
     594:	0b c0       	rjmp	.+22     	; 0x5ac <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     596:	80 91 2b 03 	lds	r24, 0x032B
     59a:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     59e:	80 91 2e 03 	lds	r24, 0x032E
     5a2:	80 93 c2 03 	sts	0x03C2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     5a6:	10 92 bf 03 	sts	0x03BF, r1
			adcSamplingState = 2;
     5aa:	82 e0       	ldi	r24, 0x02	; 2
     5ac:	80 93 c0 03 	sts	0x03C0, r24
     5b0:	87 c0       	rjmp	.+270    	; 0x6c0 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     5b2:	80 91 2c 03 	lds	r24, 0x032C
     5b6:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     5ba:	80 91 2d 03 	lds	r24, 0x032D
     5be:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     5c2:	80 91 c2 03 	lds	r24, 0x03C2
     5c6:	88 23       	and	r24, r24
     5c8:	11 f4       	brne	.+4      	; 0x5ce <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     5ca:	83 e0       	ldi	r24, 0x03	; 3
     5cc:	05 c0       	rjmp	.+10     	; 0x5d8 <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     5ce:	81 30       	cpi	r24, 0x01	; 1
     5d0:	11 f4       	brne	.+4      	; 0x5d6 <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     5d2:	84 e0       	ldi	r24, 0x04	; 4
     5d4:	01 c0       	rjmp	.+2      	; 0x5d8 <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     5d6:	85 e0       	ldi	r24, 0x05	; 5
     5d8:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 3;
     5dc:	83 e0       	ldi	r24, 0x03	; 3
     5de:	e6 cf       	rjmp	.-52     	; 0x5ac <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     5e0:	80 91 2b 03 	lds	r24, 0x032B
     5e4:	80 93 29 03 	sts	0x0329, r24
			leftChannelPhase = leftMotorPhase;
     5e8:	80 91 2e 03 	lds	r24, 0x032E
     5ec:	80 93 c2 03 	sts	0x03C2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     5f0:	80 91 c1 03 	lds	r24, 0x03C1
     5f4:	88 23       	and	r24, r24
     5f6:	11 f4       	brne	.+4      	; 0x5fc <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	05 c0       	rjmp	.+10     	; 0x606 <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5fc:	81 30       	cpi	r24, 0x01	; 1
     5fe:	11 f4       	brne	.+4      	; 0x604 <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     600:	82 e0       	ldi	r24, 0x02	; 2
     602:	01 c0       	rjmp	.+2      	; 0x606 <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     604:	85 e0       	ldi	r24, 0x05	; 5
     606:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 4;
     60a:	84 e0       	ldi	r24, 0x04	; 4
     60c:	cf cf       	rjmp	.-98     	; 0x5ac <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     60e:	80 91 2c 03 	lds	r24, 0x032C
     612:	80 93 29 03 	sts	0x0329, r24
			rightChannelPhase = rightMotorPhase;
     616:	80 91 2d 03 	lds	r24, 0x032D
     61a:	80 93 c1 03 	sts	0x03C1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     61e:	80 91 c2 03 	lds	r24, 0x03C2
     622:	88 23       	and	r24, r24
     624:	11 f4       	brne	.+4      	; 0x62a <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     626:	83 e0       	ldi	r24, 0x03	; 3
     628:	06 c0       	rjmp	.+12     	; 0x636 <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     62a:	81 30       	cpi	r24, 0x01	; 1
     62c:	19 f4       	brne	.+6      	; 0x634 <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     62e:	90 93 bf 03 	sts	0x03BF, r25
     632:	03 c0       	rjmp	.+6      	; 0x63a <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     634:	85 e0       	ldi	r24, 0x05	; 5
     636:	80 93 bf 03 	sts	0x03BF, r24
			}
			adcSamplingState = 0;
     63a:	10 92 c0 03 	sts	0x03C0, r1

			if(currentProx==14 && measBattery==1) {
     63e:	20 91 2a 03 	lds	r18, 0x032A
     642:	2e 30       	cpi	r18, 0x0E	; 14
     644:	41 f4       	brne	.+16     	; 0x656 <__vector_29+0x404>
     646:	80 91 c5 03 	lds	r24, 0x03C5
     64a:	81 30       	cpi	r24, 0x01	; 1
     64c:	21 f4       	brne	.+8      	; 0x656 <__vector_29+0x404>
				measBattery=2;
     64e:	82 e0       	ldi	r24, 0x02	; 2
     650:	80 93 c5 03 	sts	0x03C5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     654:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     656:	42 2f       	mov	r20, r18
     658:	50 e0       	ldi	r21, 0x00	; 0
     65a:	20 ff       	sbrs	r18, 0
     65c:	31 c0       	rjmp	.+98     	; 0x6c0 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     65e:	20 31       	cpi	r18, 0x10	; 16
     660:	50 f4       	brcc	.+20     	; 0x676 <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     662:	26 95       	lsr	r18
     664:	81 e0       	ldi	r24, 0x01	; 1
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	02 c0       	rjmp	.+4      	; 0x66e <__vector_29+0x41c>
     66a:	88 0f       	add	r24, r24
     66c:	99 1f       	adc	r25, r25
     66e:	2a 95       	dec	r18
     670:	e2 f7       	brpl	.-8      	; 0x66a <__vector_29+0x418>
     672:	82 b9       	out	0x02, r24	; 2
     674:	25 c0       	rjmp	.+74     	; 0x6c0 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     676:	80 91 3d 05 	lds	r24, 0x053D
     67a:	88 23       	and	r24, r24
     67c:	61 f4       	brne	.+24     	; 0x696 <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     67e:	40 51       	subi	r20, 0x10	; 16
     680:	50 40       	sbci	r21, 0x00	; 0
     682:	55 95       	asr	r21
     684:	47 95       	ror	r20
     686:	81 e0       	ldi	r24, 0x01	; 1
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	02 c0       	rjmp	.+4      	; 0x690 <__vector_29+0x43e>
     68c:	88 0f       	add	r24, r24
     68e:	99 1f       	adc	r25, r25
     690:	4a 95       	dec	r20
     692:	e2 f7       	brpl	.-8      	; 0x68c <__vector_29+0x43a>
     694:	13 c0       	rjmp	.+38     	; 0x6bc <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     696:	81 30       	cpi	r24, 0x01	; 1
     698:	11 f0       	breq	.+4      	; 0x69e <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     69a:	82 30       	cpi	r24, 0x02	; 2
     69c:	89 f4       	brne	.+34     	; 0x6c0 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     69e:	20 91 05 01 	lds	r18, 0x0105
     6a2:	40 51       	subi	r20, 0x10	; 16
     6a4:	50 40       	sbci	r21, 0x00	; 0
     6a6:	55 95       	asr	r21
     6a8:	47 95       	ror	r20
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	02 c0       	rjmp	.+4      	; 0x6b4 <__vector_29+0x462>
     6b0:	88 0f       	add	r24, r24
     6b2:	99 1f       	adc	r25, r25
     6b4:	4a 95       	dec	r20
     6b6:	e2 f7       	brpl	.-8      	; 0x6b0 <__vector_29+0x45e>
     6b8:	80 95       	com	r24
     6ba:	82 23       	and	r24, r18
     6bc:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     6c0:	80 91 29 03 	lds	r24, 0x0329
     6c4:	88 30       	cpi	r24, 0x08	; 8
     6c6:	48 f4       	brcc	.+18     	; 0x6da <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     6c8:	80 91 7b 00 	lds	r24, 0x007B
     6cc:	87 7f       	andi	r24, 0xF7	; 247
     6ce:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     6d2:	80 91 29 03 	lds	r24, 0x0329
     6d6:	80 5c       	subi	r24, 0xC0	; 192
     6d8:	08 c0       	rjmp	.+16     	; 0x6ea <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     6da:	80 91 7b 00 	lds	r24, 0x007B
     6de:	88 60       	ori	r24, 0x08	; 8
     6e0:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     6e4:	80 91 29 03 	lds	r24, 0x0329
     6e8:	88 5c       	subi	r24, 0xC8	; 200
     6ea:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     6ee:	80 91 c0 03 	lds	r24, 0x03C0
     6f2:	82 30       	cpi	r24, 0x02	; 2
     6f4:	81 f4       	brne	.+32     	; 0x716 <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     6f6:	80 91 3d 05 	lds	r24, 0x053D
     6fa:	88 23       	and	r24, r24
     6fc:	21 f4       	brne	.+8      	; 0x706 <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     6fe:	80 91 05 01 	lds	r24, 0x0105
     702:	80 7f       	andi	r24, 0xF0	; 240
     704:	05 c0       	rjmp	.+10     	; 0x710 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     706:	81 30       	cpi	r24, 0x01	; 1
     708:	11 f0       	breq	.+4      	; 0x70e <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     70a:	82 30       	cpi	r24, 0x02	; 2
     70c:	21 f4       	brne	.+8      	; 0x716 <__vector_29+0x4c4>
			PORTJ = 0xFF;
     70e:	8f ef       	ldi	r24, 0xFF	; 255
     710:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     714:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     716:	ff 91       	pop	r31
     718:	ef 91       	pop	r30
     71a:	bf 91       	pop	r27
     71c:	af 91       	pop	r26
     71e:	9f 91       	pop	r25
     720:	8f 91       	pop	r24
     722:	7f 91       	pop	r23
     724:	6f 91       	pop	r22
     726:	5f 91       	pop	r21
     728:	4f 91       	pop	r20
     72a:	3f 91       	pop	r19
     72c:	2f 91       	pop	r18
     72e:	1f 91       	pop	r17
     730:	0f 90       	pop	r0
     732:	0b be       	out	0x3b, r0	; 59
     734:	0f 90       	pop	r0
     736:	0f be       	out	0x3f, r0	; 63
     738:	0f 90       	pop	r0
     73a:	1f 90       	pop	r1
     73c:	18 95       	reti

0000073e <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     73e:	80 91 6f 03 	lds	r24, 0x036F
     742:	90 91 70 03 	lds	r25, 0x0370
     746:	84 5a       	subi	r24, 0xA4	; 164
     748:	91 40       	sbci	r25, 0x01	; 1
     74a:	b4 f0       	brlt	.+44     	; 0x778 <cliffDetected+0x3a>
     74c:	80 91 71 03 	lds	r24, 0x0371
     750:	90 91 72 03 	lds	r25, 0x0372
     754:	84 5a       	subi	r24, 0xA4	; 164
     756:	91 40       	sbci	r25, 0x01	; 1
     758:	7c f0       	brlt	.+30     	; 0x778 <cliffDetected+0x3a>
     75a:	80 91 73 03 	lds	r24, 0x0373
     75e:	90 91 74 03 	lds	r25, 0x0374
     762:	84 5a       	subi	r24, 0xA4	; 164
     764:	91 40       	sbci	r25, 0x01	; 1
     766:	44 f0       	brlt	.+16     	; 0x778 <cliffDetected+0x3a>
     768:	20 e0       	ldi	r18, 0x00	; 0
     76a:	80 91 75 03 	lds	r24, 0x0375
     76e:	90 91 76 03 	lds	r25, 0x0376
     772:	84 5a       	subi	r24, 0xA4	; 164
     774:	91 40       	sbci	r25, 0x01	; 1
     776:	0c f4       	brge	.+2      	; 0x77a <cliffDetected+0x3c>
     778:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     77a:	82 2f       	mov	r24, r18
     77c:	08 95       	ret

0000077e <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     77e:	81 e0       	ldi	r24, 0x01	; 1
     780:	80 93 3e 05 	sts	0x053E, r24
}
     784:	08 95       	ret

00000786 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     786:	10 92 3e 05 	sts	0x053E, r1
}
     78a:	08 95       	ret

0000078c <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	80 93 3f 05 	sts	0x053F, r24
}
     792:	08 95       	ret

00000794 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     794:	10 92 3f 05 	sts	0x053F, r1
}
     798:	08 95       	ret

0000079a <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     79a:	2f 92       	push	r2
     79c:	3f 92       	push	r3
     79e:	4f 92       	push	r4
     7a0:	5f 92       	push	r5
     7a2:	6f 92       	push	r6
     7a4:	7f 92       	push	r7
     7a6:	8f 92       	push	r8
     7a8:	9f 92       	push	r9
     7aa:	af 92       	push	r10
     7ac:	bf 92       	push	r11
     7ae:	cf 92       	push	r12
     7b0:	df 92       	push	r13
     7b2:	ef 92       	push	r14
     7b4:	ff 92       	push	r15
     7b6:	0f 93       	push	r16
     7b8:	1f 93       	push	r17
     7ba:	df 93       	push	r29
     7bc:	cf 93       	push	r28
     7be:	cd b7       	in	r28, 0x3d	; 61
     7c0:	de b7       	in	r29, 0x3e	; 62
     7c2:	2a 97       	sbiw	r28, 0x0a	; 10
     7c4:	0f b6       	in	r0, 0x3f	; 63
     7c6:	f8 94       	cli
     7c8:	de bf       	out	0x3e, r29	; 62
     7ca:	0f be       	out	0x3f, r0	; 63
     7cc:	cd bf       	out	0x3d, r28	; 61
     7ce:	98 87       	std	Y+8, r25	; 0x08
     7d0:	8f 83       	std	Y+7, r24	; 0x07
     7d2:	7a 87       	std	Y+10, r23	; 0x0a
     7d4:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     7d6:	dc 01       	movw	r26, r24
     7d8:	0d 90       	ld	r0, X+
     7da:	bc 91       	ld	r27, X
     7dc:	a0 2d       	mov	r26, r0
     7de:	bc 83       	std	Y+4, r27	; 0x04
     7e0:	ab 83       	std	Y+3, r26	; 0x03
     7e2:	fb 01       	movw	r30, r22
     7e4:	01 90       	ld	r0, Z+
     7e6:	f0 81       	ld	r31, Z
     7e8:	e0 2d       	mov	r30, r0
     7ea:	fa 83       	std	Y+2, r31	; 0x02
     7ec:	e9 83       	std	Y+1, r30	; 0x01
     7ee:	e7 ec       	ldi	r30, 0xC7	; 199
     7f0:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     7f2:	80 81       	ld	r24, Z
     7f4:	91 81       	ldd	r25, Z+1	; 0x01
     7f6:	05 97       	sbiw	r24, 0x05	; 5
     7f8:	14 f4       	brge	.+4      	; 0x7fe <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     7fa:	11 82       	std	Z+1, r1	; 0x01
     7fc:	10 82       	st	Z, r1
     7fe:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     800:	23 e0       	ldi	r18, 0x03	; 3
     802:	e7 3d       	cpi	r30, 0xD7	; 215
     804:	f2 07       	cpc	r31, r18
     806:	a9 f7       	brne	.-22     	; 0x7f2 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     808:	a0 90 c7 03 	lds	r10, 0x03C7
     80c:	b0 90 c8 03 	lds	r11, 0x03C8
     810:	b0 94       	com	r11
     812:	a1 94       	neg	r10
     814:	b1 08       	sbc	r11, r1
     816:	b3 94       	inc	r11
     818:	52 ef       	ldi	r21, 0xF2	; 242
     81a:	65 2e       	mov	r6, r21
     81c:	5f ef       	ldi	r21, 0xFF	; 255
     81e:	75 2e       	mov	r7, r21
     820:	6e 0e       	add	r6, r30
     822:	7f 1e       	adc	r7, r31
     824:	d3 01       	movw	r26, r6
     826:	8d 90       	ld	r8, X+
     828:	9c 90       	ld	r9, X
     82a:	95 94       	asr	r9
     82c:	87 94       	ror	r8
     82e:	ad ec       	ldi	r26, 0xCD	; 205
     830:	b3 e0       	ldi	r27, 0x03	; 3
     832:	cd 90       	ld	r12, X+
     834:	dc 90       	ld	r13, X
     836:	d5 94       	asr	r13
     838:	c7 94       	ror	r12
     83a:	20 91 cf 03 	lds	r18, 0x03CF
     83e:	30 91 d0 03 	lds	r19, 0x03D0
     842:	3e 83       	std	Y+6, r19	; 0x06
     844:	2d 83       	std	Y+5, r18	; 0x05
     846:	2a ef       	ldi	r18, 0xFA	; 250
     848:	22 2e       	mov	r2, r18
     84a:	2f ef       	ldi	r18, 0xFF	; 255
     84c:	32 2e       	mov	r3, r18
     84e:	2e 0e       	add	r2, r30
     850:	3f 1e       	adc	r3, r31
     852:	d1 01       	movw	r26, r2
     854:	ed 90       	ld	r14, X+
     856:	fc 90       	ld	r15, X
     858:	f5 94       	asr	r15
     85a:	e7 94       	ror	r14
     85c:	12 91       	ld	r17, -Z
     85e:	02 91       	ld	r16, -Z
     860:	2f 01       	movw	r4, r30
     862:	15 95       	asr	r17
     864:	07 95       	ror	r16
     866:	0e 94 ba 21 	call	0x4374	; 0x4374 <rand>
     86a:	2d 81       	ldd	r18, Y+5	; 0x05
     86c:	3e 81       	ldd	r19, Y+6	; 0x06
     86e:	2e 51       	subi	r18, 0x1E	; 30
     870:	30 40       	sbci	r19, 0x00	; 0
     872:	2a 0d       	add	r18, r10
     874:	3b 1d       	adc	r19, r11
     876:	2c 0d       	add	r18, r12
     878:	3d 1d       	adc	r19, r13
     87a:	2e 0d       	add	r18, r14
     87c:	3f 1d       	adc	r19, r15
     87e:	20 1b       	sub	r18, r16
     880:	31 0b       	sbc	r19, r17
     882:	28 19       	sub	r18, r8
     884:	39 09       	sbc	r19, r9
     886:	6c e3       	ldi	r22, 0x3C	; 60
     888:	70 e0       	ldi	r23, 0x00	; 0
     88a:	0e 94 15 21 	call	0x422a	; 0x422a <__divmodhi4>
     88e:	28 0f       	add	r18, r24
     890:	39 1f       	adc	r19, r25
     892:	3e 83       	std	Y+6, r19	; 0x06
     894:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     896:	d3 01       	movw	r26, r6
     898:	6d 90       	ld	r6, X+
     89a:	7c 90       	ld	r7, X
     89c:	75 94       	asr	r7
     89e:	67 94       	ror	r6
     8a0:	c0 90 cb 03 	lds	r12, 0x03CB
     8a4:	d0 90 cc 03 	lds	r13, 0x03CC
     8a8:	d5 94       	asr	r13
     8aa:	c7 94       	ror	r12
     8ac:	d5 94       	asr	r13
     8ae:	c7 94       	ror	r12
     8b0:	ed ec       	ldi	r30, 0xCD	; 205
     8b2:	f3 e0       	ldi	r31, 0x03	; 3
     8b4:	a0 80       	ld	r10, Z
     8b6:	b1 80       	ldd	r11, Z+1	; 0x01
     8b8:	b5 94       	asr	r11
     8ba:	a7 94       	ror	r10
     8bc:	d1 01       	movw	r26, r2
     8be:	8d 90       	ld	r8, X+
     8c0:	9c 90       	ld	r9, X
     8c2:	95 94       	asr	r9
     8c4:	87 94       	ror	r8
     8c6:	00 91 d3 03 	lds	r16, 0x03D3
     8ca:	10 91 d4 03 	lds	r17, 0x03D4
     8ce:	15 95       	asr	r17
     8d0:	07 95       	ror	r16
     8d2:	15 95       	asr	r17
     8d4:	07 95       	ror	r16
     8d6:	f2 01       	movw	r30, r4
     8d8:	e0 80       	ld	r14, Z
     8da:	f1 80       	ldd	r15, Z+1	; 0x01
     8dc:	f5 94       	asr	r15
     8de:	e7 94       	ror	r14
     8e0:	0e 94 ba 21 	call	0x4374	; 0x4374 <rand>
     8e4:	c6 0c       	add	r12, r6
     8e6:	d7 1c       	adc	r13, r7
     8e8:	22 ee       	ldi	r18, 0xE2	; 226
     8ea:	3f ef       	ldi	r19, 0xFF	; 255
     8ec:	c2 0e       	add	r12, r18
     8ee:	d3 1e       	adc	r13, r19
     8f0:	ca 0c       	add	r12, r10
     8f2:	db 1c       	adc	r13, r11
     8f4:	c0 1a       	sub	r12, r16
     8f6:	d1 0a       	sbc	r13, r17
     8f8:	c8 18       	sub	r12, r8
     8fa:	d9 08       	sbc	r13, r9
     8fc:	ce 18       	sub	r12, r14
     8fe:	df 08       	sbc	r13, r15
     900:	6c e3       	ldi	r22, 0x3C	; 60
     902:	70 e0       	ldi	r23, 0x00	; 0
     904:	0e 94 15 21 	call	0x422a	; 0x422a <__divmodhi4>
     908:	c8 0e       	add	r12, r24
     90a:	d9 1e       	adc	r13, r25
     90c:	8d 81       	ldd	r24, Y+5	; 0x05
     90e:	9e 81       	ldd	r25, Y+6	; 0x06
     910:	9c 01       	movw	r18, r24
     912:	44 27       	eor	r20, r20
     914:	37 fd       	sbrc	r19, 7
     916:	40 95       	com	r20
     918:	54 2f       	mov	r21, r20
     91a:	b6 01       	movw	r22, r12
     91c:	88 27       	eor	r24, r24
     91e:	77 fd       	sbrc	r23, 7
     920:	80 95       	com	r24
     922:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     924:	ab 81       	ldd	r26, Y+3	; 0x03
     926:	bc 81       	ldd	r27, Y+4	; 0x04
     928:	b7 fd       	sbrc	r27, 7
     92a:	1b c0       	rjmp	.+54     	; 0x962 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     92c:	7d 01       	movw	r14, r26
     92e:	00 27       	eor	r16, r16
     930:	f7 fc       	sbrc	r15, 7
     932:	00 95       	com	r16
     934:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     936:	26 1b       	sub	r18, r22
     938:	37 0b       	sbc	r19, r23
     93a:	48 0b       	sbc	r20, r24
     93c:	59 0b       	sbc	r21, r25
     93e:	ca 01       	movw	r24, r20
     940:	b9 01       	movw	r22, r18
     942:	a8 01       	movw	r20, r16
     944:	97 01       	movw	r18, r14
     946:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
     94a:	57 e0       	ldi	r21, 0x07	; 7
     94c:	95 95       	asr	r25
     94e:	87 95       	ror	r24
     950:	77 95       	ror	r23
     952:	67 95       	ror	r22
     954:	5a 95       	dec	r21
     956:	d1 f7       	brne	.-12     	; 0x94c <obstacleAvoidance+0x1b2>
     958:	e6 0e       	add	r14, r22
     95a:	f7 1e       	adc	r15, r23
     95c:	08 1f       	adc	r16, r24
     95e:	19 1f       	adc	r17, r25
     960:	1a c0       	rjmp	.+52     	; 0x996 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     962:	a9 81       	ldd	r26, Y+1	; 0x01
     964:	ba 81       	ldd	r27, Y+2	; 0x02
     966:	7d 01       	movw	r14, r26
     968:	00 27       	eor	r16, r16
     96a:	f7 fc       	sbrc	r15, 7
     96c:	00 95       	com	r16
     96e:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     970:	62 0f       	add	r22, r18
     972:	73 1f       	adc	r23, r19
     974:	84 1f       	adc	r24, r20
     976:	95 1f       	adc	r25, r21
     978:	a8 01       	movw	r20, r16
     97a:	97 01       	movw	r18, r14
     97c:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
     980:	47 e0       	ldi	r20, 0x07	; 7
     982:	95 95       	asr	r25
     984:	87 95       	ror	r24
     986:	77 95       	ror	r23
     988:	67 95       	ror	r22
     98a:	4a 95       	dec	r20
     98c:	d1 f7       	brne	.-12     	; 0x982 <obstacleAvoidance+0x1e8>
     98e:	e6 1a       	sub	r14, r22
     990:	f7 0a       	sbc	r15, r23
     992:	08 0b       	sbc	r16, r24
     994:	19 0b       	sbc	r17, r25
     996:	ef 81       	ldd	r30, Y+7	; 0x07
     998:	f8 85       	ldd	r31, Y+8	; 0x08
     99a:	f1 82       	std	Z+1, r15	; 0x01
     99c:	e0 82       	st	Z, r14
     99e:	8d 81       	ldd	r24, Y+5	; 0x05
     9a0:	9e 81       	ldd	r25, Y+6	; 0x06
     9a2:	9c 01       	movw	r18, r24
     9a4:	44 27       	eor	r20, r20
     9a6:	37 fd       	sbrc	r19, 7
     9a8:	40 95       	com	r20
     9aa:	54 2f       	mov	r21, r20
     9ac:	b6 01       	movw	r22, r12
     9ae:	88 27       	eor	r24, r24
     9b0:	77 fd       	sbrc	r23, 7
     9b2:	80 95       	com	r24
     9b4:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     9b6:	a9 81       	ldd	r26, Y+1	; 0x01
     9b8:	ba 81       	ldd	r27, Y+2	; 0x02
     9ba:	b7 fd       	sbrc	r27, 7
     9bc:	19 c0       	rjmp	.+50     	; 0x9f0 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9be:	7d 01       	movw	r14, r26
     9c0:	00 27       	eor	r16, r16
     9c2:	f7 fc       	sbrc	r15, 7
     9c4:	00 95       	com	r16
     9c6:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9c8:	62 0f       	add	r22, r18
     9ca:	73 1f       	adc	r23, r19
     9cc:	84 1f       	adc	r24, r20
     9ce:	95 1f       	adc	r25, r21
     9d0:	a8 01       	movw	r20, r16
     9d2:	97 01       	movw	r18, r14
     9d4:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
     9d8:	37 e0       	ldi	r19, 0x07	; 7
     9da:	95 95       	asr	r25
     9dc:	87 95       	ror	r24
     9de:	77 95       	ror	r23
     9e0:	67 95       	ror	r22
     9e2:	3a 95       	dec	r19
     9e4:	d1 f7       	brne	.-12     	; 0x9da <obstacleAvoidance+0x240>
     9e6:	e6 0e       	add	r14, r22
     9e8:	f7 1e       	adc	r15, r23
     9ea:	08 1f       	adc	r16, r24
     9ec:	19 1f       	adc	r17, r25
     9ee:	1c c0       	rjmp	.+56     	; 0xa28 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9f0:	ab 81       	ldd	r26, Y+3	; 0x03
     9f2:	bc 81       	ldd	r27, Y+4	; 0x04
     9f4:	7d 01       	movw	r14, r26
     9f6:	00 27       	eor	r16, r16
     9f8:	f7 fc       	sbrc	r15, 7
     9fa:	00 95       	com	r16
     9fc:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     9fe:	26 1b       	sub	r18, r22
     a00:	37 0b       	sbc	r19, r23
     a02:	48 0b       	sbc	r20, r24
     a04:	59 0b       	sbc	r21, r25
     a06:	ca 01       	movw	r24, r20
     a08:	b9 01       	movw	r22, r18
     a0a:	a8 01       	movw	r20, r16
     a0c:	97 01       	movw	r18, r14
     a0e:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
     a12:	27 e0       	ldi	r18, 0x07	; 7
     a14:	95 95       	asr	r25
     a16:	87 95       	ror	r24
     a18:	77 95       	ror	r23
     a1a:	67 95       	ror	r22
     a1c:	2a 95       	dec	r18
     a1e:	d1 f7       	brne	.-12     	; 0xa14 <obstacleAvoidance+0x27a>
     a20:	e6 1a       	sub	r14, r22
     a22:	f7 0a       	sbc	r15, r23
     a24:	08 0b       	sbc	r16, r24
     a26:	19 0b       	sbc	r17, r25
     a28:	e9 85       	ldd	r30, Y+9	; 0x09
     a2a:	fa 85       	ldd	r31, Y+10	; 0x0a
     a2c:	f1 82       	std	Z+1, r15	; 0x01
     a2e:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     a30:	a9 85       	ldd	r26, Y+9	; 0x09
     a32:	ba 85       	ldd	r27, Y+10	; 0x0a
     a34:	8d 91       	ld	r24, X+
     a36:	9c 91       	ld	r25, X
     a38:	81 50       	subi	r24, 0x01	; 1
     a3a:	92 40       	sbci	r25, 0x02	; 2
     a3c:	34 f0       	brlt	.+12     	; 0xa4a <obstacleAvoidance+0x2b0>
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	92 e0       	ldi	r25, 0x02	; 2
     a42:	e9 85       	ldd	r30, Y+9	; 0x09
     a44:	fa 85       	ldd	r31, Y+10	; 0x0a
     a46:	91 83       	std	Z+1, r25	; 0x01
     a48:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     a4a:	af 81       	ldd	r26, Y+7	; 0x07
     a4c:	b8 85       	ldd	r27, Y+8	; 0x08
     a4e:	8d 91       	ld	r24, X+
     a50:	9c 91       	ld	r25, X
     a52:	81 50       	subi	r24, 0x01	; 1
     a54:	92 40       	sbci	r25, 0x02	; 2
     a56:	34 f0       	brlt	.+12     	; 0xa64 <obstacleAvoidance+0x2ca>
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	92 e0       	ldi	r25, 0x02	; 2
     a5c:	ef 81       	ldd	r30, Y+7	; 0x07
     a5e:	f8 85       	ldd	r31, Y+8	; 0x08
     a60:	91 83       	std	Z+1, r25	; 0x01
     a62:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     a64:	a9 85       	ldd	r26, Y+9	; 0x09
     a66:	ba 85       	ldd	r27, Y+10	; 0x0a
     a68:	8d 91       	ld	r24, X+
     a6a:	9c 91       	ld	r25, X
     a6c:	80 50       	subi	r24, 0x00	; 0
     a6e:	9e 4f       	sbci	r25, 0xFE	; 254
     a70:	34 f4       	brge	.+12     	; 0xa7e <obstacleAvoidance+0x2e4>
     a72:	80 e0       	ldi	r24, 0x00	; 0
     a74:	9e ef       	ldi	r25, 0xFE	; 254
     a76:	e9 85       	ldd	r30, Y+9	; 0x09
     a78:	fa 85       	ldd	r31, Y+10	; 0x0a
     a7a:	91 83       	std	Z+1, r25	; 0x01
     a7c:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     a7e:	af 81       	ldd	r26, Y+7	; 0x07
     a80:	b8 85       	ldd	r27, Y+8	; 0x08
     a82:	8d 91       	ld	r24, X+
     a84:	9c 91       	ld	r25, X
     a86:	80 50       	subi	r24, 0x00	; 0
     a88:	9e 4f       	sbci	r25, 0xFE	; 254
     a8a:	34 f4       	brge	.+12     	; 0xa98 <obstacleAvoidance+0x2fe>
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	9e ef       	ldi	r25, 0xFE	; 254
     a90:	ef 81       	ldd	r30, Y+7	; 0x07
     a92:	f8 85       	ldd	r31, Y+8	; 0x08
     a94:	91 83       	std	Z+1, r25	; 0x01
     a96:	80 83       	st	Z, r24

}
     a98:	2a 96       	adiw	r28, 0x0a	; 10
     a9a:	0f b6       	in	r0, 0x3f	; 63
     a9c:	f8 94       	cli
     a9e:	de bf       	out	0x3e, r29	; 62
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	cd bf       	out	0x3d, r28	; 61
     aa4:	cf 91       	pop	r28
     aa6:	df 91       	pop	r29
     aa8:	1f 91       	pop	r17
     aaa:	0f 91       	pop	r16
     aac:	ff 90       	pop	r15
     aae:	ef 90       	pop	r14
     ab0:	df 90       	pop	r13
     ab2:	cf 90       	pop	r12
     ab4:	bf 90       	pop	r11
     ab6:	af 90       	pop	r10
     ab8:	9f 90       	pop	r9
     aba:	8f 90       	pop	r8
     abc:	7f 90       	pop	r7
     abe:	6f 90       	pop	r6
     ac0:	5f 90       	pop	r5
     ac2:	4f 90       	pop	r4
     ac4:	3f 90       	pop	r3
     ac6:	2f 90       	pop	r2
     ac8:	08 95       	ret

00000aca <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     aca:	80 91 94 00 	lds	r24, 0x0094
     ace:	90 91 95 00 	lds	r25, 0x0095
     ad2:	0e 94 bf 21 	call	0x437e	; 0x437e <srand>

}
     ad6:	08 95       	ret

00000ad8 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     ad8:	cf 93       	push	r28
     ada:	df 93       	push	r29

	PCICR = 0;
     adc:	e8 e6       	ldi	r30, 0x68	; 104
     ade:	f0 e0       	ldi	r31, 0x00	; 0
     ae0:	10 82       	st	Z, r1
	PCMSK1 = 0;
     ae2:	ac e6       	ldi	r26, 0x6C	; 108
     ae4:	b0 e0       	ldi	r27, 0x00	; 0
     ae6:	1c 92       	st	X, r1
	TCCR2A = 0;
     ae8:	20 eb       	ldi	r18, 0xB0	; 176
     aea:	30 e0       	ldi	r19, 0x00	; 0
     aec:	e9 01       	movw	r28, r18
     aee:	18 82       	st	Y, r1
	TCCR2B = 0;
     af0:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     af4:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     af8:	80 81       	ld	r24, Z
     afa:	82 60       	ori	r24, 0x02	; 2
     afc:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     afe:	8c 91       	ld	r24, X
     b00:	80 68       	ori	r24, 0x80	; 128
     b02:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b04:	88 81       	ld	r24, Y
     b06:	82 60       	ori	r24, 0x02	; 2
     b08:	88 83       	st	Y, r24

}
     b0a:	df 91       	pop	r29
     b0c:	cf 91       	pop	r28
     b0e:	08 95       	ret

00000b10 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b10:	1f 92       	push	r1
     b12:	0f 92       	push	r0
     b14:	0f b6       	in	r0, 0x3f	; 63
     b16:	0f 92       	push	r0
     b18:	11 24       	eor	r1, r1
     b1a:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b1c:	80 91 11 02 	lds	r24, 0x0211
     b20:	88 23       	and	r24, r24
     b22:	21 f1       	breq	.+72     	; 0xb6c <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b24:	80 91 03 01 	lds	r24, 0x0103
     b28:	86 fd       	sbrc	r24, 6
     b2a:	20 c0       	rjmp	.+64     	; 0xb6c <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     b2c:	80 91 68 00 	lds	r24, 0x0068
     b30:	8d 7f       	andi	r24, 0xFD	; 253
     b32:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     b36:	80 91 6c 00 	lds	r24, 0x006C
     b3a:	8f 77       	andi	r24, 0x7F	; 127
     b3c:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     b46:	8d e0       	ldi	r24, 0x0D	; 13
     b48:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     b4c:	80 91 b1 00 	lds	r24, 0x00B1
     b50:	86 60       	ori	r24, 0x06	; 6
     b52:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     b56:	80 91 70 00 	lds	r24, 0x0070
     b5a:	82 60       	ori	r24, 0x02	; 2
     b5c:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     b60:	10 92 26 03 	sts	0x0326, r1
     b64:	10 92 27 03 	sts	0x0327, r1
     b68:	10 92 28 03 	sts	0x0328, r1

		}

	}
	
}
     b6c:	8f 91       	pop	r24
     b6e:	0f 90       	pop	r0
     b70:	0f be       	out	0x3f, r0	; 63
     b72:	0f 90       	pop	r0
     b74:	1f 90       	pop	r1
     b76:	18 95       	reti

00000b78 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     b78:	1f 92       	push	r1
     b7a:	0f 92       	push	r0
     b7c:	0f b6       	in	r0, 0x3f	; 63
     b7e:	0f 92       	push	r0
     b80:	11 24       	eor	r1, r1
     b82:	2f 93       	push	r18
     b84:	3f 93       	push	r19
     b86:	4f 93       	push	r20
     b88:	5f 93       	push	r21
     b8a:	8f 93       	push	r24
     b8c:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     b8e:	80 91 b1 00 	lds	r24, 0x00B1
     b92:	88 7f       	andi	r24, 0xF8	; 248
     b94:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     b98:	80 91 12 02 	lds	r24, 0x0212
     b9c:	88 23       	and	r24, r24
     b9e:	c9 f0       	breq	.+50     	; 0xbd2 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     ba0:	80 91 03 01 	lds	r24, 0x0103
     ba4:	86 ff       	sbrs	r24, 6
     ba6:	11 c0       	rjmp	.+34     	; 0xbca <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     ba8:	80 91 68 00 	lds	r24, 0x0068
     bac:	82 60       	ori	r24, 0x02	; 2
     bae:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bb2:	80 91 6c 00 	lds	r24, 0x006C
     bb6:	80 68       	ori	r24, 0x80	; 128
     bb8:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     bbc:	8f ef       	ldi	r24, 0xFF	; 255
     bbe:	9f ef       	ldi	r25, 0xFF	; 255
     bc0:	90 93 02 02 	sts	0x0202, r25
     bc4:	80 93 01 02 	sts	0x0201, r24
     bc8:	c8 c0       	rjmp	.+400    	; 0xd5a <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     bca:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     bce:	83 e3       	ldi	r24, 0x33	; 51
     bd0:	3f c0       	rjmp	.+126    	; 0xc50 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     bd2:	40 91 01 02 	lds	r20, 0x0201
     bd6:	50 91 02 02 	lds	r21, 0x0202
     bda:	2f ef       	ldi	r18, 0xFF	; 255
     bdc:	4f 3f       	cpi	r20, 0xFF	; 255
     bde:	52 07       	cpc	r21, r18
     be0:	39 f5       	brne	.+78     	; 0xc30 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     be2:	80 91 03 01 	lds	r24, 0x0103
     be6:	86 ff       	sbrs	r24, 6
     be8:	0b c0       	rjmp	.+22     	; 0xc00 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     bea:	80 91 68 00 	lds	r24, 0x0068
     bee:	82 60       	ori	r24, 0x02	; 2
     bf0:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     bf4:	80 91 6c 00 	lds	r24, 0x006C
     bf8:	80 68       	ori	r24, 0x80	; 128
     bfa:	80 93 6c 00 	sts	0x006C, r24
     bfe:	ad c0       	rjmp	.+346    	; 0xd5a <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c00:	8c e1       	ldi	r24, 0x1C	; 28
     c02:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c06:	80 91 b1 00 	lds	r24, 0x00B1
     c0a:	86 60       	ori	r24, 0x06	; 6
     c0c:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c10:	80 91 70 00 	lds	r24, 0x0070
     c14:	82 60       	ori	r24, 0x02	; 2
     c16:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c1a:	10 92 26 03 	sts	0x0326, r1
     c1e:	10 92 27 03 	sts	0x0327, r1
     c22:	10 92 28 03 	sts	0x0328, r1
					i=0;
     c26:	10 92 02 02 	sts	0x0202, r1
     c2a:	10 92 01 02 	sts	0x0201, r1
     c2e:	95 c0       	rjmp	.+298    	; 0xd5a <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     c30:	41 30       	cpi	r20, 0x01	; 1
     c32:	51 05       	cpc	r21, r1
     c34:	d1 f4       	brne	.+52     	; 0xc6a <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     c36:	80 91 03 01 	lds	r24, 0x0103
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	80 74       	andi	r24, 0x40	; 64
     c3e:	90 70       	andi	r25, 0x00	; 0
     c40:	26 e0       	ldi	r18, 0x06	; 6
     c42:	95 95       	asr	r25
     c44:	87 95       	ror	r24
     c46:	2a 95       	dec	r18
     c48:	e1 f7       	brne	.-8      	; 0xc42 <__vector_13+0xca>
     c4a:	80 93 28 03 	sts	0x0328, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     c4e:	86 e3       	ldi	r24, 0x36	; 54
     c50:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c54:	80 91 b1 00 	lds	r24, 0x00B1
     c58:	86 60       	ori	r24, 0x06	; 6
     c5a:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     c5e:	80 91 70 00 	lds	r24, 0x0070
     c62:	82 60       	ori	r24, 0x02	; 2
     c64:	80 93 70 00 	sts	0x0070, r24
     c68:	78 c0       	rjmp	.+240    	; 0xd5a <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     c6a:	ca 01       	movw	r24, r20
     c6c:	02 97       	sbiw	r24, 0x02	; 2
     c6e:	05 97       	sbiw	r24, 0x05	; 5
     c70:	30 f5       	brcc	.+76     	; 0xcbe <__vector_13+0x146>
		
				OCR2A = 54;
     c72:	86 e3       	ldi	r24, 0x36	; 54
     c74:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     c78:	80 91 b1 00 	lds	r24, 0x00B1
     c7c:	86 60       	ori	r24, 0x06	; 6
     c7e:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     c82:	80 91 70 00 	lds	r24, 0x0070
     c86:	82 60       	ori	r24, 0x02	; 2
     c88:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     c8c:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     c90:	30 e0       	ldi	r19, 0x00	; 0
     c92:	20 74       	andi	r18, 0x40	; 64
     c94:	30 70       	andi	r19, 0x00	; 0
     c96:	96 e0       	ldi	r25, 0x06	; 6
     c98:	36 95       	lsr	r19
     c9a:	27 95       	ror	r18
     c9c:	9a 95       	dec	r25
     c9e:	e1 f7       	brne	.-8      	; 0xc98 <__vector_13+0x120>
     ca0:	86 e0       	ldi	r24, 0x06	; 6
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	84 1b       	sub	r24, r20
     ca6:	95 0b       	sbc	r25, r21
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <__vector_13+0x136>
     caa:	22 0f       	add	r18, r18
     cac:	33 1f       	adc	r19, r19
     cae:	8a 95       	dec	r24
     cb0:	e2 f7       	brpl	.-8      	; 0xcaa <__vector_13+0x132>
				address_temp += temp;
     cb2:	80 91 27 03 	lds	r24, 0x0327
     cb6:	82 0f       	add	r24, r18
     cb8:	80 93 27 03 	sts	0x0327, r24
     cbc:	4e c0       	rjmp	.+156    	; 0xd5a <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     cbe:	ca 01       	movw	r24, r20
     cc0:	07 97       	sbiw	r24, 0x07	; 7
     cc2:	06 97       	sbiw	r24, 0x06	; 6
     cc4:	30 f5       	brcc	.+76     	; 0xd12 <__vector_13+0x19a>

				OCR2A = 54;
     cc6:	86 e3       	ldi	r24, 0x36	; 54
     cc8:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     ccc:	80 91 b1 00 	lds	r24, 0x00B1
     cd0:	86 60       	ori	r24, 0x06	; 6
     cd2:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cd6:	80 91 70 00 	lds	r24, 0x0070
     cda:	82 60       	ori	r24, 0x02	; 2
     cdc:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     ce0:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     ce4:	30 e0       	ldi	r19, 0x00	; 0
     ce6:	20 74       	andi	r18, 0x40	; 64
     ce8:	30 70       	andi	r19, 0x00	; 0
     cea:	86 e0       	ldi	r24, 0x06	; 6
     cec:	36 95       	lsr	r19
     cee:	27 95       	ror	r18
     cf0:	8a 95       	dec	r24
     cf2:	e1 f7       	brne	.-8      	; 0xcec <__vector_13+0x174>
     cf4:	8c e0       	ldi	r24, 0x0C	; 12
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	84 1b       	sub	r24, r20
     cfa:	95 0b       	sbc	r25, r21
     cfc:	02 c0       	rjmp	.+4      	; 0xd02 <__vector_13+0x18a>
     cfe:	22 0f       	add	r18, r18
     d00:	33 1f       	adc	r19, r19
     d02:	8a 95       	dec	r24
     d04:	e2 f7       	brpl	.-8      	; 0xcfe <__vector_13+0x186>
				data_temp += temp;
     d06:	80 91 26 03 	lds	r24, 0x0326
     d0a:	82 0f       	add	r24, r18
     d0c:	80 93 26 03 	sts	0x0326, r24
     d10:	24 c0       	rjmp	.+72     	; 0xd5a <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d12:	4d 30       	cpi	r20, 0x0D	; 13
     d14:	51 05       	cpc	r21, r1
     d16:	09 f5       	brne	.+66     	; 0xd5a <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d18:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d1c:	80 91 68 00 	lds	r24, 0x0068
     d20:	82 60       	ori	r24, 0x02	; 2
     d22:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d26:	80 91 6c 00 	lds	r24, 0x006C
     d2a:	80 68       	ori	r24, 0x80	; 128
     d2c:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     d30:	8f ef       	ldi	r24, 0xFF	; 255
     d32:	9f ef       	ldi	r25, 0xFF	; 255
     d34:	90 93 02 02 	sts	0x0202, r25
     d38:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     d3c:	80 91 28 03 	lds	r24, 0x0328
     d40:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     d44:	80 91 27 03 	lds	r24, 0x0327
     d48:	80 93 24 03 	sts	0x0324, r24
				data_ir = data_temp;
     d4c:	80 91 26 03 	lds	r24, 0x0326
     d50:	80 93 25 03 	sts	0x0325, r24
				command_received=1;
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	80 93 17 05 	sts	0x0517, r24

			} 

		}
	
		if(i!=-1) {
     d5a:	80 91 01 02 	lds	r24, 0x0201
     d5e:	90 91 02 02 	lds	r25, 0x0202
     d62:	2f ef       	ldi	r18, 0xFF	; 255
     d64:	8f 3f       	cpi	r24, 0xFF	; 255
     d66:	92 07       	cpc	r25, r18
     d68:	29 f0       	breq	.+10     	; 0xd74 <__vector_13+0x1fc>

			i++;
     d6a:	01 96       	adiw	r24, 0x01	; 1
     d6c:	90 93 02 02 	sts	0x0202, r25
     d70:	80 93 01 02 	sts	0x0201, r24

		}

}
     d74:	9f 91       	pop	r25
     d76:	8f 91       	pop	r24
     d78:	5f 91       	pop	r21
     d7a:	4f 91       	pop	r20
     d7c:	3f 91       	pop	r19
     d7e:	2f 91       	pop	r18
     d80:	0f 90       	pop	r0
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	0f 90       	pop	r0
     d86:	1f 90       	pop	r1
     d88:	18 95       	reti

00000d8a <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     d8a:	80 91 00 02 	lds	r24, 0x0200
     d8e:	08 95       	ret

00000d90 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     d90:	80 91 24 03 	lds	r24, 0x0324
     d94:	08 95       	ret

00000d96 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     d96:	80 91 25 03 	lds	r24, 0x0325
     d9a:	08 95       	ret

00000d9c <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     d9c:	80 91 11 02 	lds	r24, 0x0211
     da0:	88 23       	and	r24, r24
     da2:	09 f4       	brne	.+2      	; 0xda6 <handleIRRemoteCommands+0xa>
     da4:	ae c1       	rjmp	.+860    	; 0x1102 <handleIRRemoteCommands+0x366>

		if(command_received) {
     da6:	80 91 17 05 	lds	r24, 0x0517
     daa:	88 23       	and	r24, r24
     dac:	09 f4       	brne	.+2      	; 0xdb0 <handleIRRemoteCommands+0x14>
     dae:	a9 c1       	rjmp	.+850    	; 0x1102 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     db0:	80 91 25 03 	lds	r24, 0x0325

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     db4:	80 93 16 05 	sts	0x0516, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     db8:	10 92 17 05 	sts	0x0517, r1

			switch(irCommand) {
     dbc:	e8 2f       	mov	r30, r24
     dbe:	f0 e0       	ldi	r31, 0x00	; 0
     dc0:	e5 33       	cpi	r30, 0x35	; 53
     dc2:	f1 05       	cpc	r31, r1
     dc4:	08 f0       	brcs	.+2      	; 0xdc8 <handleIRRemoteCommands+0x2c>
     dc6:	67 c1       	rjmp	.+718    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     dc8:	ee 58       	subi	r30, 0x8E	; 142
     dca:	ff 4f       	sbci	r31, 0xFF	; 255
     dcc:	ee 0f       	add	r30, r30
     dce:	ff 1f       	adc	r31, r31
     dd0:	05 90       	lpm	r0, Z+
     dd2:	f4 91       	lpm	r31, Z+
     dd4:	e0 2d       	mov	r30, r0
     dd6:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     dd8:	10 92 f8 03 	sts	0x03F8, r1
     ddc:	10 92 f7 03 	sts	0x03F7, r1
					pwm_left_desired = 0;
     de0:	10 92 fa 03 	sts	0x03FA, r1
     de4:	10 92 f9 03 	sts	0x03F9, r1
     de8:	56 c1       	rjmp	.+684    	; 0x1096 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     dea:	20 91 f7 03 	lds	r18, 0x03F7
     dee:	30 91 f8 03 	lds	r19, 0x03F8
     df2:	80 91 f9 03 	lds	r24, 0x03F9
     df6:	90 91 fa 03 	lds	r25, 0x03FA
     dfa:	82 17       	cp	r24, r18
     dfc:	93 07       	cpc	r25, r19
     dfe:	2c f4       	brge	.+10     	; 0xe0a <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e00:	30 93 fa 03 	sts	0x03FA, r19
     e04:	20 93 f9 03 	sts	0x03F9, r18
     e08:	04 c0       	rjmp	.+8      	; 0xe12 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e0a:	90 93 f8 03 	sts	0x03F8, r25
     e0e:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e12:	80 91 f7 03 	lds	r24, 0x03F7
     e16:	90 91 f8 03 	lds	r25, 0x03F8
     e1a:	4e 96       	adiw	r24, 0x1e	; 30
     e1c:	90 93 f8 03 	sts	0x03F8, r25
     e20:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     e24:	20 91 f9 03 	lds	r18, 0x03F9
     e28:	30 91 fa 03 	lds	r19, 0x03FA
     e2c:	22 5e       	subi	r18, 0xE2	; 226
     e2e:	3f 4f       	sbci	r19, 0xFF	; 255
     e30:	30 93 fa 03 	sts	0x03FA, r19
     e34:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     e38:	81 50       	subi	r24, 0x01	; 1
     e3a:	92 40       	sbci	r25, 0x02	; 2
     e3c:	0c f4       	brge	.+2      	; 0xe40 <handleIRRemoteCommands+0xa4>
     e3e:	5e c0       	rjmp	.+188    	; 0xefc <handleIRRemoteCommands+0x160>
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	92 e0       	ldi	r25, 0x02	; 2
     e44:	57 c0       	rjmp	.+174    	; 0xef4 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     e46:	20 91 f7 03 	lds	r18, 0x03F7
     e4a:	30 91 f8 03 	lds	r19, 0x03F8
     e4e:	80 91 f5 03 	lds	r24, 0x03F5
     e52:	90 91 f6 03 	lds	r25, 0x03F6
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	2c f4       	brge	.+10     	; 0xe66 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     e5c:	30 93 fa 03 	sts	0x03FA, r19
     e60:	20 93 f9 03 	sts	0x03F9, r18
     e64:	08 c0       	rjmp	.+16     	; 0xe76 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     e66:	80 91 f9 03 	lds	r24, 0x03F9
     e6a:	90 91 fa 03 	lds	r25, 0x03FA
     e6e:	90 93 f8 03 	sts	0x03F8, r25
     e72:	80 93 f7 03 	sts	0x03F7, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     e76:	80 91 f7 03 	lds	r24, 0x03F7
     e7a:	90 91 f8 03 	lds	r25, 0x03F8
     e7e:	4e 97       	sbiw	r24, 0x1e	; 30
     e80:	90 93 f8 03 	sts	0x03F8, r25
     e84:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     e88:	20 91 f9 03 	lds	r18, 0x03F9
     e8c:	30 91 fa 03 	lds	r19, 0x03FA
     e90:	2e 51       	subi	r18, 0x1E	; 30
     e92:	30 40       	sbci	r19, 0x00	; 0
     e94:	30 93 fa 03 	sts	0x03FA, r19
     e98:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     e9c:	80 50       	subi	r24, 0x00	; 0
     e9e:	9e 4f       	sbci	r25, 0xFE	; 254
     ea0:	34 f4       	brge	.+12     	; 0xeae <handleIRRemoteCommands+0x112>
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	9e ef       	ldi	r25, 0xFE	; 254
     ea6:	90 93 f8 03 	sts	0x03F8, r25
     eaa:	80 93 f7 03 	sts	0x03F7, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     eae:	20 50       	subi	r18, 0x00	; 0
     eb0:	3e 4f       	sbci	r19, 0xFE	; 254
     eb2:	0c f0       	brlt	.+2      	; 0xeb6 <handleIRRemoteCommands+0x11a>
     eb4:	f0 c0       	rjmp	.+480    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	9e ef       	ldi	r25, 0xFE	; 254
     eba:	90 93 fa 03 	sts	0x03FA, r25
     ebe:	80 93 f9 03 	sts	0x03F9, r24
     ec2:	e9 c0       	rjmp	.+466    	; 0x1096 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     ec4:	80 91 f7 03 	lds	r24, 0x03F7
     ec8:	90 91 f8 03 	lds	r25, 0x03F8
     ecc:	4e 97       	sbiw	r24, 0x1e	; 30
     ece:	90 93 f8 03 	sts	0x03F8, r25
     ed2:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired += STEP_MOTORS;
     ed6:	20 91 f9 03 	lds	r18, 0x03F9
     eda:	30 91 fa 03 	lds	r19, 0x03FA
     ede:	22 5e       	subi	r18, 0xE2	; 226
     ee0:	3f 4f       	sbci	r19, 0xFF	; 255
     ee2:	30 93 fa 03 	sts	0x03FA, r19
     ee6:	20 93 f9 03 	sts	0x03F9, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     eea:	80 50       	subi	r24, 0x00	; 0
     eec:	9e 4f       	sbci	r25, 0xFE	; 254
     eee:	34 f4       	brge	.+12     	; 0xefc <handleIRRemoteCommands+0x160>
     ef0:	80 e0       	ldi	r24, 0x00	; 0
     ef2:	9e ef       	ldi	r25, 0xFE	; 254
     ef4:	90 93 f8 03 	sts	0x03F8, r25
     ef8:	80 93 f7 03 	sts	0x03F7, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     efc:	21 50       	subi	r18, 0x01	; 1
     efe:	32 40       	sbci	r19, 0x02	; 2
     f00:	0c f4       	brge	.+2      	; 0xf04 <handleIRRemoteCommands+0x168>
     f02:	c9 c0       	rjmp	.+402    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     f04:	27 c0       	rjmp	.+78     	; 0xf54 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f06:	80 91 f7 03 	lds	r24, 0x03F7
     f0a:	90 91 f8 03 	lds	r25, 0x03F8
     f0e:	4e 96       	adiw	r24, 0x1e	; 30
     f10:	90 93 f8 03 	sts	0x03F8, r25
     f14:	80 93 f7 03 	sts	0x03F7, r24
					pwm_left_desired -= STEP_MOTORS;
     f18:	20 91 f9 03 	lds	r18, 0x03F9
     f1c:	30 91 fa 03 	lds	r19, 0x03FA
     f20:	2e 51       	subi	r18, 0x1E	; 30
     f22:	30 40       	sbci	r19, 0x00	; 0
     f24:	30 93 fa 03 	sts	0x03FA, r19
     f28:	20 93 f9 03 	sts	0x03F9, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f2c:	81 50       	subi	r24, 0x01	; 1
     f2e:	92 40       	sbci	r25, 0x02	; 2
     f30:	0c f4       	brge	.+2      	; 0xf34 <handleIRRemoteCommands+0x198>
     f32:	bd cf       	rjmp	.-134    	; 0xeae <handleIRRemoteCommands+0x112>
     f34:	80 e0       	ldi	r24, 0x00	; 0
     f36:	92 e0       	ldi	r25, 0x02	; 2
     f38:	b6 cf       	rjmp	.-148    	; 0xea6 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     f3a:	80 91 f9 03 	lds	r24, 0x03F9
     f3e:	90 91 fa 03 	lds	r25, 0x03FA
     f42:	4e 96       	adiw	r24, 0x1e	; 30
     f44:	90 93 fa 03 	sts	0x03FA, r25
     f48:	80 93 f9 03 	sts	0x03F9, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f4c:	81 50       	subi	r24, 0x01	; 1
     f4e:	92 40       	sbci	r25, 0x02	; 2
     f50:	0c f4       	brge	.+2      	; 0xf54 <handleIRRemoteCommands+0x1b8>
     f52:	a1 c0       	rjmp	.+322    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	92 e0       	ldi	r25, 0x02	; 2
     f58:	b0 cf       	rjmp	.-160    	; 0xeba <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     f5a:	80 91 f7 03 	lds	r24, 0x03F7
     f5e:	90 91 f8 03 	lds	r25, 0x03F8
     f62:	4e 96       	adiw	r24, 0x1e	; 30
     f64:	90 93 f8 03 	sts	0x03F8, r25
     f68:	80 93 f7 03 	sts	0x03F7, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     f6c:	81 50       	subi	r24, 0x01	; 1
     f6e:	92 40       	sbci	r25, 0x02	; 2
     f70:	0c f4       	brge	.+2      	; 0xf74 <handleIRRemoteCommands+0x1d8>
     f72:	91 c0       	rjmp	.+290    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	92 e0       	ldi	r25, 0x02	; 2
     f78:	1d c0       	rjmp	.+58     	; 0xfb4 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     f7a:	80 91 f9 03 	lds	r24, 0x03F9
     f7e:	90 91 fa 03 	lds	r25, 0x03FA
     f82:	4e 97       	sbiw	r24, 0x1e	; 30
     f84:	90 93 fa 03 	sts	0x03FA, r25
     f88:	80 93 f9 03 	sts	0x03F9, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
     f8c:	80 50       	subi	r24, 0x00	; 0
     f8e:	9e 4f       	sbci	r25, 0xFE	; 254
     f90:	0c f0       	brlt	.+2      	; 0xf94 <handleIRRemoteCommands+0x1f8>
     f92:	81 c0       	rjmp	.+258    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     f94:	90 cf       	rjmp	.-224    	; 0xeb6 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
     f96:	80 91 f7 03 	lds	r24, 0x03F7
     f9a:	90 91 f8 03 	lds	r25, 0x03F8
     f9e:	4e 97       	sbiw	r24, 0x1e	; 30
     fa0:	90 93 f8 03 	sts	0x03F8, r25
     fa4:	80 93 f7 03 	sts	0x03F7, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     fa8:	80 50       	subi	r24, 0x00	; 0
     faa:	9e 4f       	sbci	r25, 0xFE	; 254
     fac:	0c f0       	brlt	.+2      	; 0xfb0 <handleIRRemoteCommands+0x214>
     fae:	73 c0       	rjmp	.+230    	; 0x1096 <handleIRRemoteCommands+0x2fa>
     fb0:	80 e0       	ldi	r24, 0x00	; 0
     fb2:	9e ef       	ldi	r25, 0xFE	; 254
     fb4:	90 93 f8 03 	sts	0x03F8, r25
     fb8:	80 93 f7 03 	sts	0x03F7, r24
     fbc:	6c c0       	rjmp	.+216    	; 0x1096 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
     fbe:	80 91 18 05 	lds	r24, 0x0518
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	01 96       	adiw	r24, 0x01	; 1
     fc6:	65 e0       	ldi	r22, 0x05	; 5
     fc8:	70 e0       	ldi	r23, 0x00	; 0
     fca:	0e 94 15 21 	call	0x422a	; 0x422a <__divmodhi4>
     fce:	80 93 18 05 	sts	0x0518, r24

					if(colorState==0) {			// turn on blue and off all IRs
     fd2:	88 23       	and	r24, r24
     fd4:	31 f4       	brne	.+12     	; 0xfe2 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
     fd6:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
     fd8:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
     fda:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
     fde:	8f ef       	ldi	r24, 0xFF	; 255
     fe0:	20 c0       	rjmp	.+64     	; 0x1022 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
     fe2:	81 30       	cpi	r24, 0x01	; 1
     fe4:	31 f4       	brne	.+12     	; 0xff2 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
     fe6:	8f ef       	ldi	r24, 0xFF	; 255
     fe8:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
     fec:	10 92 0d 02 	sts	0x020D, r1
     ff0:	1a c0       	rjmp	.+52     	; 0x1026 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
     ff2:	82 30       	cpi	r24, 0x02	; 2
     ff4:	41 f4       	brne	.+16     	; 0x1006 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
     ff6:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
     ff8:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
     ffa:	8f ef       	ldi	r24, 0xFF	; 255
     ffc:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1000:	80 93 0d 02 	sts	0x020D, r24
    1004:	06 c0       	rjmp	.+12     	; 0x1012 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    1006:	83 30       	cpi	r24, 0x03	; 3
    1008:	39 f4       	brne	.+14     	; 0x1018 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    100a:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    100e:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1012:	10 92 0c 02 	sts	0x020C, r1
    1016:	09 c0       	rjmp	.+18     	; 0x102a <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    1018:	84 30       	cpi	r24, 0x04	; 4
    101a:	39 f4       	brne	.+14     	; 0x102a <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    101c:	8f ef       	ldi	r24, 0xFF	; 255
    101e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1022:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    1026:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    102a:	80 91 0c 02 	lds	r24, 0x020C
    102e:	0e 94 bf 08 	call	0x117e	; 0x117e <updateRedLed>
					updateGreenLed(pwm_green);
    1032:	80 91 0d 02 	lds	r24, 0x020D
    1036:	0e 94 d5 08 	call	0x11aa	; 0x11aa <updateGreenLed>
					updateBlueLed(pwm_blue);
    103a:	80 91 0e 02 	lds	r24, 0x020E
    103e:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <updateBlueLed>
    1042:	29 c0       	rjmp	.+82     	; 0x1096 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1044:	81 e0       	ldi	r24, 0x01	; 1
    1046:	80 93 3e 05 	sts	0x053E, r24
    104a:	25 c0       	rjmp	.+74     	; 0x1096 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    104c:	10 92 3e 05 	sts	0x053E, r1
    1050:	22 c0       	rjmp	.+68     	; 0x1096 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    1052:	80 91 19 05 	lds	r24, 0x0519
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	01 96       	adiw	r24, 0x01	; 1
    105a:	83 70       	andi	r24, 0x03	; 3
    105c:	90 70       	andi	r25, 0x00	; 0
    105e:	80 93 19 05 	sts	0x0519, r24
					switch(behaviorState) {
    1062:	81 30       	cpi	r24, 0x01	; 1
    1064:	61 f0       	breq	.+24     	; 0x107e <handleIRRemoteCommands+0x2e2>
    1066:	81 30       	cpi	r24, 0x01	; 1
    1068:	28 f0       	brcs	.+10     	; 0x1074 <handleIRRemoteCommands+0x2d8>
    106a:	82 30       	cpi	r24, 0x02	; 2
    106c:	59 f0       	breq	.+22     	; 0x1084 <handleIRRemoteCommands+0x2e8>
    106e:	83 30       	cpi	r24, 0x03	; 3
    1070:	91 f4       	brne	.+36     	; 0x1096 <handleIRRemoteCommands+0x2fa>
    1072:	0c c0       	rjmp	.+24     	; 0x108c <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1074:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 0;
    1078:	10 92 3f 05 	sts	0x053F, r1
    107c:	0c c0       	rjmp	.+24     	; 0x1096 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    107e:	80 93 3e 05 	sts	0x053E, r24
    1082:	fa cf       	rjmp	.-12     	; 0x1078 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1084:	10 92 3e 05 	sts	0x053E, r1
							cliffAvoidanceEnabled = 1;
    1088:	81 e0       	ldi	r24, 0x01	; 1
    108a:	03 c0       	rjmp	.+6      	; 0x1092 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	80 93 3e 05 	sts	0x053E, r24
							cliffAvoidanceEnabled = 1;
    1092:	80 93 3f 05 	sts	0x053F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    1096:	20 91 f7 03 	lds	r18, 0x03F7
    109a:	30 91 f8 03 	lds	r19, 0x03F8
    109e:	37 fd       	sbrc	r19, 7
    10a0:	09 c0       	rjmp	.+18     	; 0x10b4 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    10a2:	35 95       	asr	r19
    10a4:	27 95       	ror	r18
    10a6:	35 95       	asr	r19
    10a8:	27 95       	ror	r18
    10aa:	30 93 0a 04 	sts	0x040A, r19
    10ae:	20 93 09 04 	sts	0x0409, r18
    10b2:	0c c0       	rjmp	.+24     	; 0x10cc <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    10b4:	88 27       	eor	r24, r24
    10b6:	99 27       	eor	r25, r25
    10b8:	82 1b       	sub	r24, r18
    10ba:	93 0b       	sbc	r25, r19
    10bc:	95 95       	asr	r25
    10be:	87 95       	ror	r24
    10c0:	95 95       	asr	r25
    10c2:	87 95       	ror	r24
    10c4:	90 93 0a 04 	sts	0x040A, r25
    10c8:	80 93 09 04 	sts	0x0409, r24
			}
			if(pwm_left_desired >= 0) {
    10cc:	20 91 f9 03 	lds	r18, 0x03F9
    10d0:	30 91 fa 03 	lds	r19, 0x03FA
    10d4:	37 fd       	sbrc	r19, 7
    10d6:	09 c0       	rjmp	.+18     	; 0x10ea <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    10d8:	35 95       	asr	r19
    10da:	27 95       	ror	r18
    10dc:	35 95       	asr	r19
    10de:	27 95       	ror	r18
    10e0:	30 93 08 04 	sts	0x0408, r19
    10e4:	20 93 07 04 	sts	0x0407, r18
    10e8:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    10ea:	88 27       	eor	r24, r24
    10ec:	99 27       	eor	r25, r25
    10ee:	82 1b       	sub	r24, r18
    10f0:	93 0b       	sbc	r25, r19
    10f2:	95 95       	asr	r25
    10f4:	87 95       	ror	r24
    10f6:	95 95       	asr	r25
    10f8:	87 95       	ror	r24
    10fa:	90 93 08 04 	sts	0x0408, r25
    10fe:	80 93 07 04 	sts	0x0407, r24
    1102:	08 95       	ret

00001104 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    1104:	e0 e8       	ldi	r30, 0x80	; 128
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	10 82       	st	Z, r1
	TCCR1B = 0;
    110a:	a1 e8       	ldi	r26, 0x81	; 129
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1110:	80 81       	ld	r24, Z
    1112:	89 6a       	ori	r24, 0xA9	; 169
    1114:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    1116:	8c 91       	ld	r24, X
    1118:	89 60       	ori	r24, 0x09	; 9
    111a:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    111c:	80 91 0c 02 	lds	r24, 0x020C
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	90 93 89 00 	sts	0x0089, r25
    1126:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    112a:	80 91 0d 02 	lds	r24, 0x020D
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	90 93 8b 00 	sts	0x008B, r25
    1134:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    1138:	80 91 0e 02 	lds	r24, 0x020E
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	90 93 8d 00 	sts	0x008D, r25
    1142:	80 93 8c 00 	sts	0x008C, r24

}
    1146:	08 95       	ret

00001148 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	90 91 0f 04 	lds	r25, 0x040F
    114e:	89 1b       	sub	r24, r25
    1150:	80 93 0f 04 	sts	0x040F, r24

	if(blinkState) {
    1154:	88 23       	and	r24, r24
    1156:	61 f0       	breq	.+24     	; 0x1170 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1158:	80 91 80 00 	lds	r24, 0x0080
    115c:	88 60       	ori	r24, 0x08	; 8
    115e:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    1162:	8f ef       	ldi	r24, 0xFF	; 255
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	90 93 8d 00 	sts	0x008D, r25
    116a:	80 93 8c 00 	sts	0x008C, r24
    116e:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    1170:	80 91 80 00 	lds	r24, 0x0080
    1174:	87 7f       	andi	r24, 0xF7	; 247
    1176:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    117a:	2f 98       	cbi	0x05, 7	; 5
    117c:	08 95       	ret

0000117e <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    117e:	98 2f       	mov	r25, r24

	if(value == 0) {
    1180:	88 23       	and	r24, r24
    1182:	39 f4       	brne	.+14     	; 0x1192 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1184:	80 91 80 00 	lds	r24, 0x0080
    1188:	8f 77       	andi	r24, 0x7F	; 127
    118a:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    118e:	2d 98       	cbi	0x05, 5	; 5
    1190:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    1192:	80 91 80 00 	lds	r24, 0x0080
    1196:	80 68       	ori	r24, 0x80	; 128
    1198:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    119c:	89 2f       	mov	r24, r25
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	90 93 89 00 	sts	0x0089, r25
    11a4:	80 93 88 00 	sts	0x0088, r24
    11a8:	08 95       	ret

000011aa <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    11aa:	98 2f       	mov	r25, r24

	if(value == 0) {
    11ac:	88 23       	and	r24, r24
    11ae:	39 f4       	brne	.+14     	; 0x11be <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    11b0:	80 91 80 00 	lds	r24, 0x0080
    11b4:	8f 7d       	andi	r24, 0xDF	; 223
    11b6:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    11ba:	2e 98       	cbi	0x05, 6	; 5
    11bc:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    11be:	80 91 80 00 	lds	r24, 0x0080
    11c2:	80 62       	ori	r24, 0x20	; 32
    11c4:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    11c8:	89 2f       	mov	r24, r25
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	90 93 8b 00 	sts	0x008B, r25
    11d0:	80 93 8a 00 	sts	0x008A, r24
    11d4:	08 95       	ret

000011d6 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    11d6:	98 2f       	mov	r25, r24

	if(value == 0) {
    11d8:	88 23       	and	r24, r24
    11da:	39 f4       	brne	.+14     	; 0x11ea <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    11dc:	80 91 80 00 	lds	r24, 0x0080
    11e0:	87 7f       	andi	r24, 0xF7	; 247
    11e2:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    11e6:	2f 98       	cbi	0x05, 7	; 5
    11e8:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    11ea:	80 91 80 00 	lds	r24, 0x0080
    11ee:	88 60       	ori	r24, 0x08	; 8
    11f0:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    11f4:	89 2f       	mov	r24, r25
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	90 93 8d 00 	sts	0x008D, r25
    11fc:	80 93 8c 00 	sts	0x008C, r24
    1200:	08 95       	ret

00001202 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1202:	83 30       	cpi	r24, 0x03	; 3
    1204:	79 f1       	breq	.+94     	; 0x1264 <setGreenLed+0x62>
    1206:	84 30       	cpi	r24, 0x04	; 4
    1208:	28 f4       	brcc	.+10     	; 0x1214 <setGreenLed+0x12>
    120a:	81 30       	cpi	r24, 0x01	; 1
    120c:	b9 f0       	breq	.+46     	; 0x123c <setGreenLed+0x3a>
    120e:	82 30       	cpi	r24, 0x02	; 2
    1210:	f8 f4       	brcc	.+62     	; 0x1250 <setGreenLed+0x4e>
    1212:	0a c0       	rjmp	.+20     	; 0x1228 <setGreenLed+0x26>
    1214:	85 30       	cpi	r24, 0x05	; 5
    1216:	b9 f1       	breq	.+110    	; 0x1286 <setGreenLed+0x84>
    1218:	85 30       	cpi	r24, 0x05	; 5
    121a:	58 f1       	brcs	.+86     	; 0x1272 <setGreenLed+0x70>
    121c:	86 30       	cpi	r24, 0x06	; 6
    121e:	e9 f1       	breq	.+122    	; 0x129a <setGreenLed+0x98>
    1220:	87 30       	cpi	r24, 0x07	; 7
    1222:	09 f0       	breq	.+2      	; 0x1226 <setGreenLed+0x24>
    1224:	55 c0       	rjmp	.+170    	; 0x12d0 <setGreenLed+0xce>
    1226:	43 c0       	rjmp	.+134    	; 0x12ae <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    1228:	66 23       	and	r22, r22
    122a:	21 f0       	breq	.+8      	; 0x1234 <setGreenLed+0x32>
    122c:	80 91 0b 01 	lds	r24, 0x010B
    1230:	8e 7f       	andi	r24, 0xFE	; 254
    1232:	42 c0       	rjmp	.+132    	; 0x12b8 <setGreenLed+0xb6>
    1234:	80 91 0b 01 	lds	r24, 0x010B
    1238:	81 60       	ori	r24, 0x01	; 1
    123a:	3e c0       	rjmp	.+124    	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    123c:	66 23       	and	r22, r22
    123e:	21 f0       	breq	.+8      	; 0x1248 <setGreenLed+0x46>
    1240:	80 91 0b 01 	lds	r24, 0x010B
    1244:	8d 7f       	andi	r24, 0xFD	; 253
    1246:	38 c0       	rjmp	.+112    	; 0x12b8 <setGreenLed+0xb6>
    1248:	80 91 0b 01 	lds	r24, 0x010B
    124c:	82 60       	ori	r24, 0x02	; 2
    124e:	34 c0       	rjmp	.+104    	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    1250:	66 23       	and	r22, r22
    1252:	21 f0       	breq	.+8      	; 0x125c <setGreenLed+0x5a>
    1254:	80 91 0b 01 	lds	r24, 0x010B
    1258:	8b 7f       	andi	r24, 0xFB	; 251
    125a:	2e c0       	rjmp	.+92     	; 0x12b8 <setGreenLed+0xb6>
    125c:	80 91 0b 01 	lds	r24, 0x010B
    1260:	84 60       	ori	r24, 0x04	; 4
    1262:	2a c0       	rjmp	.+84     	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1264:	66 23       	and	r22, r22
    1266:	11 f0       	breq	.+4      	; 0x126c <setGreenLed+0x6a>
    1268:	a3 98       	cbi	0x14, 3	; 20
    126a:	01 c0       	rjmp	.+2      	; 0x126e <setGreenLed+0x6c>
    126c:	a3 9a       	sbi	0x14, 3	; 20
    126e:	84 b3       	in	r24, 0x14	; 20
    1270:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    1272:	66 23       	and	r22, r22
    1274:	21 f0       	breq	.+8      	; 0x127e <setGreenLed+0x7c>
    1276:	80 91 0b 01 	lds	r24, 0x010B
    127a:	8f 7e       	andi	r24, 0xEF	; 239
    127c:	1d c0       	rjmp	.+58     	; 0x12b8 <setGreenLed+0xb6>
    127e:	80 91 0b 01 	lds	r24, 0x010B
    1282:	80 61       	ori	r24, 0x10	; 16
    1284:	19 c0       	rjmp	.+50     	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1286:	66 23       	and	r22, r22
    1288:	21 f0       	breq	.+8      	; 0x1292 <setGreenLed+0x90>
    128a:	80 91 0b 01 	lds	r24, 0x010B
    128e:	8f 7d       	andi	r24, 0xDF	; 223
    1290:	13 c0       	rjmp	.+38     	; 0x12b8 <setGreenLed+0xb6>
    1292:	80 91 0b 01 	lds	r24, 0x010B
    1296:	80 62       	ori	r24, 0x20	; 32
    1298:	0f c0       	rjmp	.+30     	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    129a:	66 23       	and	r22, r22
    129c:	21 f0       	breq	.+8      	; 0x12a6 <setGreenLed+0xa4>
    129e:	80 91 0b 01 	lds	r24, 0x010B
    12a2:	8f 7b       	andi	r24, 0xBF	; 191
    12a4:	09 c0       	rjmp	.+18     	; 0x12b8 <setGreenLed+0xb6>
    12a6:	80 91 0b 01 	lds	r24, 0x010B
    12aa:	80 64       	ori	r24, 0x40	; 64
    12ac:	05 c0       	rjmp	.+10     	; 0x12b8 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    12ae:	66 23       	and	r22, r22
    12b0:	41 f0       	breq	.+16     	; 0x12c2 <setGreenLed+0xc0>
    12b2:	80 91 0b 01 	lds	r24, 0x010B
    12b6:	8f 77       	andi	r24, 0x7F	; 127
    12b8:	80 93 0b 01 	sts	0x010B, r24
    12bc:	80 91 0b 01 	lds	r24, 0x010B
    12c0:	08 95       	ret
    12c2:	80 91 0b 01 	lds	r24, 0x010B
    12c6:	80 68       	ori	r24, 0x80	; 128
    12c8:	80 93 0b 01 	sts	0x010B, r24
    12cc:	80 91 0b 01 	lds	r24, 0x010B
    12d0:	08 95       	ret

000012d2 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    12d2:	eb e0       	ldi	r30, 0x0B	; 11
    12d4:	f1 e0       	ldi	r31, 0x01	; 1
    12d6:	80 81       	ld	r24, Z
    12d8:	81 60       	ori	r24, 0x01	; 1
    12da:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    12dc:	80 81       	ld	r24, Z
    12de:	82 60       	ori	r24, 0x02	; 2
    12e0:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    12e2:	80 81       	ld	r24, Z
    12e4:	84 60       	ori	r24, 0x04	; 4
    12e6:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    12e8:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    12ea:	80 81       	ld	r24, Z
    12ec:	80 61       	ori	r24, 0x10	; 16
    12ee:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    12f0:	80 81       	ld	r24, Z
    12f2:	80 62       	ori	r24, 0x20	; 32
    12f4:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    12f6:	80 81       	ld	r24, Z
    12f8:	80 64       	ori	r24, 0x40	; 64
    12fa:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    12fc:	80 81       	ld	r24, Z
    12fe:	80 68       	ori	r24, 0x80	; 128
    1300:	80 83       	st	Z, r24

}
    1302:	08 95       	ret

00001304 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    1304:	eb e0       	ldi	r30, 0x0B	; 11
    1306:	f1 e0       	ldi	r31, 0x01	; 1
    1308:	80 81       	ld	r24, Z
    130a:	8e 7f       	andi	r24, 0xFE	; 254
    130c:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    130e:	80 81       	ld	r24, Z
    1310:	8d 7f       	andi	r24, 0xFD	; 253
    1312:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    1314:	80 81       	ld	r24, Z
    1316:	8b 7f       	andi	r24, 0xFB	; 251
    1318:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    131a:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    131c:	80 81       	ld	r24, Z
    131e:	8f 7e       	andi	r24, 0xEF	; 239
    1320:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1322:	80 81       	ld	r24, Z
    1324:	8f 7d       	andi	r24, 0xDF	; 223
    1326:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    1328:	80 81       	ld	r24, Z
    132a:	8f 7b       	andi	r24, 0xBF	; 191
    132c:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    132e:	80 81       	ld	r24, Z
    1330:	8f 77       	andi	r24, 0x7F	; 127
    1332:	80 83       	st	Z, r24

}
    1334:	08 95       	ret

00001336 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1336:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1338:	81 ee       	ldi	r24, 0xE1	; 225
    133a:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;
    133e:	28 9a       	sbi	0x05, 0	; 5

}
    1340:	08 95       	ret

00001342 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    1342:	ff 92       	push	r15
    1344:	0f 93       	push	r16
    1346:	1f 93       	push	r17
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	18 2f       	mov	r17, r24
    134e:	09 2f       	mov	r16, r25
    1350:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    1352:	0e 94 9b 09 	call	0x1336	; 0x1336 <flushTxFifo>

    mirf_CSN_lo;
    1356:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1358:	88 ea       	ldi	r24, 0xA8	; 168
    135a:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    135e:	21 2f       	mov	r18, r17
    1360:	30 2f       	mov	r19, r16
    1362:	c9 01       	movw	r24, r18
    1364:	ec 01       	movw	r28, r24
    1366:	10 e0       	ldi	r17, 0x00	; 0
    1368:	04 c0       	rjmp	.+8      	; 0x1372 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    136a:	89 91       	ld	r24, Y+
    136c:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1370:	1f 5f       	subi	r17, 0xFF	; 255
    1372:	1f 15       	cp	r17, r15
    1374:	d0 f3       	brcs	.-12     	; 0x136a <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1376:	28 9a       	sbi	0x05, 0	; 5


}
    1378:	df 91       	pop	r29
    137a:	cf 91       	pop	r28
    137c:	1f 91       	pop	r17
    137e:	0f 91       	pop	r16
    1380:	ff 90       	pop	r15
    1382:	08 95       	ret

00001384 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1384:	1f 93       	push	r17
    1386:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    1388:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    138a:	8f 71       	andi	r24, 0x1F	; 31
    138c:	80 62       	ori	r24, 0x20	; 32
    138e:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    1392:	81 2f       	mov	r24, r17
    1394:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;
    1398:	28 9a       	sbi	0x05, 0	; 5
}
    139a:	1f 91       	pop	r17
    139c:	08 95       	ret

0000139e <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    139e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    13a0:	82 ee       	ldi	r24, 0xE2	; 226
    13a2:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;
    13a6:	28 9a       	sbi	0x05, 0	; 5

}
    13a8:	08 95       	ret

000013aa <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    13aa:	80 91 41 05 	lds	r24, 0x0541
    13ae:	88 23       	and	r24, r24
    13b0:	11 f0       	breq	.+4      	; 0x13b6 <mirf_data_ready+0xc>
    13b2:	80 e0       	ldi	r24, 0x00	; 0
    13b4:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    13b6:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    13b8:	8f ef       	ldi	r24, 0xFF	; 255
    13ba:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    13be:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    13c0:	80 74       	andi	r24, 0x40	; 64

}
    13c2:	08 95       	ret

000013c4 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    13c4:	1f 93       	push	r17
    13c6:	cf 93       	push	r28
    13c8:	df 93       	push	r29
    13ca:	ec 01       	movw	r28, r24
    13cc:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    13ce:	80 91 41 05 	lds	r24, 0x0541
    13d2:	88 23       	and	r24, r24
    13d4:	e1 f7       	brne	.-8      	; 0x13ce <mirf_send+0xa>

    mirf_CE_lo;
    13d6:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	80 93 41 05 	sts	0x0541, r24
    TX_POWERUP;                     // Power up
    13de:	80 e0       	ldi	r24, 0x00	; 0
    13e0:	6a e4       	ldi	r22, 0x4A	; 74
    13e2:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    13e6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    13e8:	81 ee       	ldi	r24, 0xE1	; 225
    13ea:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    13ee:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    13f0:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    13f2:	80 ea       	ldi	r24, 0xA0	; 160
    13f4:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    13f8:	ce 01       	movw	r24, r28
    13fa:	61 2f       	mov	r22, r17
    13fc:	0e 94 40 1b 	call	0x3680	; 0x3680 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1400:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1402:	2c 9a       	sbi	0x05, 4	; 5
}
    1404:	df 91       	pop	r29
    1406:	cf 91       	pop	r28
    1408:	1f 91       	pop	r17
    140a:	08 95       	ret

0000140c <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    140c:	ff 92       	push	r15
    140e:	0f 93       	push	r16
    1410:	1f 93       	push	r17
    1412:	8b 01       	movw	r16, r22
    1414:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1416:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1418:	8f 71       	andi	r24, 0x1F	; 31
    141a:	80 62       	ori	r24, 0x20	; 32
    141c:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1420:	c8 01       	movw	r24, r16
    1422:	6f 2d       	mov	r22, r15
    1424:	0e 94 40 1b 	call	0x3680	; 0x3680 <SPI_Write_Block>
    mirf_CSN_hi;
    1428:	28 9a       	sbi	0x05, 0	; 5
}
    142a:	1f 91       	pop	r17
    142c:	0f 91       	pop	r16
    142e:	ff 90       	pop	r15
    1430:	08 95       	ret

00001432 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1432:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    1434:	80 e1       	ldi	r24, 0x10	; 16
    1436:	45 e0       	ldi	r20, 0x05	; 5
    1438:	0e 94 06 0a 	call	0x140c	; 0x140c <mirf_write_register>
}
    143c:	08 95       	ret

0000143e <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    143e:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    1440:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1442:	8a e0       	ldi	r24, 0x0A	; 10
    1444:	45 e0       	ldi	r20, 0x05	; 5
    1446:	0e 94 06 0a 	call	0x140c	; 0x140c <mirf_write_register>
    mirf_CE_hi;
    144a:	2c 9a       	sbi	0x05, 4	; 5
}
    144c:	08 95       	ret

0000144e <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    144e:	0f 93       	push	r16
    1450:	1f 93       	push	r17
    1452:	df 93       	push	r29
    1454:	cf 93       	push	r28
    1456:	00 d0       	rcall	.+0      	; 0x1458 <mirf_config+0xa>
    1458:	cd b7       	in	r28, 0x3d	; 61
    145a:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    145c:	80 e0       	ldi	r24, 0x00	; 0
    145e:	6d e0       	ldi	r22, 0x0D	; 13
    1460:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1464:	83 e0       	ldi	r24, 0x03	; 3
    1466:	61 e0       	ldi	r22, 0x01	; 1
    1468:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    146c:	80 91 0b 04 	lds	r24, 0x040B
    1470:	90 91 0c 04 	lds	r25, 0x040C
    1474:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1476:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1478:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    147a:	80 e1       	ldi	r24, 0x10	; 16
    147c:	8e 01       	movw	r16, r28
    147e:	0f 5f       	subi	r16, 0xFF	; 255
    1480:	1f 4f       	sbci	r17, 0xFF	; 255
    1482:	b8 01       	movw	r22, r16
    1484:	43 e0       	ldi	r20, 0x03	; 3
    1486:	0e 94 06 0a 	call	0x140c	; 0x140c <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    148a:	8a e0       	ldi	r24, 0x0A	; 10
    148c:	b8 01       	movw	r22, r16
    148e:	43 e0       	ldi	r20, 0x03	; 3
    1490:	0e 94 06 0a 	call	0x140c	; 0x140c <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    1494:	81 e0       	ldi	r24, 0x01	; 1
    1496:	61 e0       	ldi	r22, 0x01	; 1
    1498:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    149c:	82 e0       	ldi	r24, 0x02	; 2
    149e:	61 e0       	ldi	r22, 0x01	; 1
    14a0:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    14a4:	84 e0       	ldi	r24, 0x04	; 4
    14a6:	62 e1       	ldi	r22, 0x12	; 18
    14a8:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    14ac:	85 e0       	ldi	r24, 0x05	; 5
    14ae:	68 e2       	ldi	r22, 0x28	; 40
    14b0:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    14b4:	81 e1       	ldi	r24, 0x11	; 17
    14b6:	6d e0       	ldi	r22, 0x0D	; 13
    14b8:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    14bc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14be:	80 e5       	ldi	r24, 0x50	; 80
    14c0:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14c4:	83 e7       	ldi	r24, 0x73	; 115
    14c6:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    mirf_CSN_hi;
    14ca:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14cc:	8c e1       	ldi	r24, 0x1C	; 28
    14ce:	61 e0       	ldi	r22, 0x01	; 1
    14d0:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    14d4:	8d e1       	ldi	r24, 0x1D	; 29
    14d6:	66 e0       	ldi	r22, 0x06	; 6
    14d8:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14dc:	80 e0       	ldi	r24, 0x00	; 0
    14de:	6f e0       	ldi	r22, 0x0F	; 15
    14e0:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14e4:	0f 90       	pop	r0
    14e6:	0f 90       	pop	r0
    14e8:	0f 90       	pop	r0
    14ea:	cf 91       	pop	r28
    14ec:	df 91       	pop	r29
    14ee:	1f 91       	pop	r17
    14f0:	0f 91       	pop	r16
    14f2:	08 95       	ret

000014f4 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14f4:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14f6:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    14f8:	0e 94 27 0a 	call	0x144e	; 0x144e <mirf_config>
}
    14fc:	08 95       	ret

000014fe <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    14fe:	ff 92       	push	r15
    1500:	0f 93       	push	r16
    1502:	1f 93       	push	r17
    1504:	8b 01       	movw	r16, r22
    1506:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1508:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    150a:	8f 71       	andi	r24, 0x1F	; 31
    150c:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1510:	c8 01       	movw	r24, r16
    1512:	b8 01       	movw	r22, r16
    1514:	4f 2d       	mov	r20, r15
    1516:	0e 94 19 1b 	call	0x3632	; 0x3632 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    151a:	28 9a       	sbi	0x05, 0	; 5
}
    151c:	1f 91       	pop	r17
    151e:	0f 91       	pop	r16
    1520:	ff 90       	pop	r15
    1522:	08 95       	ret

00001524 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1524:	df 93       	push	r29
    1526:	cf 93       	push	r28
    1528:	0f 92       	push	r0
    152a:	cd b7       	in	r28, 0x3d	; 61
    152c:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    152e:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1530:	87 e1       	ldi	r24, 0x17	; 23
    1532:	be 01       	movw	r22, r28
    1534:	6f 5f       	subi	r22, 0xFF	; 255
    1536:	7f 4f       	sbci	r23, 0xFF	; 255
    1538:	41 e0       	ldi	r20, 0x01	; 1
    153a:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <mirf_read_register>
    153e:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1540:	81 70       	andi	r24, 0x01	; 1
    1542:	0f 90       	pop	r0
    1544:	cf 91       	pop	r28
    1546:	df 91       	pop	r29
    1548:	08 95       	ret

0000154a <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    154a:	0f 93       	push	r16
    154c:	1f 93       	push	r17
    154e:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1550:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1552:	81 e6       	ldi	r24, 0x61	; 97
    1554:	0e 94 58 1b 	call	0x36b0	; 0x36b0 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1558:	c8 01       	movw	r24, r16
    155a:	b8 01       	movw	r22, r16
    155c:	4d e0       	ldi	r20, 0x0D	; 13
    155e:	0e 94 19 1b 	call	0x3632	; 0x3632 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1562:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1564:	87 e0       	ldi	r24, 0x07	; 7
    1566:	60 e4       	ldi	r22, 0x40	; 64
    1568:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>
}
    156c:	1f 91       	pop	r17
    156e:	0f 91       	pop	r16
    1570:	08 95       	ret

00001572 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1572:	0f 93       	push	r16
    1574:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1576:	0e 94 d5 09 	call	0x13aa	; 0x13aa <mirf_data_ready>
    157a:	88 23       	and	r24, r24
    157c:	09 f4       	brne	.+2      	; 0x1580 <handleRFCommands+0xe>
    157e:	53 c3       	rjmp	.+1702   	; 0x1c26 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1580:	80 91 0d 04 	lds	r24, 0x040D
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	80 93 0d 04 	sts	0x040D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    158a:	87 e0       	ldi	r24, 0x07	; 7
    158c:	60 e7       	ldi	r22, 0x70	; 112
    158e:	0e 94 c2 09 	call	0x1384	; 0x1384 <mirf_config_register>

		mirf_get_data(rfData);
    1592:	8f e5       	ldi	r24, 0x5F	; 95
    1594:	95 e0       	ldi	r25, 0x05	; 5
    1596:	0e 94 a5 0a 	call	0x154a	; 0x154a <mirf_get_data>
		flush_rx_fifo();
    159a:	0e 94 cf 09 	call	0x139e	; 0x139e <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    159e:	80 91 5f 05 	lds	r24, 0x055F
    15a2:	88 23       	and	r24, r24
    15a4:	b9 f4       	brne	.+46     	; 0x15d4 <handleRFCommands+0x62>
    15a6:	80 91 60 05 	lds	r24, 0x0560
    15aa:	88 23       	and	r24, r24
    15ac:	99 f4       	brne	.+38     	; 0x15d4 <handleRFCommands+0x62>
    15ae:	80 91 61 05 	lds	r24, 0x0561
    15b2:	88 23       	and	r24, r24
    15b4:	79 f4       	brne	.+30     	; 0x15d4 <handleRFCommands+0x62>
    15b6:	80 91 62 05 	lds	r24, 0x0562
    15ba:	88 30       	cpi	r24, 0x08	; 8
    15bc:	59 f4       	brne	.+22     	; 0x15d4 <handleRFCommands+0x62>
    15be:	80 91 63 05 	lds	r24, 0x0563
    15c2:	88 23       	and	r24, r24
    15c4:	39 f4       	brne	.+14     	; 0x15d4 <handleRFCommands+0x62>
    15c6:	80 91 64 05 	lds	r24, 0x0564
    15ca:	88 23       	and	r24, r24
    15cc:	19 f4       	brne	.+6      	; 0x15d4 <handleRFCommands+0x62>

			sleep(60);
    15ce:	8c e3       	ldi	r24, 0x3C	; 60
    15d0:	0e 94 18 1d 	call	0x3a30	; 0x3a30 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    15d4:	20 91 63 05 	lds	r18, 0x0563
    15d8:	82 2f       	mov	r24, r18
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	8f 77       	andi	r24, 0x7F	; 127
    15de:	90 70       	andi	r25, 0x00	; 0
    15e0:	90 93 0a 04 	sts	0x040A, r25
    15e4:	80 93 09 04 	sts	0x0409, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    15e8:	e0 91 64 05 	lds	r30, 0x0564
    15ec:	4e 2f       	mov	r20, r30
    15ee:	50 e0       	ldi	r21, 0x00	; 0
    15f0:	4f 77       	andi	r20, 0x7F	; 127
    15f2:	50 70       	andi	r21, 0x00	; 0
    15f4:	50 93 08 04 	sts	0x0408, r21
    15f8:	40 93 07 04 	sts	0x0407, r20
    15fc:	bc 01       	movw	r22, r24
    15fe:	66 0f       	add	r22, r22
    1600:	77 1f       	adc	r23, r23
    1602:	66 0f       	add	r22, r22
    1604:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1606:	27 ff       	sbrs	r18, 7
    1608:	05 c0       	rjmp	.+10     	; 0x1614 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    160a:	70 93 f8 03 	sts	0x03F8, r23
    160e:	60 93 f7 03 	sts	0x03F7, r22
    1612:	08 c0       	rjmp	.+16     	; 0x1624 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1614:	88 27       	eor	r24, r24
    1616:	99 27       	eor	r25, r25
    1618:	86 1b       	sub	r24, r22
    161a:	97 0b       	sbc	r25, r23
    161c:	90 93 f8 03 	sts	0x03F8, r25
    1620:	80 93 f7 03 	sts	0x03F7, r24
    1624:	9a 01       	movw	r18, r20
    1626:	22 0f       	add	r18, r18
    1628:	33 1f       	adc	r19, r19
    162a:	22 0f       	add	r18, r18
    162c:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    162e:	e7 ff       	sbrs	r30, 7
    1630:	05 c0       	rjmp	.+10     	; 0x163c <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1632:	30 93 fa 03 	sts	0x03FA, r19
    1636:	20 93 f9 03 	sts	0x03F9, r18
    163a:	08 c0       	rjmp	.+16     	; 0x164c <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    163c:	88 27       	eor	r24, r24
    163e:	99 27       	eor	r25, r25
    1640:	82 1b       	sub	r24, r18
    1642:	93 0b       	sbc	r25, r19
    1644:	90 93 fa 03 	sts	0x03FA, r25
    1648:	80 93 f9 03 	sts	0x03F9, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    164c:	80 91 f7 03 	lds	r24, 0x03F7
    1650:	90 91 f8 03 	lds	r25, 0x03F8
    1654:	81 50       	subi	r24, 0x01	; 1
    1656:	92 40       	sbci	r25, 0x02	; 2
    1658:	34 f0       	brlt	.+12     	; 0x1666 <handleRFCommands+0xf4>
    165a:	80 e0       	ldi	r24, 0x00	; 0
    165c:	92 e0       	ldi	r25, 0x02	; 2
    165e:	90 93 f8 03 	sts	0x03F8, r25
    1662:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1666:	80 91 f9 03 	lds	r24, 0x03F9
    166a:	90 91 fa 03 	lds	r25, 0x03FA
    166e:	81 50       	subi	r24, 0x01	; 1
    1670:	92 40       	sbci	r25, 0x02	; 2
    1672:	34 f0       	brlt	.+12     	; 0x1680 <handleRFCommands+0x10e>
    1674:	80 e0       	ldi	r24, 0x00	; 0
    1676:	92 e0       	ldi	r25, 0x02	; 2
    1678:	90 93 fa 03 	sts	0x03FA, r25
    167c:	80 93 f9 03 	sts	0x03F9, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1680:	80 91 f7 03 	lds	r24, 0x03F7
    1684:	90 91 f8 03 	lds	r25, 0x03F8
    1688:	80 50       	subi	r24, 0x00	; 0
    168a:	9e 4f       	sbci	r25, 0xFE	; 254
    168c:	34 f4       	brge	.+12     	; 0x169a <handleRFCommands+0x128>
    168e:	80 e0       	ldi	r24, 0x00	; 0
    1690:	9e ef       	ldi	r25, 0xFE	; 254
    1692:	90 93 f8 03 	sts	0x03F8, r25
    1696:	80 93 f7 03 	sts	0x03F7, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    169a:	80 91 f9 03 	lds	r24, 0x03F9
    169e:	90 91 fa 03 	lds	r25, 0x03FA
    16a2:	80 50       	subi	r24, 0x00	; 0
    16a4:	9e 4f       	sbci	r25, 0xFE	; 254
    16a6:	34 f4       	brge	.+12     	; 0x16b4 <handleRFCommands+0x142>
    16a8:	80 e0       	ldi	r24, 0x00	; 0
    16aa:	9e ef       	ldi	r25, 0xFE	; 254
    16ac:	90 93 fa 03 	sts	0x03FA, r25
    16b0:	80 93 f9 03 	sts	0x03F9, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    16b4:	80 91 5f 05 	lds	r24, 0x055F
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	90 93 58 05 	sts	0x0558, r25
    16be:	80 93 57 05 	sts	0x0557, r24
    16c2:	20 91 60 05 	lds	r18, 0x0560
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	30 93 5a 05 	sts	0x055A, r19
    16cc:	20 93 59 05 	sts	0x0559, r18
    16d0:	e0 91 61 05 	lds	r30, 0x0561
    16d4:	f0 e0       	ldi	r31, 0x00	; 0
    16d6:	f0 93 5c 05 	sts	0x055C, r31
    16da:	e0 93 5b 05 	sts	0x055B, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    16de:	0f ef       	ldi	r16, 0xFF	; 255
    16e0:	10 e0       	ldi	r17, 0x00	; 0
    16e2:	ac 01       	movw	r20, r24
    16e4:	40 9f       	mul	r20, r16
    16e6:	c0 01       	movw	r24, r0
    16e8:	41 9f       	mul	r20, r17
    16ea:	90 0d       	add	r25, r0
    16ec:	50 9f       	mul	r21, r16
    16ee:	90 0d       	add	r25, r0
    16f0:	11 24       	eor	r1, r1
    16f2:	64 e6       	ldi	r22, 0x64	; 100
    16f4:	70 e0       	ldi	r23, 0x00	; 0
    16f6:	0e 94 01 21 	call	0x4202	; 0x4202 <__udivmodhi4>
    16fa:	46 2f       	mov	r20, r22
    16fc:	40 95       	com	r20
    16fe:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1702:	20 9f       	mul	r18, r16
    1704:	c0 01       	movw	r24, r0
    1706:	21 9f       	mul	r18, r17
    1708:	90 0d       	add	r25, r0
    170a:	30 9f       	mul	r19, r16
    170c:	90 0d       	add	r25, r0
    170e:	11 24       	eor	r1, r1
    1710:	64 e6       	ldi	r22, 0x64	; 100
    1712:	70 e0       	ldi	r23, 0x00	; 0
    1714:	0e 94 01 21 	call	0x4202	; 0x4202 <__udivmodhi4>
    1718:	60 95       	com	r22
    171a:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    171e:	e0 9f       	mul	r30, r16
    1720:	c0 01       	movw	r24, r0
    1722:	e1 9f       	mul	r30, r17
    1724:	90 0d       	add	r25, r0
    1726:	f0 9f       	mul	r31, r16
    1728:	90 0d       	add	r25, r0
    172a:	11 24       	eor	r1, r1
    172c:	64 e6       	ldi	r22, 0x64	; 100
    172e:	70 e0       	ldi	r23, 0x00	; 0
    1730:	0e 94 01 21 	call	0x4202	; 0x4202 <__udivmodhi4>
    1734:	60 95       	com	r22
    1736:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    173a:	84 2f       	mov	r24, r20
    173c:	0e 94 bf 08 	call	0x117e	; 0x117e <updateRedLed>
		updateGreenLed(pwm_green);
    1740:	80 91 0d 02 	lds	r24, 0x020D
    1744:	0e 94 d5 08 	call	0x11aa	; 0x11aa <updateGreenLed>
		updateBlueLed(pwm_blue);
    1748:	80 91 0e 02 	lds	r24, 0x020E
    174c:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1750:	80 91 62 05 	lds	r24, 0x0562
    1754:	98 2f       	mov	r25, r24
    1756:	80 ff       	sbrs	r24, 0
    1758:	02 c0       	rjmp	.+4      	; 0x175e <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    175a:	44 98       	cbi	0x08, 4	; 8
    175c:	01 c0       	rjmp	.+2      	; 0x1760 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    175e:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1760:	91 ff       	sbrs	r25, 1
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1764:	45 98       	cbi	0x08, 5	; 8
    1766:	01 c0       	rjmp	.+2      	; 0x176a <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    1768:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    176a:	92 ff       	sbrs	r25, 2
    176c:	04 c0       	rjmp	.+8      	; 0x1776 <handleRFCommands+0x204>
			irEnabled = 1;
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	80 93 11 02 	sts	0x0211, r24
    1774:	02 c0       	rjmp	.+4      	; 0x177a <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1776:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    177a:	94 ff       	sbrs	r25, 4
    177c:	02 c0       	rjmp	.+4      	; 0x1782 <handleRFCommands+0x210>
			calibrateSensors();
    177e:	0e 94 1d 16 	call	0x2c3a	; 0x2c3a <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1782:	90 91 62 05 	lds	r25, 0x0562
    1786:	96 ff       	sbrs	r25, 6
    1788:	04 c0       	rjmp	.+8      	; 0x1792 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	80 93 3e 05 	sts	0x053E, r24
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1792:	10 92 3e 05 	sts	0x053E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    1796:	97 ff       	sbrs	r25, 7
    1798:	04 c0       	rjmp	.+8      	; 0x17a2 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    179a:	81 e0       	ldi	r24, 0x01	; 1
    179c:	80 93 3f 05 	sts	0x053F, r24
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    17a2:	10 92 3f 05 	sts	0x053F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    17a6:	80 91 65 05 	lds	r24, 0x0565
    17aa:	80 ff       	sbrs	r24, 0
    17ac:	04 c0       	rjmp	.+8      	; 0x17b6 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    17ae:	80 91 0b 01 	lds	r24, 0x010B
    17b2:	8e 7f       	andi	r24, 0xFE	; 254
    17b4:	03 c0       	rjmp	.+6      	; 0x17bc <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    17b6:	80 91 0b 01 	lds	r24, 0x010B
    17ba:	81 60       	ori	r24, 0x01	; 1
    17bc:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    17c0:	80 91 65 05 	lds	r24, 0x0565
    17c4:	81 ff       	sbrs	r24, 1
    17c6:	04 c0       	rjmp	.+8      	; 0x17d0 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    17c8:	80 91 0b 01 	lds	r24, 0x010B
    17cc:	8d 7f       	andi	r24, 0xFD	; 253
    17ce:	03 c0       	rjmp	.+6      	; 0x17d6 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    17d0:	80 91 0b 01 	lds	r24, 0x010B
    17d4:	82 60       	ori	r24, 0x02	; 2
    17d6:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    17da:	80 91 65 05 	lds	r24, 0x0565
    17de:	82 ff       	sbrs	r24, 2
    17e0:	04 c0       	rjmp	.+8      	; 0x17ea <handleRFCommands+0x278>
				GREEN_LED2_ON;
    17e2:	80 91 0b 01 	lds	r24, 0x010B
    17e6:	8b 7f       	andi	r24, 0xFB	; 251
    17e8:	03 c0       	rjmp	.+6      	; 0x17f0 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    17ea:	80 91 0b 01 	lds	r24, 0x010B
    17ee:	84 60       	ori	r24, 0x04	; 4
    17f0:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    17f4:	80 91 65 05 	lds	r24, 0x0565
    17f8:	83 ff       	sbrs	r24, 3
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    17fc:	a3 98       	cbi	0x14, 3	; 20
    17fe:	01 c0       	rjmp	.+2      	; 0x1802 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1800:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1802:	80 91 65 05 	lds	r24, 0x0565
    1806:	84 ff       	sbrs	r24, 4
    1808:	04 c0       	rjmp	.+8      	; 0x1812 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    180a:	80 91 0b 01 	lds	r24, 0x010B
    180e:	8f 7e       	andi	r24, 0xEF	; 239
    1810:	03 c0       	rjmp	.+6      	; 0x1818 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1812:	80 91 0b 01 	lds	r24, 0x010B
    1816:	80 61       	ori	r24, 0x10	; 16
    1818:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    181c:	80 91 65 05 	lds	r24, 0x0565
    1820:	85 ff       	sbrs	r24, 5
    1822:	04 c0       	rjmp	.+8      	; 0x182c <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1824:	80 91 0b 01 	lds	r24, 0x010B
    1828:	8f 7d       	andi	r24, 0xDF	; 223
    182a:	03 c0       	rjmp	.+6      	; 0x1832 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    182c:	80 91 0b 01 	lds	r24, 0x010B
    1830:	80 62       	ori	r24, 0x20	; 32
    1832:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1836:	80 91 65 05 	lds	r24, 0x0565
    183a:	86 ff       	sbrs	r24, 6
    183c:	04 c0       	rjmp	.+8      	; 0x1846 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    183e:	80 91 0b 01 	lds	r24, 0x010B
    1842:	8f 7b       	andi	r24, 0xBF	; 191
    1844:	03 c0       	rjmp	.+6      	; 0x184c <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1846:	80 91 0b 01 	lds	r24, 0x010B
    184a:	80 64       	ori	r24, 0x40	; 64
    184c:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1850:	80 91 65 05 	lds	r24, 0x0565
    1854:	87 ff       	sbrs	r24, 7
    1856:	04 c0       	rjmp	.+8      	; 0x1860 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1858:	80 91 0b 01 	lds	r24, 0x010B
    185c:	8f 77       	andi	r24, 0x7F	; 127
    185e:	03 c0       	rjmp	.+6      	; 0x1866 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1860:	80 91 0b 01 	lds	r24, 0x010B
    1864:	80 68       	ori	r24, 0x80	; 128
    1866:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    186a:	80 91 0b 02 	lds	r24, 0x020B
    186e:	80 93 47 05 	sts	0x0547, r24

		switch(packetId) {
    1872:	85 30       	cpi	r24, 0x05	; 5
    1874:	09 f4       	brne	.+2      	; 0x1878 <handleRFCommands+0x306>
    1876:	d2 c0       	rjmp	.+420    	; 0x1a1c <handleRFCommands+0x4aa>
    1878:	86 30       	cpi	r24, 0x06	; 6
    187a:	30 f4       	brcc	.+12     	; 0x1888 <handleRFCommands+0x316>
    187c:	83 30       	cpi	r24, 0x03	; 3
    187e:	59 f0       	breq	.+22     	; 0x1896 <handleRFCommands+0x324>
    1880:	84 30       	cpi	r24, 0x04	; 4
    1882:	09 f0       	breq	.+2      	; 0x1886 <handleRFCommands+0x314>
    1884:	cb c1       	rjmp	.+918    	; 0x1c1c <handleRFCommands+0x6aa>
    1886:	77 c0       	rjmp	.+238    	; 0x1976 <handleRFCommands+0x404>
    1888:	86 30       	cpi	r24, 0x06	; 6
    188a:	09 f4       	brne	.+2      	; 0x188e <handleRFCommands+0x31c>
    188c:	21 c1       	rjmp	.+578    	; 0x1ad0 <handleRFCommands+0x55e>
    188e:	87 30       	cpi	r24, 0x07	; 7
    1890:	09 f0       	breq	.+2      	; 0x1894 <handleRFCommands+0x322>
    1892:	c4 c1       	rjmp	.+904    	; 0x1c1c <handleRFCommands+0x6aa>
    1894:	70 c1       	rjmp	.+736    	; 0x1b76 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    1896:	80 91 5f 03 	lds	r24, 0x035F
    189a:	90 91 60 03 	lds	r25, 0x0360
    189e:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[0]>>8;
    18a2:	89 2f       	mov	r24, r25
    18a4:	99 0f       	add	r25, r25
    18a6:	99 0b       	sbc	r25, r25
    18a8:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    18ac:	80 91 61 03 	lds	r24, 0x0361
    18b0:	90 91 62 03 	lds	r25, 0x0362
    18b4:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[1]>>8;
    18b8:	89 2f       	mov	r24, r25
    18ba:	99 0f       	add	r25, r25
    18bc:	99 0b       	sbc	r25, r25
    18be:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    18c2:	80 91 63 03 	lds	r24, 0x0363
    18c6:	90 91 64 03 	lds	r25, 0x0364
    18ca:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[2]>>8;
    18ce:	89 2f       	mov	r24, r25
    18d0:	99 0f       	add	r25, r25
    18d2:	99 0b       	sbc	r25, r25
    18d4:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    18d8:	80 91 65 03 	lds	r24, 0x0365
    18dc:	90 91 66 03 	lds	r25, 0x0366
    18e0:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[3]>>8;
    18e4:	89 2f       	mov	r24, r25
    18e6:	99 0f       	add	r25, r25
    18e8:	99 0b       	sbc	r25, r25
    18ea:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    18ee:	80 91 69 03 	lds	r24, 0x0369
    18f2:	90 91 6a 03 	lds	r25, 0x036A
    18f6:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[5]>>8;
    18fa:	89 2f       	mov	r24, r25
    18fc:	99 0f       	add	r25, r25
    18fe:	99 0b       	sbc	r25, r25
    1900:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1904:	80 91 6b 03 	lds	r24, 0x036B
    1908:	90 91 6c 03 	lds	r25, 0x036C
    190c:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityResult[6]>>8;
    1910:	89 2f       	mov	r24, r25
    1912:	99 0f       	add	r25, r25
    1914:	99 0b       	sbc	r25, r25
    1916:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    191a:	80 91 6d 03 	lds	r24, 0x036D
    191e:	90 91 6e 03 	lds	r25, 0x036E
    1922:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityResult[7]>>8;
    1926:	89 2f       	mov	r24, r25
    1928:	99 0f       	add	r25, r25
    192a:	99 0b       	sbc	r25, r25
    192c:	80 93 55 05 	sts	0x0555, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1930:	20 91 03 01 	lds	r18, 0x0103
    1934:	80 91 03 01 	lds	r24, 0x0103
    1938:	40 91 03 01 	lds	r20, 0x0103
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	80 72       	andi	r24, 0x20	; 32
    1940:	90 70       	andi	r25, 0x00	; 0
    1942:	75 e0       	ldi	r23, 0x05	; 5
    1944:	95 95       	asr	r25
    1946:	87 95       	ror	r24
    1948:	7a 95       	dec	r23
    194a:	e1 f7       	brne	.-8      	; 0x1944 <handleRFCommands+0x3d2>
    194c:	88 0f       	add	r24, r24
    194e:	99 1f       	adc	r25, r25
    1950:	44 1f       	adc	r20, r20
    1952:	44 27       	eor	r20, r20
    1954:	44 1f       	adc	r20, r20
    1956:	44 0f       	add	r20, r20
    1958:	44 0f       	add	r20, r20
    195a:	48 2b       	or	r20, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	20 71       	andi	r18, 0x10	; 16
    1960:	30 70       	andi	r19, 0x00	; 0
    1962:	54 e0       	ldi	r21, 0x04	; 4
    1964:	35 95       	asr	r19
    1966:	27 95       	ror	r18
    1968:	5a 95       	dec	r21
    196a:	e1 f7       	brne	.-8      	; 0x1964 <handleRFCommands+0x3f2>
    196c:	42 2b       	or	r20, r18
    196e:	40 93 56 05 	sts	0x0556, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1972:	84 e0       	ldi	r24, 0x04	; 4
    1974:	51 c1       	rjmp	.+674    	; 0x1c18 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1976:	80 91 67 03 	lds	r24, 0x0367
    197a:	90 91 68 03 	lds	r25, 0x0368
    197e:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityResult[4]>>8;
    1982:	89 2f       	mov	r24, r25
    1984:	99 0f       	add	r25, r25
    1986:	99 0b       	sbc	r25, r25
    1988:	80 93 49 05 	sts	0x0549, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    198c:	80 91 6f 03 	lds	r24, 0x036F
    1990:	90 91 70 03 	lds	r25, 0x0370
    1994:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityResult[8]>>8;
    1998:	89 2f       	mov	r24, r25
    199a:	99 0f       	add	r25, r25
    199c:	99 0b       	sbc	r25, r25
    199e:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    19a2:	80 91 71 03 	lds	r24, 0x0371
    19a6:	90 91 72 03 	lds	r25, 0x0372
    19aa:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityResult[9]>>8;
    19ae:	89 2f       	mov	r24, r25
    19b0:	99 0f       	add	r25, r25
    19b2:	99 0b       	sbc	r25, r25
    19b4:	80 93 4d 05 	sts	0x054D, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    19b8:	80 91 73 03 	lds	r24, 0x0373
    19bc:	90 91 74 03 	lds	r25, 0x0374
    19c0:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityResult[10]>>8;
    19c4:	89 2f       	mov	r24, r25
    19c6:	99 0f       	add	r25, r25
    19c8:	99 0b       	sbc	r25, r25
    19ca:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    19ce:	80 91 75 03 	lds	r24, 0x0375
    19d2:	90 91 76 03 	lds	r25, 0x0376
    19d6:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityResult[11]>>8;
    19da:	89 2f       	mov	r24, r25
    19dc:	99 0f       	add	r25, r25
    19de:	99 0b       	sbc	r25, r25
    19e0:	80 93 51 05 	sts	0x0551, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    19e4:	80 91 1b 05 	lds	r24, 0x051B
    19e8:	90 91 1c 05 	lds	r25, 0x051C
    19ec:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accX>>8;
    19f0:	89 2f       	mov	r24, r25
    19f2:	99 0f       	add	r25, r25
    19f4:	99 0b       	sbc	r25, r25
    19f6:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = accY&0xFF;
    19fa:	80 91 1d 05 	lds	r24, 0x051D
    19fe:	90 91 1e 05 	lds	r25, 0x051E
    1a02:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = accY>>8;
    1a06:	89 2f       	mov	r24, r25
    1a08:	99 0f       	add	r25, r25
    1a0a:	99 0b       	sbc	r25, r25
    1a0c:	80 93 55 05 	sts	0x0555, r24
				ackPayload[15] = irCommand;
    1a10:	80 91 16 05 	lds	r24, 0x0516
    1a14:	80 93 56 05 	sts	0x0556, r24
				packetId = 5;
    1a18:	85 e0       	ldi	r24, 0x05	; 5
    1a1a:	fe c0       	rjmp	.+508    	; 0x1c18 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a1c:	80 91 2f 03 	lds	r24, 0x032F
    1a20:	90 91 30 03 	lds	r25, 0x0330
    1a24:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a28:	80 91 2f 03 	lds	r24, 0x032F
    1a2c:	90 91 30 03 	lds	r25, 0x0330
    1a30:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1a34:	80 91 33 03 	lds	r24, 0x0333
    1a38:	90 91 34 03 	lds	r25, 0x0334
    1a3c:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[2]>>8;
    1a40:	80 91 33 03 	lds	r24, 0x0333
    1a44:	90 91 34 03 	lds	r25, 0x0334
    1a48:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1a4c:	80 91 37 03 	lds	r24, 0x0337
    1a50:	90 91 38 03 	lds	r25, 0x0338
    1a54:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[4]>>8;
    1a58:	80 91 37 03 	lds	r24, 0x0337
    1a5c:	90 91 38 03 	lds	r25, 0x0338
    1a60:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1a64:	80 91 3b 03 	lds	r24, 0x033B
    1a68:	90 91 3c 03 	lds	r25, 0x033C
    1a6c:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[6]>>8;
    1a70:	80 91 3b 03 	lds	r24, 0x033B
    1a74:	90 91 3c 03 	lds	r25, 0x033C
    1a78:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1a7c:	80 91 43 03 	lds	r24, 0x0343
    1a80:	90 91 44 03 	lds	r25, 0x0344
    1a84:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[10]>>8;
    1a88:	80 91 43 03 	lds	r24, 0x0343
    1a8c:	90 91 44 03 	lds	r25, 0x0344
    1a90:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1a94:	80 91 47 03 	lds	r24, 0x0347
    1a98:	90 91 48 03 	lds	r25, 0x0348
    1a9c:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = proximityValue[12]>>8;
    1aa0:	80 91 47 03 	lds	r24, 0x0347
    1aa4:	90 91 48 03 	lds	r25, 0x0348
    1aa8:	90 93 53 05 	sts	0x0553, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1aac:	80 91 4b 03 	lds	r24, 0x034B
    1ab0:	90 91 4c 03 	lds	r25, 0x034C
    1ab4:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = proximityValue[14]>>8;
    1ab8:	80 91 4b 03 	lds	r24, 0x034B
    1abc:	90 91 4c 03 	lds	r25, 0x034C
    1ac0:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = currentSelector;
    1ac4:	80 91 3a 05 	lds	r24, 0x053A
    1ac8:	80 93 56 05 	sts	0x0556, r24
				packetId = 6;
    1acc:	86 e0       	ldi	r24, 0x06	; 6
    1ace:	a4 c0       	rjmp	.+328    	; 0x1c18 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1ad0:	80 91 3f 03 	lds	r24, 0x033F
    1ad4:	90 91 40 03 	lds	r25, 0x0340
    1ad8:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = proximityValue[8]>>8;
    1adc:	80 91 3f 03 	lds	r24, 0x033F
    1ae0:	90 91 40 03 	lds	r25, 0x0340
    1ae4:	90 93 49 05 	sts	0x0549, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1ae8:	80 91 4f 03 	lds	r24, 0x034F
    1aec:	90 91 50 03 	lds	r25, 0x0350
    1af0:	80 93 4a 05 	sts	0x054A, r24
				ackPayload[4] = proximityValue[16]>>8;
    1af4:	80 91 4f 03 	lds	r24, 0x034F
    1af8:	90 91 50 03 	lds	r25, 0x0350
    1afc:	90 93 4b 05 	sts	0x054B, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b00:	80 91 53 03 	lds	r24, 0x0353
    1b04:	90 91 54 03 	lds	r25, 0x0354
    1b08:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b0c:	80 91 53 03 	lds	r24, 0x0353
    1b10:	90 91 54 03 	lds	r25, 0x0354
    1b14:	90 93 4d 05 	sts	0x054D, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b18:	80 91 57 03 	lds	r24, 0x0357
    1b1c:	90 91 58 03 	lds	r25, 0x0358
    1b20:	80 93 4e 05 	sts	0x054E, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b24:	80 91 57 03 	lds	r24, 0x0357
    1b28:	90 91 58 03 	lds	r25, 0x0358
    1b2c:	90 93 4f 05 	sts	0x054F, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1b30:	80 91 5b 03 	lds	r24, 0x035B
    1b34:	90 91 5c 03 	lds	r25, 0x035C
    1b38:	80 93 50 05 	sts	0x0550, r24
				ackPayload[10] = proximityValue[22]>>8;
    1b3c:	80 91 5b 03 	lds	r24, 0x035B
    1b40:	90 91 5c 03 	lds	r25, 0x035C
    1b44:	90 93 51 05 	sts	0x0551, r25
				ackPayload[11] = accZ&0xFF;
    1b48:	80 91 1f 05 	lds	r24, 0x051F
    1b4c:	90 91 20 05 	lds	r25, 0x0520
    1b50:	80 93 52 05 	sts	0x0552, r24
				ackPayload[12] = accZ>>8;
    1b54:	89 2f       	mov	r24, r25
    1b56:	99 0f       	add	r25, r25
    1b58:	99 0b       	sbc	r25, r25
    1b5a:	80 93 53 05 	sts	0x0553, r24
				ackPayload[13] = batteryLevel&0xFF;
    1b5e:	80 91 c3 03 	lds	r24, 0x03C3
    1b62:	90 91 c4 03 	lds	r25, 0x03C4
    1b66:	80 93 54 05 	sts	0x0554, r24
				ackPayload[14] = batteryLevel>>8;
    1b6a:	90 93 55 05 	sts	0x0555, r25
				ackPayload[15] = 0;
    1b6e:	10 92 56 05 	sts	0x0556, r1
				packetId = 7;
    1b72:	87 e0       	ldi	r24, 0x07	; 7
    1b74:	51 c0       	rjmp	.+162    	; 0x1c18 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1b76:	80 91 db 03 	lds	r24, 0x03DB
    1b7a:	90 91 dc 03 	lds	r25, 0x03DC
    1b7e:	a0 91 dd 03 	lds	r26, 0x03DD
    1b82:	b0 91 de 03 	lds	r27, 0x03DE
    1b86:	80 93 48 05 	sts	0x0548, r24
				ackPayload[2] = leftMotSteps>>8;
    1b8a:	29 2f       	mov	r18, r25
    1b8c:	3a 2f       	mov	r19, r26
    1b8e:	4b 2f       	mov	r20, r27
    1b90:	55 27       	eor	r21, r21
    1b92:	47 fd       	sbrc	r20, 7
    1b94:	5a 95       	dec	r21
    1b96:	20 93 49 05 	sts	0x0549, r18
				ackPayload[3] = leftMotSteps>>16;
    1b9a:	9d 01       	movw	r18, r26
    1b9c:	55 27       	eor	r21, r21
    1b9e:	37 fd       	sbrc	r19, 7
    1ba0:	50 95       	com	r21
    1ba2:	45 2f       	mov	r20, r21
    1ba4:	20 93 4a 05 	sts	0x054A, r18
				ackPayload[4] = leftMotSteps>>24;
    1ba8:	8b 2f       	mov	r24, r27
    1baa:	bb 27       	eor	r27, r27
    1bac:	87 fd       	sbrc	r24, 7
    1bae:	b0 95       	com	r27
    1bb0:	9b 2f       	mov	r25, r27
    1bb2:	ab 2f       	mov	r26, r27
    1bb4:	80 93 4b 05 	sts	0x054B, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1bb8:	80 91 d7 03 	lds	r24, 0x03D7
    1bbc:	90 91 d8 03 	lds	r25, 0x03D8
    1bc0:	a0 91 d9 03 	lds	r26, 0x03D9
    1bc4:	b0 91 da 03 	lds	r27, 0x03DA
    1bc8:	80 93 4c 05 	sts	0x054C, r24
				ackPayload[6] = rightMotSteps>>8;
    1bcc:	29 2f       	mov	r18, r25
    1bce:	3a 2f       	mov	r19, r26
    1bd0:	4b 2f       	mov	r20, r27
    1bd2:	55 27       	eor	r21, r21
    1bd4:	47 fd       	sbrc	r20, 7
    1bd6:	5a 95       	dec	r21
    1bd8:	20 93 4d 05 	sts	0x054D, r18
				ackPayload[7] = rightMotSteps>>16;
    1bdc:	9d 01       	movw	r18, r26
    1bde:	55 27       	eor	r21, r21
    1be0:	37 fd       	sbrc	r19, 7
    1be2:	50 95       	com	r21
    1be4:	45 2f       	mov	r20, r21
    1be6:	20 93 4e 05 	sts	0x054E, r18
				ackPayload[8] = rightMotSteps>>24;
    1bea:	8b 2f       	mov	r24, r27
    1bec:	bb 27       	eor	r27, r27
    1bee:	87 fd       	sbrc	r24, 7
    1bf0:	b0 95       	com	r27
    1bf2:	9b 2f       	mov	r25, r27
    1bf4:	ab 2f       	mov	r26, r27
    1bf6:	80 93 4f 05 	sts	0x054F, r24
				ackPayload[9] = 0;
    1bfa:	10 92 50 05 	sts	0x0550, r1
				ackPayload[10] = 0;
    1bfe:	10 92 51 05 	sts	0x0551, r1
				ackPayload[11] = 0;
    1c02:	10 92 52 05 	sts	0x0552, r1
				ackPayload[12] = 0;
    1c06:	10 92 53 05 	sts	0x0553, r1
				ackPayload[13] = 0;
    1c0a:	10 92 54 05 	sts	0x0554, r1
				ackPayload[14] = 0;
    1c0e:	10 92 55 05 	sts	0x0555, r1
				ackPayload[15] = 0;
    1c12:	10 92 56 05 	sts	0x0556, r1
				packetId = 3;
    1c16:	83 e0       	ldi	r24, 0x03	; 3
    1c18:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c1c:	87 e4       	ldi	r24, 0x47	; 71
    1c1e:	95 e0       	ldi	r25, 0x05	; 5
    1c20:	60 e1       	ldi	r22, 0x10	; 16
    1c22:	0e 94 a1 09 	call	0x1342	; 0x1342 <writeAckPayload>

	}

}
    1c26:	1f 91       	pop	r17
    1c28:	0f 91       	pop	r16
    1c2a:	08 95       	ret

00001c2c <initMotors>:

#include "motors.h"

void initMotors() {
    1c2c:	0f 93       	push	r16
    1c2e:	1f 93       	push	r17
    1c30:	cf 93       	push	r28
    1c32:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1c34:	e0 e9       	ldi	r30, 0x90	; 144
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	10 82       	st	Z, r1
	TCCR3B = 0;
    1c3a:	a1 e9       	ldi	r26, 0x91	; 145
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1c40:	21 e7       	ldi	r18, 0x71	; 113
    1c42:	30 e0       	ldi	r19, 0x00	; 0
    1c44:	e9 01       	movw	r28, r18
    1c46:	18 82       	st	Y, r1
	TCCR4A = 0;
    1c48:	40 ea       	ldi	r20, 0xA0	; 160
    1c4a:	50 e0       	ldi	r21, 0x00	; 0
    1c4c:	ea 01       	movw	r28, r20
    1c4e:	18 82       	st	Y, r1
	TCCR4B = 0;
    1c50:	61 ea       	ldi	r22, 0xA1	; 161
    1c52:	70 e0       	ldi	r23, 0x00	; 0
    1c54:	eb 01       	movw	r28, r22
    1c56:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1c58:	02 e7       	ldi	r16, 0x72	; 114
    1c5a:	10 e0       	ldi	r17, 0x00	; 0
    1c5c:	e8 01       	movw	r28, r16
    1c5e:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1c60:	80 81       	ld	r24, Z
    1c62:	83 68       	ori	r24, 0x83	; 131
    1c64:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1c66:	80 81       	ld	r24, Z
    1c68:	83 60       	ori	r24, 0x03	; 3
    1c6a:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1c6c:	8c 91       	ld	r24, X
    1c6e:	8b 60       	ori	r24, 0x0B	; 11
    1c70:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1c72:	80 91 f3 03 	lds	r24, 0x03F3
    1c76:	90 91 f4 03 	lds	r25, 0x03F4
    1c7a:	90 93 99 00 	sts	0x0099, r25
    1c7e:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1c82:	10 92 9b 00 	sts	0x009B, r1
    1c86:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1c8a:	d9 01       	movw	r26, r18
    1c8c:	8c 91       	ld	r24, X
    1c8e:	81 60       	ori	r24, 0x01	; 1
    1c90:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1c92:	80 81       	ld	r24, Z
    1c94:	8f 75       	andi	r24, 0x5F	; 95
    1c96:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1c98:	8e b1       	in	r24, 0x0e	; 14
    1c9a:	87 7e       	andi	r24, 0xE7	; 231
    1c9c:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1c9e:	ea 01       	movw	r28, r20
    1ca0:	88 81       	ld	r24, Y
    1ca2:	83 68       	ori	r24, 0x83	; 131
    1ca4:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1ca6:	fb 01       	movw	r30, r22
    1ca8:	80 81       	ld	r24, Z
    1caa:	8b 60       	ori	r24, 0x0B	; 11
    1cac:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1cae:	80 91 f5 03 	lds	r24, 0x03F5
    1cb2:	90 91 f6 03 	lds	r25, 0x03F6
    1cb6:	90 93 a9 00 	sts	0x00A9, r25
    1cba:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1cbe:	10 92 ab 00 	sts	0x00AB, r1
    1cc2:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1cc6:	d8 01       	movw	r26, r16
    1cc8:	8c 91       	ld	r24, X
    1cca:	81 60       	ori	r24, 0x01	; 1
    1ccc:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1cce:	88 81       	ld	r24, Y
    1cd0:	8f 75       	andi	r24, 0x5F	; 95
    1cd2:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1cd4:	e2 e0       	ldi	r30, 0x02	; 2
    1cd6:	f1 e0       	ldi	r31, 0x01	; 1
    1cd8:	80 81       	ld	r24, Z
    1cda:	87 7e       	andi	r24, 0xE7	; 231
    1cdc:	80 83       	st	Z, r24


}
    1cde:	df 91       	pop	r29
    1ce0:	cf 91       	pop	r28
    1ce2:	1f 91       	pop	r17
    1ce4:	0f 91       	pop	r16
    1ce6:	08 95       	ret

00001ce8 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1ce8:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1cea:	99 27       	eor	r25, r25
    1cec:	87 fd       	sbrc	r24, 7
    1cee:	90 95       	com	r25
    1cf0:	97 ff       	sbrs	r25, 7
    1cf2:	03 c0       	rjmp	.+6      	; 0x1cfa <setLeftSpeed+0x12>
    1cf4:	90 95       	com	r25
    1cf6:	81 95       	neg	r24
    1cf8:	9f 4f       	sbci	r25, 0xFF	; 255
    1cfa:	90 93 08 04 	sts	0x0408, r25
    1cfe:	80 93 07 04 	sts	0x0407, r24
    1d02:	9c 01       	movw	r18, r24
    1d04:	22 0f       	add	r18, r18
    1d06:	33 1f       	adc	r19, r19
    1d08:	22 0f       	add	r18, r18
    1d0a:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d0c:	47 fd       	sbrc	r20, 7
    1d0e:	05 c0       	rjmp	.+10     	; 0x1d1a <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d10:	30 93 fa 03 	sts	0x03FA, r19
    1d14:	20 93 f9 03 	sts	0x03F9, r18
    1d18:	08 c0       	rjmp	.+16     	; 0x1d2a <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d1a:	88 27       	eor	r24, r24
    1d1c:	99 27       	eor	r25, r25
    1d1e:	82 1b       	sub	r24, r18
    1d20:	93 0b       	sbc	r25, r19
    1d22:	90 93 fa 03 	sts	0x03FA, r25
    1d26:	80 93 f9 03 	sts	0x03F9, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1d2a:	80 91 f9 03 	lds	r24, 0x03F9
    1d2e:	90 91 fa 03 	lds	r25, 0x03FA
    1d32:	81 50       	subi	r24, 0x01	; 1
    1d34:	92 40       	sbci	r25, 0x02	; 2
    1d36:	34 f0       	brlt	.+12     	; 0x1d44 <setLeftSpeed+0x5c>
    1d38:	80 e0       	ldi	r24, 0x00	; 0
    1d3a:	92 e0       	ldi	r25, 0x02	; 2
    1d3c:	90 93 fa 03 	sts	0x03FA, r25
    1d40:	80 93 f9 03 	sts	0x03F9, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1d44:	80 91 f9 03 	lds	r24, 0x03F9
    1d48:	90 91 fa 03 	lds	r25, 0x03FA
    1d4c:	80 50       	subi	r24, 0x00	; 0
    1d4e:	9e 4f       	sbci	r25, 0xFE	; 254
    1d50:	34 f4       	brge	.+12     	; 0x1d5e <setLeftSpeed+0x76>
    1d52:	80 e0       	ldi	r24, 0x00	; 0
    1d54:	9e ef       	ldi	r25, 0xFE	; 254
    1d56:	90 93 fa 03 	sts	0x03FA, r25
    1d5a:	80 93 f9 03 	sts	0x03F9, r24
    1d5e:	08 95       	ret

00001d60 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1d60:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1d62:	99 27       	eor	r25, r25
    1d64:	87 fd       	sbrc	r24, 7
    1d66:	90 95       	com	r25
    1d68:	97 ff       	sbrs	r25, 7
    1d6a:	03 c0       	rjmp	.+6      	; 0x1d72 <setRightSpeed+0x12>
    1d6c:	90 95       	com	r25
    1d6e:	81 95       	neg	r24
    1d70:	9f 4f       	sbci	r25, 0xFF	; 255
    1d72:	90 93 0a 04 	sts	0x040A, r25
    1d76:	80 93 09 04 	sts	0x0409, r24
    1d7a:	9c 01       	movw	r18, r24
    1d7c:	22 0f       	add	r18, r18
    1d7e:	33 1f       	adc	r19, r19
    1d80:	22 0f       	add	r18, r18
    1d82:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d84:	47 fd       	sbrc	r20, 7
    1d86:	05 c0       	rjmp	.+10     	; 0x1d92 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1d88:	30 93 f8 03 	sts	0x03F8, r19
    1d8c:	20 93 f7 03 	sts	0x03F7, r18
    1d90:	08 c0       	rjmp	.+16     	; 0x1da2 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1d92:	88 27       	eor	r24, r24
    1d94:	99 27       	eor	r25, r25
    1d96:	82 1b       	sub	r24, r18
    1d98:	93 0b       	sbc	r25, r19
    1d9a:	90 93 f8 03 	sts	0x03F8, r25
    1d9e:	80 93 f7 03 	sts	0x03F7, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1da2:	80 91 f7 03 	lds	r24, 0x03F7
    1da6:	90 91 f8 03 	lds	r25, 0x03F8
    1daa:	81 50       	subi	r24, 0x01	; 1
    1dac:	92 40       	sbci	r25, 0x02	; 2
    1dae:	34 f0       	brlt	.+12     	; 0x1dbc <setRightSpeed+0x5c>
    1db0:	80 e0       	ldi	r24, 0x00	; 0
    1db2:	92 e0       	ldi	r25, 0x02	; 2
    1db4:	90 93 f8 03 	sts	0x03F8, r25
    1db8:	80 93 f7 03 	sts	0x03F7, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1dbc:	80 91 f7 03 	lds	r24, 0x03F7
    1dc0:	90 91 f8 03 	lds	r25, 0x03F8
    1dc4:	80 50       	subi	r24, 0x00	; 0
    1dc6:	9e 4f       	sbci	r25, 0xFE	; 254
    1dc8:	34 f4       	brge	.+12     	; 0x1dd6 <setRightSpeed+0x76>
    1dca:	80 e0       	ldi	r24, 0x00	; 0
    1dcc:	9e ef       	ldi	r25, 0xFE	; 254
    1dce:	90 93 f8 03 	sts	0x03F8, r25
    1dd2:	80 93 f7 03 	sts	0x03F7, r24
    1dd6:	08 95       	ret

00001dd8 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1dd8:	1f 92       	push	r1
    1dda:	0f 92       	push	r0
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	0f 92       	push	r0
    1de0:	11 24       	eor	r1, r1
    1de2:	8f 93       	push	r24
    1de4:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1de6:	80 91 40 05 	lds	r24, 0x0540
    1dea:	88 23       	and	r24, r24
    1dec:	61 f0       	breq	.+24     	; 0x1e06 <__vector_45+0x2e>
		pwm_left = 0;
    1dee:	10 92 f6 03 	sts	0x03F6, r1
    1df2:	10 92 f5 03 	sts	0x03F5, r1
		OCR4A = 0;
    1df6:	10 92 a9 00 	sts	0x00A9, r1
    1dfa:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1dfe:	10 92 ab 00 	sts	0x00AB, r1
    1e02:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e06:	10 92 e0 03 	sts	0x03E0, r1
    1e0a:	10 92 df 03 	sts	0x03DF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e0e:	80 91 f5 03 	lds	r24, 0x03F5
    1e12:	90 91 f6 03 	lds	r25, 0x03F6
    1e16:	00 97       	sbiw	r24, 0x00	; 0
    1e18:	39 f5       	brne	.+78     	; 0x1e68 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e1a:	80 91 e9 03 	lds	r24, 0x03E9
    1e1e:	90 91 ea 03 	lds	r25, 0x03EA
    1e22:	97 fd       	sbrc	r25, 7
    1e24:	05 c0       	rjmp	.+10     	; 0x1e30 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 14;
    1e2c:	8e e0       	ldi	r24, 0x0E	; 14
    1e2e:	04 c0       	rjmp	.+8      	; 0x1e38 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	80 93 2e 03 	sts	0x032E, r24
			currentMotLeftChannel = 15;
    1e36:	8f e0       	ldi	r24, 0x0F	; 15
    1e38:	80 93 2b 03 	sts	0x032B, r24
		}
		firstSampleLeft = 1;
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1e42:	80 91 a0 00 	lds	r24, 0x00A0
    1e46:	8f 75       	andi	r24, 0x5F	; 95
    1e48:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1e4c:	80 91 02 01 	lds	r24, 0x0102
    1e50:	87 7e       	andi	r24, 0xE7	; 231
    1e52:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1e56:	80 91 72 00 	lds	r24, 0x0072
    1e5a:	89 7f       	andi	r24, 0xF9	; 249
    1e5c:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1e60:	89 b3       	in	r24, 0x19	; 25
    1e62:	86 60       	ori	r24, 0x06	; 6
    1e64:	89 bb       	out	0x19, r24	; 25
    1e66:	3e c0       	rjmp	.+124    	; 0x1ee4 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1e68:	18 16       	cp	r1, r24
    1e6a:	19 06       	cpc	r1, r25
    1e6c:	ec f4       	brge	.+58     	; 0x1ea8 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1e6e:	10 92 2e 03 	sts	0x032E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1e72:	8f e0       	ldi	r24, 0x0F	; 15
    1e74:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1e78:	80 91 a0 00 	lds	r24, 0x00A0
    1e7c:	8f 7d       	andi	r24, 0xDF	; 223
    1e7e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1e82:	80 91 72 00 	lds	r24, 0x0072
    1e86:	8b 7f       	andi	r24, 0xFB	; 251
    1e88:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1e8c:	80 91 02 01 	lds	r24, 0x0102
    1e90:	8f 7e       	andi	r24, 0xEF	; 239
    1e92:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1e96:	80 91 a0 00 	lds	r24, 0x00A0
    1e9a:	80 68       	ori	r24, 0x80	; 128
    1e9c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1ea0:	80 91 72 00 	lds	r24, 0x0072
    1ea4:	82 60       	ori	r24, 0x02	; 2
    1ea6:	1c c0       	rjmp	.+56     	; 0x1ee0 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1ea8:	10 92 2e 03 	sts	0x032E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1eac:	8e e0       	ldi	r24, 0x0E	; 14
    1eae:	80 93 2b 03 	sts	0x032B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1eb2:	80 91 a0 00 	lds	r24, 0x00A0
    1eb6:	8f 77       	andi	r24, 0x7F	; 127
    1eb8:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1ebc:	80 91 72 00 	lds	r24, 0x0072
    1ec0:	8d 7f       	andi	r24, 0xFD	; 253
    1ec2:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1ec6:	80 91 02 01 	lds	r24, 0x0102
    1eca:	87 7f       	andi	r24, 0xF7	; 247
    1ecc:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1ed0:	80 91 a0 00 	lds	r24, 0x00A0
    1ed4:	80 62       	ori	r24, 0x20	; 32
    1ed6:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1eda:	80 91 72 00 	lds	r24, 0x0072
    1ede:	84 60       	ori	r24, 0x04	; 4
    1ee0:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1ee4:	9f 91       	pop	r25
    1ee6:	8f 91       	pop	r24
    1ee8:	0f 90       	pop	r0
    1eea:	0f be       	out	0x3f, r0	; 63
    1eec:	0f 90       	pop	r0
    1eee:	1f 90       	pop	r1
    1ef0:	18 95       	reti

00001ef2 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1ef2:	1f 92       	push	r1
    1ef4:	0f 92       	push	r0
    1ef6:	0f b6       	in	r0, 0x3f	; 63
    1ef8:	0f 92       	push	r0
    1efa:	11 24       	eor	r1, r1
    1efc:	8f 93       	push	r24
    1efe:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f00:	91 e0       	ldi	r25, 0x01	; 1
    1f02:	90 93 2e 03 	sts	0x032E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f06:	8e e0       	ldi	r24, 0x0E	; 14
    1f08:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f0c:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f10:	9f 91       	pop	r25
    1f12:	8f 91       	pop	r24
    1f14:	0f 90       	pop	r0
    1f16:	0f be       	out	0x3f, r0	; 63
    1f18:	0f 90       	pop	r0
    1f1a:	1f 90       	pop	r1
    1f1c:	18 95       	reti

00001f1e <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f1e:	1f 92       	push	r1
    1f20:	0f 92       	push	r0
    1f22:	0f b6       	in	r0, 0x3f	; 63
    1f24:	0f 92       	push	r0
    1f26:	11 24       	eor	r1, r1
    1f28:	8f 93       	push	r24
    1f2a:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f2c:	91 e0       	ldi	r25, 0x01	; 1
    1f2e:	90 93 2e 03 	sts	0x032E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1f32:	8f e0       	ldi	r24, 0x0F	; 15
    1f34:	80 93 2b 03 	sts	0x032B, r24

	firstSampleLeft = 1;
    1f38:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f3c:	9f 91       	pop	r25
    1f3e:	8f 91       	pop	r24
    1f40:	0f 90       	pop	r0
    1f42:	0f be       	out	0x3f, r0	; 63
    1f44:	0f 90       	pop	r0
    1f46:	1f 90       	pop	r1
    1f48:	18 95       	reti

00001f4a <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1f4a:	1f 92       	push	r1
    1f4c:	0f 92       	push	r0
    1f4e:	0f b6       	in	r0, 0x3f	; 63
    1f50:	0f 92       	push	r0
    1f52:	11 24       	eor	r1, r1
    1f54:	8f 93       	push	r24
    1f56:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1f58:	80 91 40 05 	lds	r24, 0x0540
    1f5c:	88 23       	and	r24, r24
    1f5e:	61 f0       	breq	.+24     	; 0x1f78 <__vector_35+0x2e>
		pwm_right = 0;
    1f60:	10 92 f4 03 	sts	0x03F4, r1
    1f64:	10 92 f3 03 	sts	0x03F3, r1
		OCR3A = 0;
    1f68:	10 92 99 00 	sts	0x0099, r1
    1f6c:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1f70:	10 92 9b 00 	sts	0x009B, r1
    1f74:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1f78:	10 92 e2 03 	sts	0x03E2, r1
    1f7c:	10 92 e1 03 	sts	0x03E1, r1


	if(pwm_right == 0) {
    1f80:	80 91 f3 03 	lds	r24, 0x03F3
    1f84:	90 91 f4 03 	lds	r25, 0x03F4
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	29 f5       	brne	.+74     	; 0x1fd6 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    1f8c:	80 91 e7 03 	lds	r24, 0x03E7
    1f90:	90 91 e8 03 	lds	r25, 0x03E8
    1f94:	97 fd       	sbrc	r25, 7
    1f96:	05 c0       	rjmp	.+10     	; 0x1fa2 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    1f98:	81 e0       	ldi	r24, 0x01	; 1
    1f9a:	80 93 2d 03 	sts	0x032D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    1f9e:	8c e0       	ldi	r24, 0x0C	; 12
    1fa0:	04 c0       	rjmp	.+8      	; 0x1faa <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    1fa2:	81 e0       	ldi	r24, 0x01	; 1
    1fa4:	80 93 2d 03 	sts	0x032D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    1fa8:	8d e0       	ldi	r24, 0x0D	; 13
    1faa:	80 93 2c 03 	sts	0x032C, r24
		}
		firstSampleRight = 1;
    1fae:	81 e0       	ldi	r24, 0x01	; 1
    1fb0:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1fb4:	80 91 90 00 	lds	r24, 0x0090
    1fb8:	8f 75       	andi	r24, 0x5F	; 95
    1fba:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1fbe:	8e b1       	in	r24, 0x0e	; 14
    1fc0:	87 7e       	andi	r24, 0xE7	; 231
    1fc2:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    1fc4:	80 91 71 00 	lds	r24, 0x0071
    1fc8:	89 7f       	andi	r24, 0xF9	; 249
    1fca:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    1fce:	88 b3       	in	r24, 0x18	; 24
    1fd0:	86 60       	ori	r24, 0x06	; 6
    1fd2:	88 bb       	out	0x18, r24	; 24
    1fd4:	36 c0       	rjmp	.+108    	; 0x2042 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    1fd6:	18 16       	cp	r1, r24
    1fd8:	19 06       	cpc	r1, r25
    1fda:	cc f4       	brge	.+50     	; 0x200e <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    1fdc:	10 92 2d 03 	sts	0x032D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    1fe0:	8d e0       	ldi	r24, 0x0D	; 13
    1fe2:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    1fe6:	80 91 90 00 	lds	r24, 0x0090
    1fea:	8f 7d       	andi	r24, 0xDF	; 223
    1fec:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    1ff0:	80 91 71 00 	lds	r24, 0x0071
    1ff4:	8b 7f       	andi	r24, 0xFB	; 251
    1ff6:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    1ffa:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    1ffc:	80 91 90 00 	lds	r24, 0x0090
    2000:	80 68       	ori	r24, 0x80	; 128
    2002:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    2006:	80 91 71 00 	lds	r24, 0x0071
    200a:	82 60       	ori	r24, 0x02	; 2
    200c:	18 c0       	rjmp	.+48     	; 0x203e <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    200e:	10 92 2d 03 	sts	0x032D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2012:	8c e0       	ldi	r24, 0x0C	; 12
    2014:	80 93 2c 03 	sts	0x032C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    2018:	80 91 90 00 	lds	r24, 0x0090
    201c:	8f 77       	andi	r24, 0x7F	; 127
    201e:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2022:	80 91 71 00 	lds	r24, 0x0071
    2026:	8d 7f       	andi	r24, 0xFD	; 253
    2028:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    202c:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    202e:	80 91 90 00 	lds	r24, 0x0090
    2032:	80 62       	ori	r24, 0x20	; 32
    2034:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    2038:	80 91 71 00 	lds	r24, 0x0071
    203c:	84 60       	ori	r24, 0x04	; 4
    203e:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    2042:	9f 91       	pop	r25
    2044:	8f 91       	pop	r24
    2046:	0f 90       	pop	r0
    2048:	0f be       	out	0x3f, r0	; 63
    204a:	0f 90       	pop	r0
    204c:	1f 90       	pop	r1
    204e:	18 95       	reti

00002050 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    2050:	1f 92       	push	r1
    2052:	0f 92       	push	r0
    2054:	0f b6       	in	r0, 0x3f	; 63
    2056:	0f 92       	push	r0
    2058:	11 24       	eor	r1, r1
    205a:	8f 93       	push	r24
    205c:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    205e:	91 e0       	ldi	r25, 0x01	; 1
    2060:	90 93 2d 03 	sts	0x032D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2064:	8c e0       	ldi	r24, 0x0C	; 12
    2066:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    206a:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    206e:	9f 91       	pop	r25
    2070:	8f 91       	pop	r24
    2072:	0f 90       	pop	r0
    2074:	0f be       	out	0x3f, r0	; 63
    2076:	0f 90       	pop	r0
    2078:	1f 90       	pop	r1
    207a:	18 95       	reti

0000207c <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    207c:	1f 92       	push	r1
    207e:	0f 92       	push	r0
    2080:	0f b6       	in	r0, 0x3f	; 63
    2082:	0f 92       	push	r0
    2084:	11 24       	eor	r1, r1
    2086:	8f 93       	push	r24
    2088:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    208a:	91 e0       	ldi	r25, 0x01	; 1
    208c:	90 93 2d 03 	sts	0x032D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2090:	8d e0       	ldi	r24, 0x0D	; 13
    2092:	80 93 2c 03 	sts	0x032C, r24

	firstSampleRight = 1;
    2096:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    209a:	9f 91       	pop	r25
    209c:	8f 91       	pop	r24
    209e:	0f 90       	pop	r0
    20a0:	0f be       	out	0x3f, r0	; 63
    20a2:	0f 90       	pop	r0
    20a4:	1f 90       	pop	r1
    20a6:	18 95       	reti

000020a8 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    20a8:	80 91 07 02 	lds	r24, 0x0207
    20ac:	88 23       	and	r24, r24
    20ae:	09 f4       	brne	.+2      	; 0x20b2 <handleMotorsWithNoController+0xa>
    20b0:	41 c0       	rjmp	.+130    	; 0x2134 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    20b2:	80 91 eb 03 	lds	r24, 0x03EB
    20b6:	90 91 ec 03 	lds	r25, 0x03EC
    20ba:	96 95       	lsr	r25
    20bc:	87 95       	ror	r24
    20be:	96 95       	lsr	r25
    20c0:	87 95       	ror	r24
    20c2:	90 93 f0 03 	sts	0x03F0, r25
    20c6:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    20ca:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    20ce:	10 92 ec 03 	sts	0x03EC, r1
    20d2:	10 92 eb 03 	sts	0x03EB, r1

		if(pwm_left_desired >= 0) {
    20d6:	20 91 f9 03 	lds	r18, 0x03F9
    20da:	30 91 fa 03 	lds	r19, 0x03FA
    20de:	fc 01       	movw	r30, r24
    20e0:	63 e0       	ldi	r22, 0x03	; 3
    20e2:	f5 95       	asr	r31
    20e4:	e7 95       	ror	r30
    20e6:	6a 95       	dec	r22
    20e8:	e1 f7       	brne	.-8      	; 0x20e2 <handleMotorsWithNoController+0x3a>
    20ea:	40 91 db 03 	lds	r20, 0x03DB
    20ee:	50 91 dc 03 	lds	r21, 0x03DC
    20f2:	60 91 dd 03 	lds	r22, 0x03DD
    20f6:	70 91 de 03 	lds	r23, 0x03DE
    20fa:	37 fd       	sbrc	r19, 7
    20fc:	0a c0       	rjmp	.+20     	; 0x2112 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    20fe:	cf 01       	movw	r24, r30
    2100:	aa 27       	eor	r26, r26
    2102:	97 fd       	sbrc	r25, 7
    2104:	a0 95       	com	r26
    2106:	ba 2f       	mov	r27, r26
    2108:	48 0f       	add	r20, r24
    210a:	59 1f       	adc	r21, r25
    210c:	6a 1f       	adc	r22, r26
    210e:	7b 1f       	adc	r23, r27
    2110:	09 c0       	rjmp	.+18     	; 0x2124 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2112:	cf 01       	movw	r24, r30
    2114:	aa 27       	eor	r26, r26
    2116:	97 fd       	sbrc	r25, 7
    2118:	a0 95       	com	r26
    211a:	ba 2f       	mov	r27, r26
    211c:	48 1b       	sub	r20, r24
    211e:	59 0b       	sbc	r21, r25
    2120:	6a 0b       	sbc	r22, r26
    2122:	7b 0b       	sbc	r23, r27
    2124:	40 93 db 03 	sts	0x03DB, r20
    2128:	50 93 dc 03 	sts	0x03DC, r21
    212c:	60 93 dd 03 	sts	0x03DD, r22
    2130:	70 93 de 03 	sts	0x03DE, r23
		}
	}

	if(compute_right_vel) {
    2134:	80 91 08 02 	lds	r24, 0x0208
    2138:	88 23       	and	r24, r24
    213a:	09 f4       	brne	.+2      	; 0x213e <handleMotorsWithNoController+0x96>
    213c:	41 c0       	rjmp	.+130    	; 0x21c0 <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    213e:	80 91 ed 03 	lds	r24, 0x03ED
    2142:	90 91 ee 03 	lds	r25, 0x03EE
    2146:	96 95       	lsr	r25
    2148:	87 95       	ror	r24
    214a:	96 95       	lsr	r25
    214c:	87 95       	ror	r24
    214e:	90 93 f2 03 	sts	0x03F2, r25
    2152:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    2156:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    215a:	10 92 ee 03 	sts	0x03EE, r1
    215e:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired >= 0) {
    2162:	20 91 f7 03 	lds	r18, 0x03F7
    2166:	30 91 f8 03 	lds	r19, 0x03F8
    216a:	fc 01       	movw	r30, r24
    216c:	43 e0       	ldi	r20, 0x03	; 3
    216e:	f5 95       	asr	r31
    2170:	e7 95       	ror	r30
    2172:	4a 95       	dec	r20
    2174:	e1 f7       	brne	.-8      	; 0x216e <handleMotorsWithNoController+0xc6>
    2176:	40 91 d7 03 	lds	r20, 0x03D7
    217a:	50 91 d8 03 	lds	r21, 0x03D8
    217e:	60 91 d9 03 	lds	r22, 0x03D9
    2182:	70 91 da 03 	lds	r23, 0x03DA
    2186:	37 fd       	sbrc	r19, 7
    2188:	0a c0       	rjmp	.+20     	; 0x219e <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    218a:	cf 01       	movw	r24, r30
    218c:	aa 27       	eor	r26, r26
    218e:	97 fd       	sbrc	r25, 7
    2190:	a0 95       	com	r26
    2192:	ba 2f       	mov	r27, r26
    2194:	48 0f       	add	r20, r24
    2196:	59 1f       	adc	r21, r25
    2198:	6a 1f       	adc	r22, r26
    219a:	7b 1f       	adc	r23, r27
    219c:	09 c0       	rjmp	.+18     	; 0x21b0 <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    219e:	cf 01       	movw	r24, r30
    21a0:	aa 27       	eor	r26, r26
    21a2:	97 fd       	sbrc	r25, 7
    21a4:	a0 95       	com	r26
    21a6:	ba 2f       	mov	r27, r26
    21a8:	48 1b       	sub	r20, r24
    21aa:	59 0b       	sbc	r21, r25
    21ac:	6a 0b       	sbc	r22, r26
    21ae:	7b 0b       	sbc	r23, r27
    21b0:	40 93 d7 03 	sts	0x03D7, r20
    21b4:	50 93 d8 03 	sts	0x03D8, r21
    21b8:	60 93 d9 03 	sts	0x03D9, r22
    21bc:	70 93 da 03 	sts	0x03DA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    21c0:	80 91 f7 03 	lds	r24, 0x03F7
    21c4:	90 91 f8 03 	lds	r25, 0x03F8
    21c8:	90 93 04 04 	sts	0x0404, r25
    21cc:	80 93 03 04 	sts	0x0403, r24
	pwm_left_working = pwm_left_desired;
    21d0:	80 91 f9 03 	lds	r24, 0x03F9
    21d4:	90 91 fa 03 	lds	r25, 0x03FA
    21d8:	90 93 06 04 	sts	0x0406, r25
    21dc:	80 93 05 04 	sts	0x0405, r24
	if(obstacleAvoidanceEnabled) {
    21e0:	80 91 3e 05 	lds	r24, 0x053E
    21e4:	88 23       	and	r24, r24
    21e6:	31 f0       	breq	.+12     	; 0x21f4 <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    21e8:	85 e0       	ldi	r24, 0x05	; 5
    21ea:	94 e0       	ldi	r25, 0x04	; 4
    21ec:	63 e0       	ldi	r22, 0x03	; 3
    21ee:	74 e0       	ldi	r23, 0x04	; 4
    21f0:	0e 94 cd 03 	call	0x79a	; 0x79a <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    21f4:	40 91 05 04 	lds	r20, 0x0405
    21f8:	50 91 06 04 	lds	r21, 0x0406
    21fc:	50 93 ea 03 	sts	0x03EA, r21
    2200:	40 93 e9 03 	sts	0x03E9, r20
	pwm_right_desired_to_control = pwm_right_working;
    2204:	20 91 03 04 	lds	r18, 0x0403
    2208:	30 91 04 04 	lds	r19, 0x0404
    220c:	30 93 e8 03 	sts	0x03E8, r19
    2210:	20 93 e7 03 	sts	0x03E7, r18

	pwm_left = pwm_left_working;
    2214:	50 93 f6 03 	sts	0x03F6, r21
    2218:	40 93 f5 03 	sts	0x03F5, r20
	pwm_right = pwm_right_working;
    221c:	30 93 f4 03 	sts	0x03F4, r19
    2220:	20 93 f3 03 	sts	0x03F3, r18

	if(pwm_right > 0) {
    2224:	12 16       	cp	r1, r18
    2226:	13 06       	cpc	r1, r19
    2228:	2c f4       	brge	.+10     	; 0x2234 <__stack+0x35>
		OCR3A = (unsigned int)pwm_right;
    222a:	30 93 99 00 	sts	0x0099, r19
    222e:	20 93 98 00 	sts	0x0098, r18
    2232:	14 c0       	rjmp	.+40     	; 0x225c <__stack+0x5d>
	} else if(pwm_right < 0) {
    2234:	21 15       	cp	r18, r1
    2236:	31 05       	cpc	r19, r1
    2238:	49 f0       	breq	.+18     	; 0x224c <__stack+0x4d>
		OCR3B = (unsigned int)(-pwm_right);
    223a:	88 27       	eor	r24, r24
    223c:	99 27       	eor	r25, r25
    223e:	82 1b       	sub	r24, r18
    2240:	93 0b       	sbc	r25, r19
    2242:	90 93 9b 00 	sts	0x009B, r25
    2246:	80 93 9a 00 	sts	0x009A, r24
    224a:	08 c0       	rjmp	.+16     	; 0x225c <__stack+0x5d>
	} else {
		OCR3A = 0;
    224c:	10 92 99 00 	sts	0x0099, r1
    2250:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2254:	10 92 9b 00 	sts	0x009B, r1
    2258:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    225c:	14 16       	cp	r1, r20
    225e:	15 06       	cpc	r1, r21
    2260:	2c f4       	brge	.+10     	; 0x226c <__stack+0x6d>
		OCR4A = (unsigned int)pwm_left;
    2262:	50 93 a9 00 	sts	0x00A9, r21
    2266:	40 93 a8 00 	sts	0x00A8, r20
    226a:	08 95       	ret
	} else if(pwm_left < 0) {
    226c:	41 15       	cp	r20, r1
    226e:	51 05       	cpc	r21, r1
    2270:	49 f0       	breq	.+18     	; 0x2284 <__stack+0x85>
		OCR4B =(unsigned int)( -pwm_left);
    2272:	88 27       	eor	r24, r24
    2274:	99 27       	eor	r25, r25
    2276:	84 1b       	sub	r24, r20
    2278:	95 0b       	sbc	r25, r21
    227a:	90 93 ab 00 	sts	0x00AB, r25
    227e:	80 93 aa 00 	sts	0x00AA, r24
    2282:	08 95       	ret
	} else {
		OCR4A = 0;
    2284:	10 92 a9 00 	sts	0x00A9, r1
    2288:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    228c:	10 92 ab 00 	sts	0x00AB, r1
    2290:	10 92 aa 00 	sts	0x00AA, r1
    2294:	08 95       	ret

00002296 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    2296:	80 91 f9 03 	lds	r24, 0x03F9
    229a:	90 91 fa 03 	lds	r25, 0x03FA
    229e:	90 93 06 04 	sts	0x0406, r25
    22a2:	80 93 05 04 	sts	0x0405, r24
	pwm_right_working = pwm_right_desired;
    22a6:	80 91 f7 03 	lds	r24, 0x03F7
    22aa:	90 91 f8 03 	lds	r25, 0x03F8
    22ae:	90 93 04 04 	sts	0x0404, r25
    22b2:	80 93 03 04 	sts	0x0403, r24
	if(obstacleAvoidanceEnabled) {
    22b6:	80 91 3e 05 	lds	r24, 0x053E
    22ba:	88 23       	and	r24, r24
    22bc:	31 f0       	breq	.+12     	; 0x22ca <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    22be:	85 e0       	ldi	r24, 0x05	; 5
    22c0:	94 e0       	ldi	r25, 0x04	; 4
    22c2:	63 e0       	ldi	r22, 0x03	; 3
    22c4:	74 e0       	ldi	r23, 0x04	; 4
    22c6:	0e 94 cd 03 	call	0x79a	; 0x79a <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    22ca:	e0 91 05 04 	lds	r30, 0x0405
    22ce:	f0 91 06 04 	lds	r31, 0x0406
    22d2:	f0 93 ea 03 	sts	0x03EA, r31
    22d6:	e0 93 e9 03 	sts	0x03E9, r30
	pwm_right_desired_to_control = pwm_right_working;
    22da:	80 91 03 04 	lds	r24, 0x0403
    22de:	90 91 04 04 	lds	r25, 0x0404
    22e2:	90 93 e8 03 	sts	0x03E8, r25
    22e6:	80 93 e7 03 	sts	0x03E7, r24

	if(compute_left_vel) {
    22ea:	80 91 07 02 	lds	r24, 0x0207
    22ee:	88 23       	and	r24, r24
    22f0:	09 f4       	brne	.+2      	; 0x22f4 <handleMotorsWithSpeedController+0x5e>
    22f2:	6e c0       	rjmp	.+220    	; 0x23d0 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    22f4:	80 91 eb 03 	lds	r24, 0x03EB
    22f8:	90 91 ec 03 	lds	r25, 0x03EC
    22fc:	96 95       	lsr	r25
    22fe:	87 95       	ror	r24
    2300:	96 95       	lsr	r25
    2302:	87 95       	ror	r24
    2304:	90 93 f0 03 	sts	0x03F0, r25
    2308:	80 93 ef 03 	sts	0x03EF, r24
		compute_left_vel = 0;
    230c:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2310:	10 92 ec 03 	sts	0x03EC, r1
    2314:	10 92 eb 03 	sts	0x03EB, r1
    2318:	bc 01       	movw	r22, r24
    231a:	83 e0       	ldi	r24, 0x03	; 3
    231c:	75 95       	asr	r23
    231e:	67 95       	ror	r22
    2320:	8a 95       	dec	r24
    2322:	e1 f7       	brne	.-8      	; 0x231c <handleMotorsWithSpeedController+0x86>
    2324:	20 91 db 03 	lds	r18, 0x03DB
    2328:	30 91 dc 03 	lds	r19, 0x03DC
    232c:	40 91 dd 03 	lds	r20, 0x03DD
    2330:	50 91 de 03 	lds	r21, 0x03DE

		if(pwm_left_desired_to_control >= 0) {
    2334:	f7 fd       	sbrc	r31, 7
    2336:	0a c0       	rjmp	.+20     	; 0x234c <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    2338:	cb 01       	movw	r24, r22
    233a:	aa 27       	eor	r26, r26
    233c:	97 fd       	sbrc	r25, 7
    233e:	a0 95       	com	r26
    2340:	ba 2f       	mov	r27, r26
    2342:	28 0f       	add	r18, r24
    2344:	39 1f       	adc	r19, r25
    2346:	4a 1f       	adc	r20, r26
    2348:	5b 1f       	adc	r21, r27
    234a:	09 c0       	rjmp	.+18     	; 0x235e <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    234c:	cb 01       	movw	r24, r22
    234e:	aa 27       	eor	r26, r26
    2350:	97 fd       	sbrc	r25, 7
    2352:	a0 95       	com	r26
    2354:	ba 2f       	mov	r27, r26
    2356:	28 1b       	sub	r18, r24
    2358:	39 0b       	sbc	r19, r25
    235a:	4a 0b       	sbc	r20, r26
    235c:	5b 0b       	sbc	r21, r27
    235e:	20 93 db 03 	sts	0x03DB, r18
    2362:	30 93 dc 03 	sts	0x03DC, r19
    2366:	40 93 dd 03 	sts	0x03DD, r20
    236a:	50 93 de 03 	sts	0x03DE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    236e:	80 91 16 02 	lds	r24, 0x0216
    2372:	81 30       	cpi	r24, 0x01	; 1
    2374:	29 f4       	brne	.+10     	; 0x2380 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2376:	85 e0       	ldi	r24, 0x05	; 5
    2378:	94 e0       	ldi	r25, 0x04	; 4
    237a:	0e 94 28 1a 	call	0x3450	; 0x3450 <start_horizontal_speed_control_left>
    237e:	04 c0       	rjmp	.+8      	; 0x2388 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    2380:	85 e0       	ldi	r24, 0x05	; 5
    2382:	94 e0       	ldi	r25, 0x04	; 4
    2384:	0e 94 20 17 	call	0x2e40	; 0x2e40 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    2388:	20 91 05 04 	lds	r18, 0x0405
    238c:	30 91 06 04 	lds	r19, 0x0406
    2390:	30 93 f6 03 	sts	0x03F6, r19
    2394:	20 93 f5 03 	sts	0x03F5, r18

		if(pwm_left > 0) {
    2398:	12 16       	cp	r1, r18
    239a:	13 06       	cpc	r1, r19
    239c:	2c f4       	brge	.+10     	; 0x23a8 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    239e:	30 93 a9 00 	sts	0x00A9, r19
    23a2:	20 93 a8 00 	sts	0x00A8, r18
    23a6:	14 c0       	rjmp	.+40     	; 0x23d0 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    23a8:	21 15       	cp	r18, r1
    23aa:	31 05       	cpc	r19, r1
    23ac:	49 f0       	breq	.+18     	; 0x23c0 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    23ae:	88 27       	eor	r24, r24
    23b0:	99 27       	eor	r25, r25
    23b2:	82 1b       	sub	r24, r18
    23b4:	93 0b       	sbc	r25, r19
    23b6:	90 93 ab 00 	sts	0x00AB, r25
    23ba:	80 93 aa 00 	sts	0x00AA, r24
    23be:	08 c0       	rjmp	.+16     	; 0x23d0 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    23c0:	10 92 a9 00 	sts	0x00A9, r1
    23c4:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    23c8:	10 92 ab 00 	sts	0x00AB, r1
    23cc:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    23d0:	80 91 08 02 	lds	r24, 0x0208
    23d4:	88 23       	and	r24, r24
    23d6:	09 f4       	brne	.+2      	; 0x23da <handleMotorsWithSpeedController+0x144>
    23d8:	72 c0       	rjmp	.+228    	; 0x24be <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    23da:	80 91 ed 03 	lds	r24, 0x03ED
    23de:	90 91 ee 03 	lds	r25, 0x03EE
    23e2:	96 95       	lsr	r25
    23e4:	87 95       	ror	r24
    23e6:	96 95       	lsr	r25
    23e8:	87 95       	ror	r24
    23ea:	90 93 f2 03 	sts	0x03F2, r25
    23ee:	80 93 f1 03 	sts	0x03F1, r24
		compute_right_vel = 0;
    23f2:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    23f6:	10 92 ee 03 	sts	0x03EE, r1
    23fa:	10 92 ed 03 	sts	0x03ED, r1

		if(pwm_right_desired_to_control >= 0) {
    23fe:	20 91 e7 03 	lds	r18, 0x03E7
    2402:	30 91 e8 03 	lds	r19, 0x03E8
    2406:	fc 01       	movw	r30, r24
    2408:	a3 e0       	ldi	r26, 0x03	; 3
    240a:	f5 95       	asr	r31
    240c:	e7 95       	ror	r30
    240e:	aa 95       	dec	r26
    2410:	e1 f7       	brne	.-8      	; 0x240a <handleMotorsWithSpeedController+0x174>
    2412:	40 91 d7 03 	lds	r20, 0x03D7
    2416:	50 91 d8 03 	lds	r21, 0x03D8
    241a:	60 91 d9 03 	lds	r22, 0x03D9
    241e:	70 91 da 03 	lds	r23, 0x03DA
    2422:	37 fd       	sbrc	r19, 7
    2424:	0a c0       	rjmp	.+20     	; 0x243a <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    2426:	cf 01       	movw	r24, r30
    2428:	aa 27       	eor	r26, r26
    242a:	97 fd       	sbrc	r25, 7
    242c:	a0 95       	com	r26
    242e:	ba 2f       	mov	r27, r26
    2430:	48 0f       	add	r20, r24
    2432:	59 1f       	adc	r21, r25
    2434:	6a 1f       	adc	r22, r26
    2436:	7b 1f       	adc	r23, r27
    2438:	09 c0       	rjmp	.+18     	; 0x244c <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    243a:	cf 01       	movw	r24, r30
    243c:	aa 27       	eor	r26, r26
    243e:	97 fd       	sbrc	r25, 7
    2440:	a0 95       	com	r26
    2442:	ba 2f       	mov	r27, r26
    2444:	48 1b       	sub	r20, r24
    2446:	59 0b       	sbc	r21, r25
    2448:	6a 0b       	sbc	r22, r26
    244a:	7b 0b       	sbc	r23, r27
    244c:	40 93 d7 03 	sts	0x03D7, r20
    2450:	50 93 d8 03 	sts	0x03D8, r21
    2454:	60 93 d9 03 	sts	0x03D9, r22
    2458:	70 93 da 03 	sts	0x03DA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    245c:	80 91 16 02 	lds	r24, 0x0216
    2460:	81 30       	cpi	r24, 0x01	; 1
    2462:	29 f4       	brne	.+10     	; 0x246e <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2464:	83 e0       	ldi	r24, 0x03	; 3
    2466:	94 e0       	ldi	r25, 0x04	; 4
    2468:	0e 94 56 19 	call	0x32ac	; 0x32ac <start_horizontal_speed_control_right>
    246c:	04 c0       	rjmp	.+8      	; 0x2476 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    246e:	83 e0       	ldi	r24, 0x03	; 3
    2470:	94 e0       	ldi	r25, 0x04	; 4
    2472:	0e 94 3b 18 	call	0x3076	; 0x3076 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2476:	20 91 03 04 	lds	r18, 0x0403
    247a:	30 91 04 04 	lds	r19, 0x0404
    247e:	30 93 f4 03 	sts	0x03F4, r19
    2482:	20 93 f3 03 	sts	0x03F3, r18

		if(pwm_right > 0) {
    2486:	12 16       	cp	r1, r18
    2488:	13 06       	cpc	r1, r19
    248a:	2c f4       	brge	.+10     	; 0x2496 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    248c:	30 93 99 00 	sts	0x0099, r19
    2490:	20 93 98 00 	sts	0x0098, r18
    2494:	08 95       	ret
		} else if(pwm_right < 0) {
    2496:	21 15       	cp	r18, r1
    2498:	31 05       	cpc	r19, r1
    249a:	49 f0       	breq	.+18     	; 0x24ae <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    249c:	88 27       	eor	r24, r24
    249e:	99 27       	eor	r25, r25
    24a0:	82 1b       	sub	r24, r18
    24a2:	93 0b       	sbc	r25, r19
    24a4:	90 93 9b 00 	sts	0x009B, r25
    24a8:	80 93 9a 00 	sts	0x009A, r24
    24ac:	08 95       	ret
		} else {
			OCR3A = 0;
    24ae:	10 92 99 00 	sts	0x0099, r1
    24b2:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    24b6:	10 92 9b 00 	sts	0x009B, r1
    24ba:	10 92 9a 00 	sts	0x009A, r1
    24be:	08 95       	ret

000024c0 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    24c0:	85 b7       	in	r24, 0x35	; 53
    24c2:	80 61       	ori	r24, 0x10	; 16
    24c4:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    24c6:	9f ef       	ldi	r25, 0xFF	; 255
    24c8:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    24ca:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    24cc:	87 ef       	ldi	r24, 0xF7	; 247
    24ce:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    24d0:	80 ee       	ldi	r24, 0xE0	; 224
    24d2:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    24d4:	80 ef       	ldi	r24, 0xF0	; 240
    24d6:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    24d8:	80 eb       	ldi	r24, 0xB0	; 176
    24da:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    24dc:	8c ef       	ldi	r24, 0xFC	; 252
    24de:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    24e0:	83 e0       	ldi	r24, 0x03	; 3
    24e2:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    24e4:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    24e6:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    24e8:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    24ea:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    24ec:	90 91 3d 05 	lds	r25, 0x053D
    24f0:	99 23       	and	r25, r25
    24f2:	11 f0       	breq	.+4      	; 0x24f8 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    24f4:	91 30       	cpi	r25, 0x01	; 1
    24f6:	11 f4       	brne	.+4      	; 0x24fc <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    24f8:	14 ba       	out	0x14, r1	; 20
    24fa:	04 c0       	rjmp	.+8      	; 0x2504 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    24fc:	92 30       	cpi	r25, 0x02	; 2
    24fe:	11 f4       	brne	.+4      	; 0x2504 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2500:	88 e0       	ldi	r24, 0x08	; 8
    2502:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2504:	8f ef       	ldi	r24, 0xFF	; 255
    2506:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    250a:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    250e:	8f e0       	ldi	r24, 0x0F	; 15
    2510:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2514:	99 23       	and	r25, r25
    2516:	29 f4       	brne	.+10     	; 0x2522 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    2518:	80 91 05 01 	lds	r24, 0x0105
    251c:	10 92 05 01 	sts	0x0105, r1
    2520:	06 c0       	rjmp	.+12     	; 0x252e <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2522:	91 30       	cpi	r25, 0x01	; 1
    2524:	11 f0       	breq	.+4      	; 0x252a <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2526:	92 30       	cpi	r25, 0x02	; 2
    2528:	11 f4       	brne	.+4      	; 0x252e <initPortsIO+0x6e>
		PORTJ = 0x0F;
    252a:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    252e:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2532:	8f ef       	ldi	r24, 0xFF	; 255
    2534:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2538:	99 23       	and	r25, r25
    253a:	11 f0       	breq	.+4      	; 0x2540 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    253c:	91 30       	cpi	r25, 0x01	; 1
    253e:	19 f4       	brne	.+6      	; 0x2546 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2540:	10 92 0b 01 	sts	0x010B, r1
    2544:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2546:	92 30       	cpi	r25, 0x02	; 2
    2548:	19 f4       	brne	.+6      	; 0x2550 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    254a:	87 ef       	ldi	r24, 0xF7	; 247
    254c:	80 93 0b 01 	sts	0x010B, r24
    2550:	08 95       	ret

00002552 <computeAngle>:

	}

}

void computeAngle() {
    2552:	ef 92       	push	r14
    2554:	ff 92       	push	r15
    2556:	0f 93       	push	r16
    2558:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    255a:	80 91 1f 05 	lds	r24, 0x051F
    255e:	90 91 20 05 	lds	r25, 0x0520
    2562:	97 ff       	sbrs	r25, 7
    2564:	03 c0       	rjmp	.+6      	; 0x256c <computeAngle+0x1a>
    2566:	90 95       	com	r25
    2568:	81 95       	neg	r24
    256a:	9f 4f       	sbci	r25, 0xFF	; 255
    256c:	40 97       	sbiw	r24, 0x10	; 16
    256e:	20 f4       	brcc	.+8      	; 0x2578 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	80 93 15 02 	sts	0x0215, r24
    2576:	02 c0       	rjmp	.+4      	; 0x257c <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    2578:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    257c:	80 91 14 02 	lds	r24, 0x0214
    2580:	90 91 15 02 	lds	r25, 0x0215
    2584:	89 17       	cp	r24, r25
    2586:	61 f4       	brne	.+24     	; 0x25a0 <computeAngle+0x4e>
		timesInSamePos++;
    2588:	80 91 2f 05 	lds	r24, 0x052F
    258c:	8f 5f       	subi	r24, 0xFF	; 255
    258e:	80 93 2f 05 	sts	0x052F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2592:	85 30       	cpi	r24, 0x05	; 5
    2594:	38 f0       	brcs	.+14     	; 0x25a4 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    2596:	10 92 2f 05 	sts	0x052F, r1
			robotPosition = currPosition;
    259a:	90 93 16 02 	sts	0x0216, r25
    259e:	02 c0       	rjmp	.+4      	; 0x25a4 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    25a0:	10 92 2f 05 	sts	0x052F, r1
	}
	prevPosition = currPosition;
    25a4:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    25a8:	60 91 1b 05 	lds	r22, 0x051B
    25ac:	70 91 1c 05 	lds	r23, 0x051C
    25b0:	88 27       	eor	r24, r24
    25b2:	77 fd       	sbrc	r23, 7
    25b4:	80 95       	com	r24
    25b6:	98 2f       	mov	r25, r24
    25b8:	0e 94 94 1e 	call	0x3d28	; 0x3d28 <__floatsisf>
    25bc:	7b 01       	movw	r14, r22
    25be:	8c 01       	movw	r16, r24
    25c0:	60 91 1d 05 	lds	r22, 0x051D
    25c4:	70 91 1e 05 	lds	r23, 0x051E
    25c8:	88 27       	eor	r24, r24
    25ca:	77 fd       	sbrc	r23, 7
    25cc:	80 95       	com	r24
    25ce:	98 2f       	mov	r25, r24
    25d0:	0e 94 94 1e 	call	0x3d28	; 0x3d28 <__floatsisf>
    25d4:	9b 01       	movw	r18, r22
    25d6:	ac 01       	movw	r20, r24
    25d8:	c8 01       	movw	r24, r16
    25da:	b7 01       	movw	r22, r14
    25dc:	0e 94 d9 21 	call	0x43b2	; 0x43b2 <atan2>
    25e0:	21 ee       	ldi	r18, 0xE1	; 225
    25e2:	3e e2       	ldi	r19, 0x2E	; 46
    25e4:	45 e6       	ldi	r20, 0x65	; 101
    25e6:	52 e4       	ldi	r21, 0x42	; 66
    25e8:	0e 94 9a 1d 	call	0x3b34	; 0x3b34 <__mulsf3>
    25ec:	0e 94 f2 1e 	call	0x3de4	; 0x3de4 <__fixsfsi>
    25f0:	cb 01       	movw	r24, r22
    25f2:	70 93 2e 05 	sts	0x052E, r23
    25f6:	60 93 2d 05 	sts	0x052D, r22

	if(currentAngle < 0) {
    25fa:	77 ff       	sbrs	r23, 7
    25fc:	06 c0       	rjmp	.+12     	; 0x260a <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    25fe:	88 59       	subi	r24, 0x98	; 152
    2600:	9e 4f       	sbci	r25, 0xFE	; 254
    2602:	90 93 2e 05 	sts	0x052E, r25
    2606:	80 93 2d 05 	sts	0x052D, r24
	}

}
    260a:	1f 91       	pop	r17
    260c:	0f 91       	pop	r16
    260e:	ff 90       	pop	r15
    2610:	ef 90       	pop	r14
    2612:	08 95       	ret

00002614 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2614:	80 91 1a 05 	lds	r24, 0x051A
    2618:	88 23       	and	r24, r24
    261a:	09 f0       	breq	.+2      	; 0x261e <readAccelXYZ_2+0xa>
    261c:	70 c0       	rjmp	.+224    	; 0x26fe <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    261e:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2622:	80 93 32 05 	sts	0x0532, r24
    2626:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    262a:	80 93 33 05 	sts	0x0533, r24
    262e:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2632:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2636:	0e 94 df 1b 	call	0x37be	; 0x37be <i2c_readNak>
    263a:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    263e:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2642:	80 91 6e 05 	lds	r24, 0x056E
    2646:	40 91 33 05 	lds	r20, 0x0533
    264a:	70 91 32 05 	lds	r23, 0x0532
    264e:	50 91 35 05 	lds	r21, 0x0535
    2652:	60 91 34 05 	lds	r22, 0x0534
    2656:	88 23       	and	r24, r24
    2658:	19 f1       	breq	.+70     	; 0x26a0 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    265a:	80 91 31 05 	lds	r24, 0x0531
    265e:	99 27       	eor	r25, r25
    2660:	87 fd       	sbrc	r24, 7
    2662:	90 95       	com	r25
    2664:	98 2f       	mov	r25, r24
    2666:	88 27       	eor	r24, r24
    2668:	20 91 30 05 	lds	r18, 0x0530
    266c:	33 27       	eor	r19, r19
    266e:	27 fd       	sbrc	r18, 7
    2670:	30 95       	com	r19
    2672:	82 2b       	or	r24, r18
    2674:	93 2b       	or	r25, r19
    2676:	90 93 1c 05 	sts	0x051C, r25
    267a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    267e:	84 2f       	mov	r24, r20
    2680:	99 27       	eor	r25, r25
    2682:	87 fd       	sbrc	r24, 7
    2684:	90 95       	com	r25
    2686:	98 2f       	mov	r25, r24
    2688:	88 27       	eor	r24, r24
    268a:	27 2f       	mov	r18, r23
    268c:	33 27       	eor	r19, r19
    268e:	27 fd       	sbrc	r18, 7
    2690:	30 95       	com	r19
    2692:	82 2b       	or	r24, r18
    2694:	93 2b       	or	r25, r19
    2696:	90 93 1e 05 	sts	0x051E, r25
    269a:	80 93 1d 05 	sts	0x051D, r24
    269e:	6d c0       	rjmp	.+218    	; 0x277a <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    26a0:	20 91 31 05 	lds	r18, 0x0531
    26a4:	33 27       	eor	r19, r19
    26a6:	27 fd       	sbrc	r18, 7
    26a8:	30 95       	com	r19
    26aa:	32 2f       	mov	r19, r18
    26ac:	22 27       	eor	r18, r18
    26ae:	80 91 30 05 	lds	r24, 0x0530
    26b2:	99 27       	eor	r25, r25
    26b4:	87 fd       	sbrc	r24, 7
    26b6:	90 95       	com	r25
    26b8:	28 2b       	or	r18, r24
    26ba:	39 2b       	or	r19, r25
    26bc:	80 91 21 05 	lds	r24, 0x0521
    26c0:	90 91 22 05 	lds	r25, 0x0522
    26c4:	28 1b       	sub	r18, r24
    26c6:	39 0b       	sbc	r19, r25
    26c8:	30 93 1c 05 	sts	0x051C, r19
    26cc:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    26d0:	84 2f       	mov	r24, r20
    26d2:	99 27       	eor	r25, r25
    26d4:	87 fd       	sbrc	r24, 7
    26d6:	90 95       	com	r25
    26d8:	98 2f       	mov	r25, r24
    26da:	88 27       	eor	r24, r24
    26dc:	27 2f       	mov	r18, r23
    26de:	33 27       	eor	r19, r19
    26e0:	27 fd       	sbrc	r18, 7
    26e2:	30 95       	com	r19
    26e4:	82 2b       	or	r24, r18
    26e6:	93 2b       	or	r25, r19
    26e8:	20 91 23 05 	lds	r18, 0x0523
    26ec:	30 91 24 05 	lds	r19, 0x0524
    26f0:	82 1b       	sub	r24, r18
    26f2:	93 0b       	sbc	r25, r19
    26f4:	90 93 1e 05 	sts	0x051E, r25
    26f8:	80 93 1d 05 	sts	0x051D, r24
    26fc:	7a c0       	rjmp	.+244    	; 0x27f2 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    26fe:	81 30       	cpi	r24, 0x01	; 1
    2700:	09 f0       	breq	.+2      	; 0x2704 <readAccelXYZ_2+0xf0>
    2702:	8e c0       	rjmp	.+284    	; 0x2820 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2704:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2708:	80 93 33 05 	sts	0x0533, r24
    270c:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2710:	80 93 34 05 	sts	0x0534, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2714:	0e 94 df 1b 	call	0x37be	; 0x37be <i2c_readNak>
    2718:	80 93 35 05 	sts	0x0535, r24
		i2c_stop();													// set stop conditon = release bus
    271c:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2720:	80 91 6e 05 	lds	r24, 0x056E
    2724:	40 91 33 05 	lds	r20, 0x0533
    2728:	50 91 35 05 	lds	r21, 0x0535
    272c:	60 91 34 05 	lds	r22, 0x0534
    2730:	88 23       	and	r24, r24
    2732:	81 f1       	breq	.+96     	; 0x2794 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2734:	80 91 31 05 	lds	r24, 0x0531
    2738:	99 27       	eor	r25, r25
    273a:	87 fd       	sbrc	r24, 7
    273c:	90 95       	com	r25
    273e:	98 2f       	mov	r25, r24
    2740:	88 27       	eor	r24, r24
    2742:	20 91 30 05 	lds	r18, 0x0530
    2746:	33 27       	eor	r19, r19
    2748:	27 fd       	sbrc	r18, 7
    274a:	30 95       	com	r19
    274c:	82 2b       	or	r24, r18
    274e:	93 2b       	or	r25, r19
    2750:	90 93 1c 05 	sts	0x051C, r25
    2754:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2758:	24 2f       	mov	r18, r20
    275a:	33 27       	eor	r19, r19
    275c:	27 fd       	sbrc	r18, 7
    275e:	30 95       	com	r19
    2760:	32 2f       	mov	r19, r18
    2762:	22 27       	eor	r18, r18
    2764:	80 91 32 05 	lds	r24, 0x0532
    2768:	99 27       	eor	r25, r25
    276a:	87 fd       	sbrc	r24, 7
    276c:	90 95       	com	r25
    276e:	28 2b       	or	r18, r24
    2770:	39 2b       	or	r19, r25
    2772:	30 93 1e 05 	sts	0x051E, r19
    2776:	20 93 1d 05 	sts	0x051D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    277a:	85 2f       	mov	r24, r21
    277c:	99 27       	eor	r25, r25
    277e:	87 fd       	sbrc	r24, 7
    2780:	90 95       	com	r25
    2782:	98 2f       	mov	r25, r24
    2784:	88 27       	eor	r24, r24
    2786:	26 2f       	mov	r18, r22
    2788:	33 27       	eor	r19, r19
    278a:	27 fd       	sbrc	r18, 7
    278c:	30 95       	com	r19
    278e:	82 2b       	or	r24, r18
    2790:	93 2b       	or	r25, r19
    2792:	41 c0       	rjmp	.+130    	; 0x2816 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2794:	20 91 31 05 	lds	r18, 0x0531
    2798:	33 27       	eor	r19, r19
    279a:	27 fd       	sbrc	r18, 7
    279c:	30 95       	com	r19
    279e:	32 2f       	mov	r19, r18
    27a0:	22 27       	eor	r18, r18
    27a2:	80 91 30 05 	lds	r24, 0x0530
    27a6:	99 27       	eor	r25, r25
    27a8:	87 fd       	sbrc	r24, 7
    27aa:	90 95       	com	r25
    27ac:	28 2b       	or	r18, r24
    27ae:	39 2b       	or	r19, r25
    27b0:	80 91 21 05 	lds	r24, 0x0521
    27b4:	90 91 22 05 	lds	r25, 0x0522
    27b8:	28 1b       	sub	r18, r24
    27ba:	39 0b       	sbc	r19, r25
    27bc:	30 93 1c 05 	sts	0x051C, r19
    27c0:	20 93 1b 05 	sts	0x051B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    27c4:	24 2f       	mov	r18, r20
    27c6:	33 27       	eor	r19, r19
    27c8:	27 fd       	sbrc	r18, 7
    27ca:	30 95       	com	r19
    27cc:	32 2f       	mov	r19, r18
    27ce:	22 27       	eor	r18, r18
    27d0:	80 91 32 05 	lds	r24, 0x0532
    27d4:	99 27       	eor	r25, r25
    27d6:	87 fd       	sbrc	r24, 7
    27d8:	90 95       	com	r25
    27da:	28 2b       	or	r18, r24
    27dc:	39 2b       	or	r19, r25
    27de:	80 91 23 05 	lds	r24, 0x0523
    27e2:	90 91 24 05 	lds	r25, 0x0524
    27e6:	28 1b       	sub	r18, r24
    27e8:	39 0b       	sbc	r19, r25
    27ea:	30 93 1e 05 	sts	0x051E, r19
    27ee:	20 93 1d 05 	sts	0x051D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    27f2:	85 2f       	mov	r24, r21
    27f4:	99 27       	eor	r25, r25
    27f6:	87 fd       	sbrc	r24, 7
    27f8:	90 95       	com	r25
    27fa:	98 2f       	mov	r25, r24
    27fc:	88 27       	eor	r24, r24
    27fe:	26 2f       	mov	r18, r22
    2800:	33 27       	eor	r19, r19
    2802:	27 fd       	sbrc	r18, 7
    2804:	30 95       	com	r19
    2806:	82 2b       	or	r24, r18
    2808:	93 2b       	or	r25, r19
    280a:	20 91 25 05 	lds	r18, 0x0525
    280e:	30 91 26 05 	lds	r19, 0x0526
    2812:	82 1b       	sub	r24, r18
    2814:	93 0b       	sbc	r25, r19
    2816:	90 93 20 05 	sts	0x0520, r25
    281a:	80 93 1f 05 	sts	0x051F, r24
    281e:	08 95       	ret
		}

	} else {

		accX = 0;
    2820:	10 92 1c 05 	sts	0x051C, r1
    2824:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2828:	10 92 1e 05 	sts	0x051E, r1
    282c:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2830:	10 92 20 05 	sts	0x0520, r1
    2834:	10 92 1f 05 	sts	0x051F, r1
    2838:	08 95       	ret

0000283a <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    283a:	80 91 13 02 	lds	r24, 0x0213
    283e:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2842:	88 23       	and	r24, r24
    2844:	e1 f4       	brne	.+56     	; 0x287e <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2846:	8d e2       	ldi	r24, 0x2D	; 45
    2848:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_write(0x08);	// measurement mode
    284c:	88 e0       	ldi	r24, 0x08	; 8
    284e:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2852:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2856:	80 91 13 02 	lds	r24, 0x0213
    285a:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    285e:	88 23       	and	r24, r24
    2860:	71 f4       	brne	.+28     	; 0x287e <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2862:	81 e3       	ldi	r24, 0x31	; 49
    2864:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    2868:	80 e0       	ldi	r24, 0x00	; 0
    286a:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    286e:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2872:	80 91 13 02 	lds	r24, 0x0213
    2876:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    287a:	88 23       	and	r24, r24
    287c:	21 f0       	breq	.+8      	; 0x2886 <initADXL345+0x4c>
        i2c_stop();
    287e:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    2882:	81 e0       	ldi	r24, 0x01	; 1
    2884:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2886:	8c e2       	ldi	r24, 0x2C	; 44
    2888:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    288c:	89 e0       	ldi	r24, 0x09	; 9
    288e:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2892:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    2896:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    2898:	08 95       	ret

0000289a <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    289a:	80 91 13 02 	lds	r24, 0x0213
    289e:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28a2:	88 23       	and	r24, r24
    28a4:	21 f0       	breq	.+8      	; 0x28ae <initMMA7455L+0x14>
        i2c_stop();
    28a6:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    28aa:	81 e0       	ldi	r24, 0x01	; 1
    28ac:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    28ae:	86 e1       	ldi	r24, 0x16	; 22
    28b0:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    28b4:	85 e4       	ldi	r24, 0x45	; 69
    28b6:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28ba:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>
    28be:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    28c0:	08 95       	ret

000028c2 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    28c2:	80 91 1a 05 	lds	r24, 0x051A
    28c6:	88 23       	and	r24, r24
    28c8:	a9 f4       	brne	.+42     	; 0x28f4 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    28ca:	80 91 13 02 	lds	r24, 0x0213
    28ce:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    28d2:	80 e0       	ldi	r24, 0x00	; 0
    28d4:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    28d8:	80 91 13 02 	lds	r24, 0x0213
    28dc:	8f 5f       	subi	r24, 0xFF	; 255
    28de:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    28e2:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    28e6:	80 93 30 05 	sts	0x0530, r24
    28ea:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    28ee:	80 93 31 05 	sts	0x0531, r24
    28f2:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    28f4:	81 30       	cpi	r24, 0x01	; 1
    28f6:	c9 f4       	brne	.+50     	; 0x292a <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    28f8:	80 91 13 02 	lds	r24, 0x0213
    28fc:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2900:	82 e3       	ldi	r24, 0x32	; 50
    2902:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2906:	80 91 13 02 	lds	r24, 0x0213
    290a:	8f 5f       	subi	r24, 0xFF	; 255
    290c:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2910:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2914:	80 93 30 05 	sts	0x0530, r24
    2918:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    291c:	80 93 31 05 	sts	0x0531, r24
    2920:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2924:	80 93 32 05 	sts	0x0532, r24
    2928:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    292a:	10 92 1c 05 	sts	0x051C, r1
    292e:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2932:	10 92 1e 05 	sts	0x051E, r1
    2936:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    293a:	10 92 20 05 	sts	0x0520, r1
    293e:	10 92 1f 05 	sts	0x051F, r1
    2942:	08 95       	ret

00002944 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2944:	ef 92       	push	r14
    2946:	ff 92       	push	r15
    2948:	0f 93       	push	r16
    294a:	1f 93       	push	r17
    294c:	df 93       	push	r29
    294e:	cf 93       	push	r28
    2950:	00 d0       	rcall	.+0      	; 0x2952 <readAccelXYZ+0xe>
    2952:	00 d0       	rcall	.+0      	; 0x2954 <readAccelXYZ+0x10>
    2954:	cd b7       	in	r28, 0x3d	; 61
    2956:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2958:	80 91 1a 05 	lds	r24, 0x051A
    295c:	88 23       	and	r24, r24
    295e:	71 f5       	brne	.+92     	; 0x29bc <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2960:	80 91 13 02 	lds	r24, 0x0213
    2964:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2968:	80 e0       	ldi	r24, 0x00	; 0
    296a:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    296e:	80 91 13 02 	lds	r24, 0x0213
    2972:	8f 5f       	subi	r24, 0xFF	; 255
    2974:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_rep_start>
    2978:	8e 01       	movw	r16, r28
    297a:	0f 5f       	subi	r16, 0xFF	; 255
    297c:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    297e:	96 e0       	ldi	r25, 0x06	; 6
    2980:	e9 2e       	mov	r14, r25
    2982:	f1 2c       	mov	r15, r1
    2984:	ec 0e       	add	r14, r28
    2986:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2988:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    298c:	f8 01       	movw	r30, r16
    298e:	81 93       	st	Z+, r24
    2990:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2992:	ee 15       	cp	r30, r14
    2994:	ff 05       	cpc	r31, r15
    2996:	c1 f7       	brne	.-16     	; 0x2988 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2998:	0e 94 df 1b 	call	0x37be	; 0x37be <i2c_readNak>
    299c:	18 2f       	mov	r17, r24
    299e:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    29a0:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    29a4:	80 91 6e 05 	lds	r24, 0x056E
    29a8:	9a 81       	ldd	r25, Y+2	; 0x02
    29aa:	29 81       	ldd	r18, Y+1	; 0x01
    29ac:	4c 81       	ldd	r20, Y+4	; 0x04
    29ae:	5b 81       	ldd	r21, Y+3	; 0x03
    29b0:	61 2f       	mov	r22, r17
    29b2:	77 27       	eor	r23, r23
    29b4:	67 fd       	sbrc	r22, 7
    29b6:	70 95       	com	r23
    29b8:	ed 81       	ldd	r30, Y+5	; 0x05
    29ba:	30 c0       	rjmp	.+96     	; 0x2a1c <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    29bc:	81 30       	cpi	r24, 0x01	; 1
    29be:	09 f0       	breq	.+2      	; 0x29c2 <readAccelXYZ+0x7e>
    29c0:	95 c0       	rjmp	.+298    	; 0x2aec <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    29c2:	80 91 13 02 	lds	r24, 0x0213
    29c6:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    29ca:	82 e3       	ldi	r24, 0x32	; 50
    29cc:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29d0:	80 91 13 02 	lds	r24, 0x0213
    29d4:	8f 5f       	subi	r24, 0xFF	; 255
    29d6:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_rep_start>
    29da:	8e 01       	movw	r16, r28
    29dc:	0f 5f       	subi	r16, 0xFF	; 255
    29de:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29e0:	86 e0       	ldi	r24, 0x06	; 6
    29e2:	e8 2e       	mov	r14, r24
    29e4:	f1 2c       	mov	r15, r1
    29e6:	ec 0e       	add	r14, r28
    29e8:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29ea:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    29ee:	f8 01       	movw	r30, r16
    29f0:	81 93       	st	Z+, r24
    29f2:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    29f4:	ee 15       	cp	r30, r14
    29f6:	ff 05       	cpc	r31, r15
    29f8:	c1 f7       	brne	.-16     	; 0x29ea <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    29fa:	0e 94 df 1b 	call	0x37be	; 0x37be <i2c_readNak>
    29fe:	18 2f       	mov	r17, r24
    2a00:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a02:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a06:	80 91 6e 05 	lds	r24, 0x056E
    2a0a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a0c:	29 81       	ldd	r18, Y+1	; 0x01
    2a0e:	4c 81       	ldd	r20, Y+4	; 0x04
    2a10:	5b 81       	ldd	r21, Y+3	; 0x03
    2a12:	ed 81       	ldd	r30, Y+5	; 0x05
    2a14:	61 2f       	mov	r22, r17
    2a16:	77 27       	eor	r23, r23
    2a18:	67 fd       	sbrc	r22, 7
    2a1a:	70 95       	com	r23
    2a1c:	88 23       	and	r24, r24
    2a1e:	41 f1       	breq	.+80     	; 0x2a70 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a20:	89 2f       	mov	r24, r25
    2a22:	99 27       	eor	r25, r25
    2a24:	87 fd       	sbrc	r24, 7
    2a26:	90 95       	com	r25
    2a28:	98 2f       	mov	r25, r24
    2a2a:	88 27       	eor	r24, r24
    2a2c:	33 27       	eor	r19, r19
    2a2e:	27 fd       	sbrc	r18, 7
    2a30:	30 95       	com	r19
    2a32:	82 2b       	or	r24, r18
    2a34:	93 2b       	or	r25, r19
    2a36:	90 93 1c 05 	sts	0x051C, r25
    2a3a:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2a3e:	84 2f       	mov	r24, r20
    2a40:	99 27       	eor	r25, r25
    2a42:	87 fd       	sbrc	r24, 7
    2a44:	90 95       	com	r25
    2a46:	98 2f       	mov	r25, r24
    2a48:	88 27       	eor	r24, r24
    2a4a:	25 2f       	mov	r18, r21
    2a4c:	33 27       	eor	r19, r19
    2a4e:	27 fd       	sbrc	r18, 7
    2a50:	30 95       	com	r19
    2a52:	82 2b       	or	r24, r18
    2a54:	93 2b       	or	r25, r19
    2a56:	90 93 1e 05 	sts	0x051E, r25
    2a5a:	80 93 1d 05 	sts	0x051D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2a5e:	96 2f       	mov	r25, r22
    2a60:	88 27       	eor	r24, r24
    2a62:	2e 2f       	mov	r18, r30
    2a64:	33 27       	eor	r19, r19
    2a66:	27 fd       	sbrc	r18, 7
    2a68:	30 95       	com	r19
    2a6a:	82 2b       	or	r24, r18
    2a6c:	93 2b       	or	r25, r19
    2a6e:	39 c0       	rjmp	.+114    	; 0x2ae2 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2a70:	89 2f       	mov	r24, r25
    2a72:	99 27       	eor	r25, r25
    2a74:	87 fd       	sbrc	r24, 7
    2a76:	90 95       	com	r25
    2a78:	98 2f       	mov	r25, r24
    2a7a:	88 27       	eor	r24, r24
    2a7c:	33 27       	eor	r19, r19
    2a7e:	27 fd       	sbrc	r18, 7
    2a80:	30 95       	com	r19
    2a82:	82 2b       	or	r24, r18
    2a84:	93 2b       	or	r25, r19
    2a86:	20 91 21 05 	lds	r18, 0x0521
    2a8a:	30 91 22 05 	lds	r19, 0x0522
    2a8e:	82 1b       	sub	r24, r18
    2a90:	93 0b       	sbc	r25, r19
    2a92:	90 93 1c 05 	sts	0x051C, r25
    2a96:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2a9a:	84 2f       	mov	r24, r20
    2a9c:	99 27       	eor	r25, r25
    2a9e:	87 fd       	sbrc	r24, 7
    2aa0:	90 95       	com	r25
    2aa2:	98 2f       	mov	r25, r24
    2aa4:	88 27       	eor	r24, r24
    2aa6:	25 2f       	mov	r18, r21
    2aa8:	33 27       	eor	r19, r19
    2aaa:	27 fd       	sbrc	r18, 7
    2aac:	30 95       	com	r19
    2aae:	82 2b       	or	r24, r18
    2ab0:	93 2b       	or	r25, r19
    2ab2:	20 91 23 05 	lds	r18, 0x0523
    2ab6:	30 91 24 05 	lds	r19, 0x0524
    2aba:	82 1b       	sub	r24, r18
    2abc:	93 0b       	sbc	r25, r19
    2abe:	90 93 1e 05 	sts	0x051E, r25
    2ac2:	80 93 1d 05 	sts	0x051D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2ac6:	96 2f       	mov	r25, r22
    2ac8:	88 27       	eor	r24, r24
    2aca:	2e 2f       	mov	r18, r30
    2acc:	33 27       	eor	r19, r19
    2ace:	27 fd       	sbrc	r18, 7
    2ad0:	30 95       	com	r19
    2ad2:	82 2b       	or	r24, r18
    2ad4:	93 2b       	or	r25, r19
    2ad6:	20 91 25 05 	lds	r18, 0x0525
    2ada:	30 91 26 05 	lds	r19, 0x0526
    2ade:	82 1b       	sub	r24, r18
    2ae0:	93 0b       	sbc	r25, r19
    2ae2:	90 93 20 05 	sts	0x0520, r25
    2ae6:	80 93 1f 05 	sts	0x051F, r24
    2aea:	0c c0       	rjmp	.+24     	; 0x2b04 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2aec:	10 92 1c 05 	sts	0x051C, r1
    2af0:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2af4:	10 92 1e 05 	sts	0x051E, r1
    2af8:	10 92 1d 05 	sts	0x051D, r1
		accZ = 0;
    2afc:	10 92 20 05 	sts	0x0520, r1
    2b00:	10 92 1f 05 	sts	0x051F, r1

	}

}
    2b04:	26 96       	adiw	r28, 0x06	; 6
    2b06:	0f b6       	in	r0, 0x3f	; 63
    2b08:	f8 94       	cli
    2b0a:	de bf       	out	0x3e, r29	; 62
    2b0c:	0f be       	out	0x3f, r0	; 63
    2b0e:	cd bf       	out	0x3d, r28	; 61
    2b10:	cf 91       	pop	r28
    2b12:	df 91       	pop	r29
    2b14:	1f 91       	pop	r17
    2b16:	0f 91       	pop	r16
    2b18:	ff 90       	pop	r15
    2b1a:	ef 90       	pop	r14
    2b1c:	08 95       	ret

00002b1e <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b1e:	ef 92       	push	r14
    2b20:	ff 92       	push	r15
    2b22:	0f 93       	push	r16
    2b24:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b26:	80 91 1a 05 	lds	r24, 0x051A
    2b2a:	88 23       	and	r24, r24
    2b2c:	31 f4       	brne	.+12     	; 0x2b3a <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b2e:	80 91 13 02 	lds	r24, 0x0213
    2b32:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2b36:	80 e0       	ldi	r24, 0x00	; 0
    2b38:	08 c0       	rjmp	.+16     	; 0x2b4a <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2b3a:	81 30       	cpi	r24, 0x01	; 1
    2b3c:	09 f0       	breq	.+2      	; 0x2b40 <readAccelXY+0x22>
    2b3e:	58 c0       	rjmp	.+176    	; 0x2bf0 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2b40:	80 91 13 02 	lds	r24, 0x0213
    2b44:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2b48:	82 e3       	ldi	r24, 0x32	; 50
    2b4a:	0e 94 c3 1b 	call	0x3786	; 0x3786 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2b4e:	80 91 13 02 	lds	r24, 0x0213
    2b52:	8f 5f       	subi	r24, 0xFF	; 255
    2b54:	0e 94 b8 1b 	call	0x3770	; 0x3770 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2b58:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2b5c:	e8 2e       	mov	r14, r24
    2b5e:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2b62:	08 2f       	mov	r16, r24
    2b64:	0e 94 d5 1b 	call	0x37aa	; 0x37aa <i2c_readAck>
    2b68:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2b6a:	0e 94 df 1b 	call	0x37be	; 0x37be <i2c_readNak>
    2b6e:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2b70:	0e 94 bb 1b 	call	0x3776	; 0x3776 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2b74:	80 91 6e 05 	lds	r24, 0x056E
    2b78:	20 2f       	mov	r18, r16
    2b7a:	33 27       	eor	r19, r19
    2b7c:	27 fd       	sbrc	r18, 7
    2b7e:	30 95       	com	r19
    2b80:	4e 2d       	mov	r20, r14
    2b82:	55 27       	eor	r21, r21
    2b84:	47 fd       	sbrc	r20, 7
    2b86:	50 95       	com	r21
    2b88:	61 2f       	mov	r22, r17
    2b8a:	77 27       	eor	r23, r23
    2b8c:	67 fd       	sbrc	r22, 7
    2b8e:	70 95       	com	r23
    2b90:	ef 2d       	mov	r30, r15
    2b92:	ff 27       	eor	r31, r31
    2b94:	e7 fd       	sbrc	r30, 7
    2b96:	f0 95       	com	r31
    2b98:	88 23       	and	r24, r24
    2b9a:	69 f0       	breq	.+26     	; 0x2bb6 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2b9c:	92 2f       	mov	r25, r18
    2b9e:	88 27       	eor	r24, r24
    2ba0:	84 2b       	or	r24, r20
    2ba2:	95 2b       	or	r25, r21
    2ba4:	90 93 1c 05 	sts	0x051C, r25
    2ba8:	80 93 1b 05 	sts	0x051B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2bac:	96 2f       	mov	r25, r22
    2bae:	88 27       	eor	r24, r24
    2bb0:	8e 2b       	or	r24, r30
    2bb2:	9f 2b       	or	r25, r31
    2bb4:	18 c0       	rjmp	.+48     	; 0x2be6 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2bb6:	92 2f       	mov	r25, r18
    2bb8:	88 27       	eor	r24, r24
    2bba:	84 2b       	or	r24, r20
    2bbc:	95 2b       	or	r25, r21
    2bbe:	20 91 21 05 	lds	r18, 0x0521
    2bc2:	30 91 22 05 	lds	r19, 0x0522
    2bc6:	82 1b       	sub	r24, r18
    2bc8:	93 0b       	sbc	r25, r19
    2bca:	90 93 1c 05 	sts	0x051C, r25
    2bce:	80 93 1b 05 	sts	0x051B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2bd2:	96 2f       	mov	r25, r22
    2bd4:	88 27       	eor	r24, r24
    2bd6:	8e 2b       	or	r24, r30
    2bd8:	9f 2b       	or	r25, r31
    2bda:	20 91 23 05 	lds	r18, 0x0523
    2bde:	30 91 24 05 	lds	r19, 0x0524
    2be2:	82 1b       	sub	r24, r18
    2be4:	93 0b       	sbc	r25, r19
    2be6:	90 93 1e 05 	sts	0x051E, r25
    2bea:	80 93 1d 05 	sts	0x051D, r24
    2bee:	08 c0       	rjmp	.+16     	; 0x2c00 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2bf0:	10 92 1c 05 	sts	0x051C, r1
    2bf4:	10 92 1b 05 	sts	0x051B, r1
		accY = 0;
    2bf8:	10 92 1e 05 	sts	0x051E, r1
    2bfc:	10 92 1d 05 	sts	0x051D, r1

	}

}
    2c00:	1f 91       	pop	r17
    2c02:	0f 91       	pop	r16
    2c04:	ff 90       	pop	r15
    2c06:	ef 90       	pop	r14
    2c08:	08 95       	ret

00002c0a <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c0a:	0e 94 62 1b 	call	0x36c4	; 0x36c4 <i2c_init>

	ret = initMMA7455L();
    2c0e:	0e 94 4d 14 	call	0x289a	; 0x289a <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c12:	88 23       	and	r24, r24
    2c14:	89 f0       	breq	.+34     	; 0x2c38 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c16:	86 ea       	ldi	r24, 0xA6	; 166
    2c18:	90 e0       	ldi	r25, 0x00	; 0
    2c1a:	90 93 14 02 	sts	0x0214, r25
    2c1e:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c22:	0e 94 1d 14 	call	0x283a	; 0x283a <initADXL345>
		if(ret) {	// accelerometer not available
    2c26:	88 23       	and	r24, r24
    2c28:	21 f0       	breq	.+8      	; 0x2c32 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2c2a:	82 e0       	ldi	r24, 0x02	; 2
    2c2c:	80 93 1a 05 	sts	0x051A, r24
    2c30:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2c32:	81 e0       	ldi	r24, 0x01	; 1
    2c34:	80 93 1a 05 	sts	0x051A, r24
    2c38:	08 95       	ret

00002c3a <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2c3a:	0f 93       	push	r16
    2c3c:	1f 93       	push	r17
    2c3e:	cf 93       	push	r28
    2c40:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2c42:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2c46:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2c4a:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2c4e:	80 e0       	ldi	r24, 0x00	; 0
    2c50:	0e 94 bf 08 	call	0x117e	; 0x117e <updateRedLed>
	updateGreenLed(pwm_green);
    2c54:	80 91 0d 02 	lds	r24, 0x020D
    2c58:	0e 94 d5 08 	call	0x11aa	; 0x11aa <updateGreenLed>
	updateBlueLed(pwm_blue);
    2c5c:	80 91 0e 02 	lds	r24, 0x020E
    2c60:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <updateBlueLed>

	calibrationCycle = 0;
    2c64:	10 92 3c 05 	sts	0x053C, r1
    2c68:	10 92 3b 05 	sts	0x053B, r1
	startCalibration = 1;
    2c6c:	81 e0       	ldi	r24, 0x01	; 1
    2c6e:	80 93 6e 05 	sts	0x056E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2c72:	01 e0       	ldi	r16, 0x01	; 1
    2c74:	10 e0       	ldi	r17, 0x00	; 0
    2c76:	c8 c0       	rjmp	.+400    	; 0x2e08 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2c78:	0e 94 a2 14 	call	0x2944	; 0x2944 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2c7c:	60 91 3b 05 	lds	r22, 0x053B
    2c80:	70 91 3c 05 	lds	r23, 0x053C
    2c84:	61 31       	cpi	r22, 0x11	; 17
    2c86:	71 05       	cpc	r23, r1
    2c88:	0c f0       	brlt	.+2      	; 0x2c8c <calibrateSensors+0x52>
    2c8a:	74 c0       	rjmp	.+232    	; 0x2d74 <calibrateSensors+0x13a>

			if(proxUpdated) {
    2c8c:	80 91 c6 03 	lds	r24, 0x03C6
    2c90:	88 23       	and	r24, r24
    2c92:	09 f4       	brne	.+2      	; 0x2c96 <calibrateSensors+0x5c>
    2c94:	b9 c0       	rjmp	.+370    	; 0x2e08 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2c96:	10 92 c6 03 	sts	0x03C6, r1

				if(calibrationCycle==0) {		// reset all variables
    2c9a:	61 15       	cp	r22, r1
    2c9c:	71 05       	cpc	r23, r1
    2c9e:	f9 f4       	brne	.+62     	; 0x2cde <calibrateSensors+0xa4>
    2ca0:	ef e8       	ldi	r30, 0x8F	; 143
    2ca2:	f3 e0       	ldi	r31, 0x03	; 3
    2ca4:	a7 e7       	ldi	r26, 0x77	; 119
    2ca6:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2ca8:	11 92       	st	Z+, r1
    2caa:	11 92       	st	Z+, r1
    2cac:	11 92       	st	Z+, r1
    2cae:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2cb0:	1d 92       	st	X+, r1
    2cb2:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2cb4:	83 e0       	ldi	r24, 0x03	; 3
    2cb6:	ef 3b       	cpi	r30, 0xBF	; 191
    2cb8:	f8 07       	cpc	r31, r24
    2cba:	b1 f7       	brne	.-20     	; 0x2ca8 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2cbc:	10 92 28 05 	sts	0x0528, r1
    2cc0:	10 92 27 05 	sts	0x0527, r1
					accOffsetYSum = 0;
    2cc4:	10 92 2a 05 	sts	0x052A, r1
    2cc8:	10 92 29 05 	sts	0x0529, r1
					accOffsetZSum = 0;
    2ccc:	10 92 2c 05 	sts	0x052C, r1
    2cd0:	10 92 2b 05 	sts	0x052B, r1

					calibrationCycle++;
    2cd4:	10 93 3c 05 	sts	0x053C, r17
    2cd8:	00 93 3b 05 	sts	0x053B, r16
    2cdc:	95 c0       	rjmp	.+298    	; 0x2e08 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2cde:	ef e8       	ldi	r30, 0x8F	; 143
    2ce0:	f3 e0       	ldi	r31, 0x03	; 3
    2ce2:	cf e5       	ldi	r28, 0x5F	; 95
    2ce4:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2ce6:	29 91       	ld	r18, Y+
    2ce8:	39 91       	ld	r19, Y+
    2cea:	44 27       	eor	r20, r20
    2cec:	37 fd       	sbrc	r19, 7
    2cee:	40 95       	com	r20
    2cf0:	54 2f       	mov	r21, r20
    2cf2:	80 81       	ld	r24, Z
    2cf4:	91 81       	ldd	r25, Z+1	; 0x01
    2cf6:	a2 81       	ldd	r26, Z+2	; 0x02
    2cf8:	b3 81       	ldd	r27, Z+3	; 0x03
    2cfa:	82 0f       	add	r24, r18
    2cfc:	93 1f       	adc	r25, r19
    2cfe:	a4 1f       	adc	r26, r20
    2d00:	b5 1f       	adc	r27, r21
    2d02:	81 93       	st	Z+, r24
    2d04:	91 93       	st	Z+, r25
    2d06:	a1 93       	st	Z+, r26
    2d08:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d0a:	83 e0       	ldi	r24, 0x03	; 3
    2d0c:	ef 3b       	cpi	r30, 0xBF	; 191
    2d0e:	f8 07       	cpc	r31, r24
    2d10:	51 f7       	brne	.-44     	; 0x2ce6 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d12:	80 91 27 05 	lds	r24, 0x0527
    2d16:	90 91 28 05 	lds	r25, 0x0528
    2d1a:	20 91 1b 05 	lds	r18, 0x051B
    2d1e:	30 91 1c 05 	lds	r19, 0x051C
    2d22:	82 0f       	add	r24, r18
    2d24:	93 1f       	adc	r25, r19
    2d26:	90 93 28 05 	sts	0x0528, r25
    2d2a:	80 93 27 05 	sts	0x0527, r24
				accOffsetYSum += accY;
    2d2e:	80 91 29 05 	lds	r24, 0x0529
    2d32:	90 91 2a 05 	lds	r25, 0x052A
    2d36:	20 91 1d 05 	lds	r18, 0x051D
    2d3a:	30 91 1e 05 	lds	r19, 0x051E
    2d3e:	82 0f       	add	r24, r18
    2d40:	93 1f       	adc	r25, r19
    2d42:	90 93 2a 05 	sts	0x052A, r25
    2d46:	80 93 29 05 	sts	0x0529, r24
				accOffsetZSum += accZ;
    2d4a:	80 91 2b 05 	lds	r24, 0x052B
    2d4e:	90 91 2c 05 	lds	r25, 0x052C
    2d52:	20 91 1f 05 	lds	r18, 0x051F
    2d56:	30 91 20 05 	lds	r19, 0x0520
    2d5a:	82 0f       	add	r24, r18
    2d5c:	93 1f       	adc	r25, r19
    2d5e:	90 93 2c 05 	sts	0x052C, r25
    2d62:	80 93 2b 05 	sts	0x052B, r24

				calibrationCycle++;
    2d66:	6f 5f       	subi	r22, 0xFF	; 255
    2d68:	7f 4f       	sbci	r23, 0xFF	; 255
    2d6a:	70 93 3c 05 	sts	0x053C, r23
    2d6e:	60 93 3b 05 	sts	0x053B, r22
    2d72:	4a c0       	rjmp	.+148    	; 0x2e08 <calibrateSensors+0x1ce>
    2d74:	ef e8       	ldi	r30, 0x8F	; 143
    2d76:	f3 e0       	ldi	r31, 0x03	; 3
    2d78:	c7 e7       	ldi	r28, 0x77	; 119
    2d7a:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2d7c:	81 91       	ld	r24, Z+
    2d7e:	91 91       	ld	r25, Z+
    2d80:	a1 91       	ld	r26, Z+
    2d82:	b1 91       	ld	r27, Z+
    2d84:	54 e0       	ldi	r21, 0x04	; 4
    2d86:	b6 95       	lsr	r27
    2d88:	a7 95       	ror	r26
    2d8a:	97 95       	ror	r25
    2d8c:	87 95       	ror	r24
    2d8e:	5a 95       	dec	r21
    2d90:	d1 f7       	brne	.-12     	; 0x2d86 <calibrateSensors+0x14c>
    2d92:	89 93       	st	Y+, r24
    2d94:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2d96:	83 e0       	ldi	r24, 0x03	; 3
    2d98:	ef 3b       	cpi	r30, 0xBF	; 191
    2d9a:	f8 07       	cpc	r31, r24
    2d9c:	79 f7       	brne	.-34     	; 0x2d7c <calibrateSensors+0x142>
    2d9e:	e7 e8       	ldi	r30, 0x87	; 135
    2da0:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2da2:	80 81       	ld	r24, Z
    2da4:	91 81       	ldd	r25, Z+1	; 0x01
    2da6:	80 50       	subi	r24, 0x00	; 0
    2da8:	92 40       	sbci	r25, 0x02	; 2
    2daa:	81 93       	st	Z+, r24
    2dac:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2dae:	83 e0       	ldi	r24, 0x03	; 3
    2db0:	ef 38       	cpi	r30, 0x8F	; 143
    2db2:	f8 07       	cpc	r31, r24
    2db4:	b1 f7       	brne	.-20     	; 0x2da2 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2db6:	80 91 27 05 	lds	r24, 0x0527
    2dba:	90 91 28 05 	lds	r25, 0x0528
    2dbe:	44 e0       	ldi	r20, 0x04	; 4
    2dc0:	95 95       	asr	r25
    2dc2:	87 95       	ror	r24
    2dc4:	4a 95       	dec	r20
    2dc6:	e1 f7       	brne	.-8      	; 0x2dc0 <calibrateSensors+0x186>
    2dc8:	90 93 22 05 	sts	0x0522, r25
    2dcc:	80 93 21 05 	sts	0x0521, r24
			accOffsetY = accOffsetYSum>>4;
    2dd0:	80 91 29 05 	lds	r24, 0x0529
    2dd4:	90 91 2a 05 	lds	r25, 0x052A
    2dd8:	34 e0       	ldi	r19, 0x04	; 4
    2dda:	95 95       	asr	r25
    2ddc:	87 95       	ror	r24
    2dde:	3a 95       	dec	r19
    2de0:	e1 f7       	brne	.-8      	; 0x2dda <calibrateSensors+0x1a0>
    2de2:	90 93 24 05 	sts	0x0524, r25
    2de6:	80 93 23 05 	sts	0x0523, r24
			accOffsetZ = accOffsetZSum>>4;
    2dea:	80 91 2b 05 	lds	r24, 0x052B
    2dee:	90 91 2c 05 	lds	r25, 0x052C
    2df2:	24 e0       	ldi	r18, 0x04	; 4
    2df4:	95 95       	asr	r25
    2df6:	87 95       	ror	r24
    2df8:	2a 95       	dec	r18
    2dfa:	e1 f7       	brne	.-8      	; 0x2df4 <calibrateSensors+0x1ba>
    2dfc:	90 93 26 05 	sts	0x0526, r25
    2e00:	80 93 25 05 	sts	0x0525, r24

			startCalibration = 0;
    2e04:	10 92 6e 05 	sts	0x056E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e08:	80 91 6e 05 	lds	r24, 0x056E
    2e0c:	88 23       	and	r24, r24
    2e0e:	09 f0       	breq	.+2      	; 0x2e12 <calibrateSensors+0x1d8>
    2e10:	33 cf       	rjmp	.-410    	; 0x2c78 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e12:	8f ef       	ldi	r24, 0xFF	; 255
    2e14:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e18:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e1c:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e20:	0e 94 bf 08 	call	0x117e	; 0x117e <updateRedLed>
	updateGreenLed(pwm_green);
    2e24:	80 91 0d 02 	lds	r24, 0x020D
    2e28:	0e 94 d5 08 	call	0x11aa	; 0x11aa <updateGreenLed>
	updateBlueLed(pwm_blue);
    2e2c:	80 91 0e 02 	lds	r24, 0x020E
    2e30:	0e 94 eb 08 	call	0x11d6	; 0x11d6 <updateBlueLed>

}
    2e34:	df 91       	pop	r29
    2e36:	cf 91       	pop	r28
    2e38:	1f 91       	pop	r17
    2e3a:	0f 91       	pop	r16
    2e3c:	08 95       	ret

00002e3e <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2e3e:	08 95       	ret

00002e40 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2e40:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2e42:	8d 91       	ld	r24, X+
    2e44:	9c 91       	ld	r25, X
    2e46:	11 97       	sbiw	r26, 0x01	; 1
    2e48:	00 97       	sbiw	r24, 0x00	; 0
    2e4a:	69 f4       	brne	.+26     	; 0x2e66 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2e4c:	10 92 00 04 	sts	0x0400, r1
    2e50:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    2e54:	10 92 44 05 	sts	0x0544, r1
    2e58:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    2e5c:	10 92 5e 05 	sts	0x055E, r1
    2e60:	10 92 5d 05 	sts	0x055D, r1
    2e64:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2e66:	40 91 2d 05 	lds	r20, 0x052D
    2e6a:	50 91 2e 05 	lds	r21, 0x052E
    2e6e:	21 e0       	ldi	r18, 0x01	; 1
    2e70:	4e 30       	cpi	r20, 0x0E	; 14
    2e72:	52 07       	cpc	r21, r18
    2e74:	4c f0       	brlt	.+18     	; 0x2e88 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2e76:	18 16       	cp	r1, r24
    2e78:	19 06       	cpc	r1, r25
    2e7a:	1c f4       	brge	.+6      	; 0x2e82 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2e7c:	28 e6       	ldi	r18, 0x68	; 104
    2e7e:	31 e0       	ldi	r19, 0x01	; 1
    2e80:	18 c0       	rjmp	.+48     	; 0x2eb2 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2e82:	88 e6       	ldi	r24, 0x68	; 104
    2e84:	91 e0       	ldi	r25, 0x01	; 1
    2e86:	0b c0       	rjmp	.+22     	; 0x2e9e <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2e88:	44 3b       	cpi	r20, 0xB4	; 180
    2e8a:	51 05       	cpc	r21, r1
    2e8c:	1c f4       	brge	.+6      	; 0x2e94 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2e8e:	4a 35       	cpi	r20, 0x5A	; 90
    2e90:	51 05       	cpc	r21, r1
    2e92:	b4 f0       	brlt	.+44     	; 0x2ec0 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2e94:	18 16       	cp	r1, r24
    2e96:	19 06       	cpc	r1, r25
    2e98:	54 f4       	brge	.+20     	; 0x2eae <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2e9a:	84 eb       	ldi	r24, 0xB4	; 180
    2e9c:	90 e0       	ldi	r25, 0x00	; 0
    2e9e:	84 1b       	sub	r24, r20
    2ea0:	95 0b       	sbc	r25, r21
    2ea2:	95 95       	asr	r25
    2ea4:	87 95       	ror	r24
    2ea6:	95 95       	asr	r25
    2ea8:	87 95       	ror	r24
    2eaa:	49 96       	adiw	r24, 0x19	; 25
    2eac:	1c c0       	rjmp	.+56     	; 0x2ee6 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2eae:	24 eb       	ldi	r18, 0xB4	; 180
    2eb0:	30 e0       	ldi	r19, 0x00	; 0
    2eb2:	24 1b       	sub	r18, r20
    2eb4:	35 0b       	sbc	r19, r21
    2eb6:	35 95       	asr	r19
    2eb8:	27 95       	ror	r18
    2eba:	35 95       	asr	r19
    2ebc:	27 95       	ror	r18
    2ebe:	0f c0       	rjmp	.+30     	; 0x2ede <start_vertical_speed_control_left+0x9e>
    2ec0:	9a 01       	movw	r18, r20
    2ec2:	35 95       	asr	r19
    2ec4:	27 95       	ror	r18
    2ec6:	35 95       	asr	r19
    2ec8:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2eca:	18 16       	cp	r1, r24
    2ecc:	19 06       	cpc	r1, r25
    2ece:	3c f4       	brge	.+14     	; 0x2ede <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2ed0:	27 5e       	subi	r18, 0xE7	; 231
    2ed2:	3f 4f       	sbci	r19, 0xFF	; 255
    2ed4:	30 93 04 02 	sts	0x0204, r19
    2ed8:	20 93 03 02 	sts	0x0203, r18
    2edc:	08 c0       	rjmp	.+16     	; 0x2eee <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2ede:	89 e1       	ldi	r24, 0x19	; 25
    2ee0:	90 e0       	ldi	r25, 0x00	; 0
    2ee2:	82 1b       	sub	r24, r18
    2ee4:	93 0b       	sbc	r25, r19
    2ee6:	90 93 04 02 	sts	0x0204, r25
    2eea:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2eee:	e0 91 43 05 	lds	r30, 0x0543
    2ef2:	f0 91 44 05 	lds	r31, 0x0544
    2ef6:	f0 93 5e 05 	sts	0x055E, r31
    2efa:	e0 93 5d 05 	sts	0x055D, r30
	if(*pwm_left >= 0) {
    2efe:	8d 91       	ld	r24, X+
    2f00:	9c 91       	ld	r25, X
    2f02:	11 97       	sbiw	r26, 0x01	; 1
    2f04:	20 91 ef 03 	lds	r18, 0x03EF
    2f08:	30 91 f0 03 	lds	r19, 0x03F0
    2f0c:	97 fd       	sbrc	r25, 7
    2f0e:	03 c0       	rjmp	.+6      	; 0x2f16 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f10:	82 1b       	sub	r24, r18
    2f12:	93 0b       	sbc	r25, r19
    2f14:	02 c0       	rjmp	.+4      	; 0x2f1a <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f16:	82 0f       	add	r24, r18
    2f18:	93 1f       	adc	r25, r19
    2f1a:	90 93 44 05 	sts	0x0544, r25
    2f1e:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f22:	60 91 43 05 	lds	r22, 0x0543
    2f26:	70 91 44 05 	lds	r23, 0x0544
    2f2a:	80 91 ff 03 	lds	r24, 0x03FF
    2f2e:	90 91 00 04 	lds	r25, 0x0400
    2f32:	86 0f       	add	r24, r22
    2f34:	97 1f       	adc	r25, r23
    2f36:	90 93 00 04 	sts	0x0400, r25
    2f3a:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2f3e:	26 e0       	ldi	r18, 0x06	; 6
    2f40:	81 34       	cpi	r24, 0x41	; 65
    2f42:	92 07       	cpc	r25, r18
    2f44:	1c f0       	brlt	.+6      	; 0x2f4c <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2f46:	80 e4       	ldi	r24, 0x40	; 64
    2f48:	96 e0       	ldi	r25, 0x06	; 6
    2f4a:	05 c0       	rjmp	.+10     	; 0x2f56 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2f4c:	80 5c       	subi	r24, 0xC0	; 192
    2f4e:	99 4f       	sbci	r25, 0xF9	; 249
    2f50:	34 f4       	brge	.+12     	; 0x2f5e <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2f52:	80 ec       	ldi	r24, 0xC0	; 192
    2f54:	99 ef       	ldi	r25, 0xF9	; 249
    2f56:	90 93 00 04 	sts	0x0400, r25
    2f5a:	80 93 ff 03 	sts	0x03FF, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2f5e:	80 91 ff 03 	lds	r24, 0x03FF
    2f62:	90 91 00 04 	lds	r25, 0x0400
    2f66:	ac 01       	movw	r20, r24
    2f68:	44 0f       	add	r20, r20
    2f6a:	55 1f       	adc	r21, r21
    2f6c:	48 0f       	add	r20, r24
    2f6e:	59 1f       	adc	r21, r25
    2f70:	cb 01       	movw	r24, r22
    2f72:	88 0f       	add	r24, r24
    2f74:	99 1f       	adc	r25, r25
    2f76:	9b 01       	movw	r18, r22
    2f78:	22 0f       	add	r18, r18
    2f7a:	33 1f       	adc	r19, r19
    2f7c:	22 0f       	add	r18, r18
    2f7e:	33 1f       	adc	r19, r19
    2f80:	22 0f       	add	r18, r18
    2f82:	33 1f       	adc	r19, r19
    2f84:	82 0f       	add	r24, r18
    2f86:	93 1f       	adc	r25, r19
    2f88:	48 0f       	add	r20, r24
    2f8a:	59 1f       	adc	r21, r25
    2f8c:	e6 1b       	sub	r30, r22
    2f8e:	f7 0b       	sbc	r31, r23
    2f90:	ee 0f       	add	r30, r30
    2f92:	ff 1f       	adc	r31, r31
    2f94:	4e 0f       	add	r20, r30
    2f96:	5f 1f       	adc	r21, r31
    2f98:	2d 91       	ld	r18, X+
    2f9a:	3c 91       	ld	r19, X
    2f9c:	11 97       	sbiw	r26, 0x01	; 1
    2f9e:	80 91 03 02 	lds	r24, 0x0203
    2fa2:	90 91 04 02 	lds	r25, 0x0204
    2fa6:	bc 01       	movw	r22, r24
    2fa8:	26 9f       	mul	r18, r22
    2faa:	c0 01       	movw	r24, r0
    2fac:	27 9f       	mul	r18, r23
    2fae:	90 0d       	add	r25, r0
    2fb0:	36 9f       	mul	r19, r22
    2fb2:	90 0d       	add	r25, r0
    2fb4:	11 24       	eor	r1, r1
    2fb6:	48 0f       	add	r20, r24
    2fb8:	59 1f       	adc	r21, r25
    2fba:	50 93 fe 03 	sts	0x03FE, r21
    2fbe:	40 93 fd 03 	sts	0x03FD, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    2fc2:	57 ff       	sbrs	r21, 7
    2fc4:	0f c0       	rjmp	.+30     	; 0x2fe4 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    2fc6:	11 96       	adiw	r26, 0x01	; 1
    2fc8:	8c 91       	ld	r24, X
    2fca:	11 97       	sbiw	r26, 0x01	; 1
    2fcc:	99 27       	eor	r25, r25
    2fce:	87 fd       	sbrc	r24, 7
    2fd0:	90 95       	com	r25
    2fd2:	99 0f       	add	r25, r25
    2fd4:	88 0b       	sbc	r24, r24
    2fd6:	98 2f       	mov	r25, r24
    2fd8:	84 23       	and	r24, r20
    2fda:	95 23       	and	r25, r21
    2fdc:	90 93 fe 03 	sts	0x03FE, r25
    2fe0:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    2fe4:	80 91 fd 03 	lds	r24, 0x03FD
    2fe8:	90 91 fe 03 	lds	r25, 0x03FE
    2fec:	18 16       	cp	r1, r24
    2fee:	19 06       	cpc	r1, r25
    2ff0:	4c f4       	brge	.+18     	; 0x3004 <start_vertical_speed_control_left+0x1c4>
    2ff2:	8d 91       	ld	r24, X+
    2ff4:	9c 91       	ld	r25, X
    2ff6:	11 97       	sbiw	r26, 0x01	; 1
    2ff8:	97 ff       	sbrs	r25, 7
    2ffa:	04 c0       	rjmp	.+8      	; 0x3004 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    2ffc:	10 92 fe 03 	sts	0x03FE, r1
    3000:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3004:	80 91 fd 03 	lds	r24, 0x03FD
    3008:	90 91 fe 03 	lds	r25, 0x03FE
    300c:	81 5c       	subi	r24, 0xC1	; 193
    300e:	9d 45       	sbci	r25, 0x5D	; 93
    3010:	34 f0       	brlt	.+12     	; 0x301e <start_vertical_speed_control_left+0x1de>
    3012:	80 ec       	ldi	r24, 0xC0	; 192
    3014:	9d e5       	ldi	r25, 0x5D	; 93
    3016:	90 93 fe 03 	sts	0x03FE, r25
    301a:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    301e:	80 91 fd 03 	lds	r24, 0x03FD
    3022:	90 91 fe 03 	lds	r25, 0x03FE
    3026:	80 54       	subi	r24, 0x40	; 64
    3028:	92 4a       	sbci	r25, 0xA2	; 162
    302a:	34 f4       	brge	.+12     	; 0x3038 <start_vertical_speed_control_left+0x1f8>
    302c:	80 e4       	ldi	r24, 0x40	; 64
    302e:	92 ea       	ldi	r25, 0xA2	; 162
    3030:	90 93 fe 03 	sts	0x03FE, r25
    3034:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3038:	80 91 fd 03 	lds	r24, 0x03FD
    303c:	90 91 fe 03 	lds	r25, 0x03FE
    3040:	24 e0       	ldi	r18, 0x04	; 4
    3042:	95 95       	asr	r25
    3044:	87 95       	ror	r24
    3046:	2a 95       	dec	r18
    3048:	e1 f7       	brne	.-8      	; 0x3042 <start_vertical_speed_control_left+0x202>
    304a:	11 96       	adiw	r26, 0x01	; 1
    304c:	9c 93       	st	X, r25
    304e:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3050:	81 50       	subi	r24, 0x01	; 1
    3052:	92 40       	sbci	r25, 0x02	; 2
    3054:	2c f0       	brlt	.+10     	; 0x3060 <start_vertical_speed_control_left+0x220>
    3056:	80 e0       	ldi	r24, 0x00	; 0
    3058:	92 e0       	ldi	r25, 0x02	; 2
    305a:	11 96       	adiw	r26, 0x01	; 1
    305c:	9c 93       	st	X, r25
    305e:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3060:	8d 91       	ld	r24, X+
    3062:	9c 91       	ld	r25, X
    3064:	11 97       	sbiw	r26, 0x01	; 1
    3066:	80 50       	subi	r24, 0x00	; 0
    3068:	9e 4f       	sbci	r25, 0xFE	; 254
    306a:	24 f4       	brge	.+8      	; 0x3074 <start_vertical_speed_control_left+0x234>
    306c:	80 e0       	ldi	r24, 0x00	; 0
    306e:	9e ef       	ldi	r25, 0xFE	; 254
    3070:	8d 93       	st	X+, r24
    3072:	9c 93       	st	X, r25
    3074:	08 95       	ret

00003076 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3076:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3078:	8d 91       	ld	r24, X+
    307a:	9c 91       	ld	r25, X
    307c:	11 97       	sbiw	r26, 0x01	; 1
    307e:	00 97       	sbiw	r24, 0x00	; 0
    3080:	69 f4       	brne	.+26     	; 0x309c <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3082:	10 92 02 04 	sts	0x0402, r1
    3086:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    308a:	10 92 6d 05 	sts	0x056D, r1
    308e:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    3092:	10 92 46 05 	sts	0x0546, r1
    3096:	10 92 45 05 	sts	0x0545, r1
    309a:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    309c:	40 91 2d 05 	lds	r20, 0x052D
    30a0:	50 91 2e 05 	lds	r21, 0x052E
    30a4:	21 e0       	ldi	r18, 0x01	; 1
    30a6:	4e 30       	cpi	r20, 0x0E	; 14
    30a8:	52 07       	cpc	r21, r18
    30aa:	4c f0       	brlt	.+18     	; 0x30be <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    30ac:	18 16       	cp	r1, r24
    30ae:	19 06       	cpc	r1, r25
    30b0:	1c f4       	brge	.+6      	; 0x30b8 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    30b2:	28 e6       	ldi	r18, 0x68	; 104
    30b4:	31 e0       	ldi	r19, 0x01	; 1
    30b6:	18 c0       	rjmp	.+48     	; 0x30e8 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    30b8:	88 e6       	ldi	r24, 0x68	; 104
    30ba:	91 e0       	ldi	r25, 0x01	; 1
    30bc:	0b c0       	rjmp	.+22     	; 0x30d4 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    30be:	44 3b       	cpi	r20, 0xB4	; 180
    30c0:	51 05       	cpc	r21, r1
    30c2:	1c f4       	brge	.+6      	; 0x30ca <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    30c4:	4a 35       	cpi	r20, 0x5A	; 90
    30c6:	51 05       	cpc	r21, r1
    30c8:	b4 f0       	brlt	.+44     	; 0x30f6 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    30ca:	18 16       	cp	r1, r24
    30cc:	19 06       	cpc	r1, r25
    30ce:	54 f4       	brge	.+20     	; 0x30e4 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    30d0:	84 eb       	ldi	r24, 0xB4	; 180
    30d2:	90 e0       	ldi	r25, 0x00	; 0
    30d4:	84 1b       	sub	r24, r20
    30d6:	95 0b       	sbc	r25, r21
    30d8:	95 95       	asr	r25
    30da:	87 95       	ror	r24
    30dc:	95 95       	asr	r25
    30de:	87 95       	ror	r24
    30e0:	49 96       	adiw	r24, 0x19	; 25
    30e2:	1c c0       	rjmp	.+56     	; 0x311c <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    30e4:	24 eb       	ldi	r18, 0xB4	; 180
    30e6:	30 e0       	ldi	r19, 0x00	; 0
    30e8:	24 1b       	sub	r18, r20
    30ea:	35 0b       	sbc	r19, r21
    30ec:	35 95       	asr	r19
    30ee:	27 95       	ror	r18
    30f0:	35 95       	asr	r19
    30f2:	27 95       	ror	r18
    30f4:	0f c0       	rjmp	.+30     	; 0x3114 <start_vertical_speed_control_right+0x9e>
    30f6:	9a 01       	movw	r18, r20
    30f8:	35 95       	asr	r19
    30fa:	27 95       	ror	r18
    30fc:	35 95       	asr	r19
    30fe:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3100:	18 16       	cp	r1, r24
    3102:	19 06       	cpc	r1, r25
    3104:	3c f4       	brge	.+14     	; 0x3114 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    3106:	27 5e       	subi	r18, 0xE7	; 231
    3108:	3f 4f       	sbci	r19, 0xFF	; 255
    310a:	30 93 06 02 	sts	0x0206, r19
    310e:	20 93 05 02 	sts	0x0205, r18
    3112:	08 c0       	rjmp	.+16     	; 0x3124 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    3114:	89 e1       	ldi	r24, 0x19	; 25
    3116:	90 e0       	ldi	r25, 0x00	; 0
    3118:	82 1b       	sub	r24, r18
    311a:	93 0b       	sbc	r25, r19
    311c:	90 93 06 02 	sts	0x0206, r25
    3120:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3124:	e0 91 6c 05 	lds	r30, 0x056C
    3128:	f0 91 6d 05 	lds	r31, 0x056D
    312c:	f0 93 46 05 	sts	0x0546, r31
    3130:	e0 93 45 05 	sts	0x0545, r30
	if(*pwm_right >= 0) {
    3134:	8d 91       	ld	r24, X+
    3136:	9c 91       	ld	r25, X
    3138:	11 97       	sbiw	r26, 0x01	; 1
    313a:	20 91 f1 03 	lds	r18, 0x03F1
    313e:	30 91 f2 03 	lds	r19, 0x03F2
    3142:	97 fd       	sbrc	r25, 7
    3144:	03 c0       	rjmp	.+6      	; 0x314c <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3146:	82 1b       	sub	r24, r18
    3148:	93 0b       	sbc	r25, r19
    314a:	02 c0       	rjmp	.+4      	; 0x3150 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    314c:	82 0f       	add	r24, r18
    314e:	93 1f       	adc	r25, r19
    3150:	90 93 6d 05 	sts	0x056D, r25
    3154:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3158:	60 91 6c 05 	lds	r22, 0x056C
    315c:	70 91 6d 05 	lds	r23, 0x056D
    3160:	80 91 01 04 	lds	r24, 0x0401
    3164:	90 91 02 04 	lds	r25, 0x0402
    3168:	86 0f       	add	r24, r22
    316a:	97 1f       	adc	r25, r23
    316c:	90 93 02 04 	sts	0x0402, r25
    3170:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3174:	26 e0       	ldi	r18, 0x06	; 6
    3176:	81 34       	cpi	r24, 0x41	; 65
    3178:	92 07       	cpc	r25, r18
    317a:	1c f0       	brlt	.+6      	; 0x3182 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    317c:	80 e4       	ldi	r24, 0x40	; 64
    317e:	96 e0       	ldi	r25, 0x06	; 6
    3180:	05 c0       	rjmp	.+10     	; 0x318c <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    3182:	80 5c       	subi	r24, 0xC0	; 192
    3184:	99 4f       	sbci	r25, 0xF9	; 249
    3186:	34 f4       	brge	.+12     	; 0x3194 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    3188:	80 ec       	ldi	r24, 0xC0	; 192
    318a:	99 ef       	ldi	r25, 0xF9	; 249
    318c:	90 93 02 04 	sts	0x0402, r25
    3190:	80 93 01 04 	sts	0x0401, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    3194:	80 91 01 04 	lds	r24, 0x0401
    3198:	90 91 02 04 	lds	r25, 0x0402
    319c:	ac 01       	movw	r20, r24
    319e:	44 0f       	add	r20, r20
    31a0:	55 1f       	adc	r21, r21
    31a2:	48 0f       	add	r20, r24
    31a4:	59 1f       	adc	r21, r25
    31a6:	cb 01       	movw	r24, r22
    31a8:	88 0f       	add	r24, r24
    31aa:	99 1f       	adc	r25, r25
    31ac:	9b 01       	movw	r18, r22
    31ae:	22 0f       	add	r18, r18
    31b0:	33 1f       	adc	r19, r19
    31b2:	22 0f       	add	r18, r18
    31b4:	33 1f       	adc	r19, r19
    31b6:	22 0f       	add	r18, r18
    31b8:	33 1f       	adc	r19, r19
    31ba:	82 0f       	add	r24, r18
    31bc:	93 1f       	adc	r25, r19
    31be:	48 0f       	add	r20, r24
    31c0:	59 1f       	adc	r21, r25
    31c2:	e6 1b       	sub	r30, r22
    31c4:	f7 0b       	sbc	r31, r23
    31c6:	ee 0f       	add	r30, r30
    31c8:	ff 1f       	adc	r31, r31
    31ca:	4e 0f       	add	r20, r30
    31cc:	5f 1f       	adc	r21, r31
    31ce:	2d 91       	ld	r18, X+
    31d0:	3c 91       	ld	r19, X
    31d2:	11 97       	sbiw	r26, 0x01	; 1
    31d4:	80 91 05 02 	lds	r24, 0x0205
    31d8:	90 91 06 02 	lds	r25, 0x0206
    31dc:	bc 01       	movw	r22, r24
    31de:	26 9f       	mul	r18, r22
    31e0:	c0 01       	movw	r24, r0
    31e2:	27 9f       	mul	r18, r23
    31e4:	90 0d       	add	r25, r0
    31e6:	36 9f       	mul	r19, r22
    31e8:	90 0d       	add	r25, r0
    31ea:	11 24       	eor	r1, r1
    31ec:	48 0f       	add	r20, r24
    31ee:	59 1f       	adc	r21, r25
    31f0:	50 93 fc 03 	sts	0x03FC, r21
    31f4:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    31f8:	57 ff       	sbrs	r21, 7
    31fa:	0f c0       	rjmp	.+30     	; 0x321a <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    31fc:	11 96       	adiw	r26, 0x01	; 1
    31fe:	8c 91       	ld	r24, X
    3200:	11 97       	sbiw	r26, 0x01	; 1
    3202:	99 27       	eor	r25, r25
    3204:	87 fd       	sbrc	r24, 7
    3206:	90 95       	com	r25
    3208:	99 0f       	add	r25, r25
    320a:	88 0b       	sbc	r24, r24
    320c:	98 2f       	mov	r25, r24
    320e:	84 23       	and	r24, r20
    3210:	95 23       	and	r25, r21
    3212:	90 93 fc 03 	sts	0x03FC, r25
    3216:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    321a:	80 91 fb 03 	lds	r24, 0x03FB
    321e:	90 91 fc 03 	lds	r25, 0x03FC
    3222:	18 16       	cp	r1, r24
    3224:	19 06       	cpc	r1, r25
    3226:	4c f4       	brge	.+18     	; 0x323a <start_vertical_speed_control_right+0x1c4>
    3228:	8d 91       	ld	r24, X+
    322a:	9c 91       	ld	r25, X
    322c:	11 97       	sbiw	r26, 0x01	; 1
    322e:	97 ff       	sbrs	r25, 7
    3230:	04 c0       	rjmp	.+8      	; 0x323a <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    3232:	10 92 fc 03 	sts	0x03FC, r1
    3236:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    323a:	80 91 fb 03 	lds	r24, 0x03FB
    323e:	90 91 fc 03 	lds	r25, 0x03FC
    3242:	81 5c       	subi	r24, 0xC1	; 193
    3244:	9d 45       	sbci	r25, 0x5D	; 93
    3246:	34 f0       	brlt	.+12     	; 0x3254 <start_vertical_speed_control_right+0x1de>
    3248:	80 ec       	ldi	r24, 0xC0	; 192
    324a:	9d e5       	ldi	r25, 0x5D	; 93
    324c:	90 93 fc 03 	sts	0x03FC, r25
    3250:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3254:	80 91 fb 03 	lds	r24, 0x03FB
    3258:	90 91 fc 03 	lds	r25, 0x03FC
    325c:	80 54       	subi	r24, 0x40	; 64
    325e:	92 4a       	sbci	r25, 0xA2	; 162
    3260:	34 f4       	brge	.+12     	; 0x326e <start_vertical_speed_control_right+0x1f8>
    3262:	80 e4       	ldi	r24, 0x40	; 64
    3264:	92 ea       	ldi	r25, 0xA2	; 162
    3266:	90 93 fc 03 	sts	0x03FC, r25
    326a:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    326e:	80 91 fb 03 	lds	r24, 0x03FB
    3272:	90 91 fc 03 	lds	r25, 0x03FC
    3276:	74 e0       	ldi	r23, 0x04	; 4
    3278:	95 95       	asr	r25
    327a:	87 95       	ror	r24
    327c:	7a 95       	dec	r23
    327e:	e1 f7       	brne	.-8      	; 0x3278 <start_vertical_speed_control_right+0x202>
    3280:	11 96       	adiw	r26, 0x01	; 1
    3282:	9c 93       	st	X, r25
    3284:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3286:	81 50       	subi	r24, 0x01	; 1
    3288:	92 40       	sbci	r25, 0x02	; 2
    328a:	2c f0       	brlt	.+10     	; 0x3296 <start_vertical_speed_control_right+0x220>
    328c:	80 e0       	ldi	r24, 0x00	; 0
    328e:	92 e0       	ldi	r25, 0x02	; 2
    3290:	11 96       	adiw	r26, 0x01	; 1
    3292:	9c 93       	st	X, r25
    3294:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3296:	8d 91       	ld	r24, X+
    3298:	9c 91       	ld	r25, X
    329a:	11 97       	sbiw	r26, 0x01	; 1
    329c:	80 50       	subi	r24, 0x00	; 0
    329e:	9e 4f       	sbci	r25, 0xFE	; 254
    32a0:	24 f4       	brge	.+8      	; 0x32aa <start_vertical_speed_control_right+0x234>
    32a2:	80 e0       	ldi	r24, 0x00	; 0
    32a4:	9e ef       	ldi	r25, 0xFE	; 254
    32a6:	8d 93       	st	X+, r24
    32a8:	9c 93       	st	X, r25
    32aa:	08 95       	ret

000032ac <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    32ac:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    32ae:	80 81       	ld	r24, Z
    32b0:	91 81       	ldd	r25, Z+1	; 0x01
    32b2:	89 2b       	or	r24, r25
    32b4:	69 f4       	brne	.+26     	; 0x32d0 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    32b6:	10 92 02 04 	sts	0x0402, r1
    32ba:	10 92 01 04 	sts	0x0401, r1
		delta_right_speed_current = 0;
    32be:	10 92 6d 05 	sts	0x056D, r1
    32c2:	10 92 6c 05 	sts	0x056C, r1
		delta_right_speed_prev = 0;
    32c6:	10 92 46 05 	sts	0x0546, r1
    32ca:	10 92 45 05 	sts	0x0545, r1
    32ce:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    32d0:	60 91 6c 05 	lds	r22, 0x056C
    32d4:	70 91 6d 05 	lds	r23, 0x056D
    32d8:	70 93 46 05 	sts	0x0546, r23
    32dc:	60 93 45 05 	sts	0x0545, r22
	if(*pwm_right >= 0) {
    32e0:	80 81       	ld	r24, Z
    32e2:	91 81       	ldd	r25, Z+1	; 0x01
    32e4:	40 91 f1 03 	lds	r20, 0x03F1
    32e8:	50 91 f2 03 	lds	r21, 0x03F2
    32ec:	97 fd       	sbrc	r25, 7
    32ee:	03 c0       	rjmp	.+6      	; 0x32f6 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    32f0:	84 1b       	sub	r24, r20
    32f2:	95 0b       	sbc	r25, r21
    32f4:	02 c0       	rjmp	.+4      	; 0x32fa <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    32f6:	84 0f       	add	r24, r20
    32f8:	95 1f       	adc	r25, r21
    32fa:	90 93 6d 05 	sts	0x056D, r25
    32fe:	80 93 6c 05 	sts	0x056C, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3302:	20 91 6c 05 	lds	r18, 0x056C
    3306:	30 91 6d 05 	lds	r19, 0x056D
    330a:	80 91 01 04 	lds	r24, 0x0401
    330e:	90 91 02 04 	lds	r25, 0x0402
    3312:	82 0f       	add	r24, r18
    3314:	93 1f       	adc	r25, r19
    3316:	90 93 02 04 	sts	0x0402, r25
    331a:	80 93 01 04 	sts	0x0401, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    331e:	46 e0       	ldi	r20, 0x06	; 6
    3320:	81 34       	cpi	r24, 0x41	; 65
    3322:	94 07       	cpc	r25, r20
    3324:	1c f0       	brlt	.+6      	; 0x332c <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    3326:	80 e4       	ldi	r24, 0x40	; 64
    3328:	96 e0       	ldi	r25, 0x06	; 6
    332a:	05 c0       	rjmp	.+10     	; 0x3336 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    332c:	80 5c       	subi	r24, 0xC0	; 192
    332e:	99 4f       	sbci	r25, 0xF9	; 249
    3330:	34 f4       	brge	.+12     	; 0x333e <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    3332:	80 ec       	ldi	r24, 0xC0	; 192
    3334:	99 ef       	ldi	r25, 0xF9	; 249
    3336:	90 93 02 04 	sts	0x0402, r25
    333a:	80 93 01 04 	sts	0x0401, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    333e:	40 91 01 04 	lds	r20, 0x0401
    3342:	50 91 02 04 	lds	r21, 0x0402
    3346:	44 0f       	add	r20, r20
    3348:	55 1f       	adc	r21, r21
    334a:	89 e1       	ldi	r24, 0x19	; 25
    334c:	90 e0       	ldi	r25, 0x00	; 0
    334e:	dc 01       	movw	r26, r24
    3350:	2a 9f       	mul	r18, r26
    3352:	c0 01       	movw	r24, r0
    3354:	2b 9f       	mul	r18, r27
    3356:	90 0d       	add	r25, r0
    3358:	3a 9f       	mul	r19, r26
    335a:	90 0d       	add	r25, r0
    335c:	11 24       	eor	r1, r1
    335e:	48 0f       	add	r20, r24
    3360:	59 1f       	adc	r21, r25
    3362:	cb 01       	movw	r24, r22
    3364:	82 1b       	sub	r24, r18
    3366:	93 0b       	sbc	r25, r19
    3368:	9c 01       	movw	r18, r24
    336a:	88 0f       	add	r24, r24
    336c:	99 1f       	adc	r25, r25
    336e:	82 0f       	add	r24, r18
    3370:	93 1f       	adc	r25, r19
    3372:	48 0f       	add	r20, r24
    3374:	59 1f       	adc	r21, r25
    3376:	80 81       	ld	r24, Z
    3378:	91 81       	ldd	r25, Z+1	; 0x01
    337a:	b3 e0       	ldi	r27, 0x03	; 3
    337c:	88 0f       	add	r24, r24
    337e:	99 1f       	adc	r25, r25
    3380:	ba 95       	dec	r27
    3382:	e1 f7       	brne	.-8      	; 0x337c <start_horizontal_speed_control_right+0xd0>
    3384:	48 0f       	add	r20, r24
    3386:	59 1f       	adc	r21, r25
    3388:	50 93 fc 03 	sts	0x03FC, r21
    338c:	40 93 fb 03 	sts	0x03FB, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3390:	57 ff       	sbrs	r21, 7
    3392:	0d c0       	rjmp	.+26     	; 0x33ae <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    3394:	81 81       	ldd	r24, Z+1	; 0x01
    3396:	99 27       	eor	r25, r25
    3398:	87 fd       	sbrc	r24, 7
    339a:	90 95       	com	r25
    339c:	99 0f       	add	r25, r25
    339e:	88 0b       	sbc	r24, r24
    33a0:	98 2f       	mov	r25, r24
    33a2:	84 23       	and	r24, r20
    33a4:	95 23       	and	r25, r21
    33a6:	90 93 fc 03 	sts	0x03FC, r25
    33aa:	80 93 fb 03 	sts	0x03FB, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    33ae:	80 91 fb 03 	lds	r24, 0x03FB
    33b2:	90 91 fc 03 	lds	r25, 0x03FC
    33b6:	18 16       	cp	r1, r24
    33b8:	19 06       	cpc	r1, r25
    33ba:	44 f4       	brge	.+16     	; 0x33cc <start_horizontal_speed_control_right+0x120>
    33bc:	80 81       	ld	r24, Z
    33be:	91 81       	ldd	r25, Z+1	; 0x01
    33c0:	97 ff       	sbrs	r25, 7
    33c2:	04 c0       	rjmp	.+8      	; 0x33cc <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    33c4:	10 92 fc 03 	sts	0x03FC, r1
    33c8:	10 92 fb 03 	sts	0x03FB, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    33cc:	80 91 fb 03 	lds	r24, 0x03FB
    33d0:	90 91 fc 03 	lds	r25, 0x03FC
    33d4:	81 5c       	subi	r24, 0xC1	; 193
    33d6:	9d 45       	sbci	r25, 0x5D	; 93
    33d8:	34 f0       	brlt	.+12     	; 0x33e6 <start_horizontal_speed_control_right+0x13a>
    33da:	80 ec       	ldi	r24, 0xC0	; 192
    33dc:	9d e5       	ldi	r25, 0x5D	; 93
    33de:	90 93 fc 03 	sts	0x03FC, r25
    33e2:	80 93 fb 03 	sts	0x03FB, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    33e6:	80 91 fb 03 	lds	r24, 0x03FB
    33ea:	90 91 fc 03 	lds	r25, 0x03FC
    33ee:	80 54       	subi	r24, 0x40	; 64
    33f0:	92 4a       	sbci	r25, 0xA2	; 162
    33f2:	34 f4       	brge	.+12     	; 0x3400 <start_horizontal_speed_control_right+0x154>
    33f4:	80 e4       	ldi	r24, 0x40	; 64
    33f6:	92 ea       	ldi	r25, 0xA2	; 162
    33f8:	90 93 fc 03 	sts	0x03FC, r25
    33fc:	80 93 fb 03 	sts	0x03FB, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3400:	80 91 fb 03 	lds	r24, 0x03FB
    3404:	90 91 fc 03 	lds	r25, 0x03FC
    3408:	74 e0       	ldi	r23, 0x04	; 4
    340a:	95 95       	asr	r25
    340c:	87 95       	ror	r24
    340e:	7a 95       	dec	r23
    3410:	e1 f7       	brne	.-8      	; 0x340a <start_horizontal_speed_control_right+0x15e>
    3412:	91 83       	std	Z+1, r25	; 0x01
    3414:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    3416:	18 16       	cp	r1, r24
    3418:	19 06       	cpc	r1, r25
    341a:	14 f4       	brge	.+4      	; 0x3420 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    341c:	4e 96       	adiw	r24, 0x1e	; 30
    341e:	03 c0       	rjmp	.+6      	; 0x3426 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3420:	00 97       	sbiw	r24, 0x00	; 0
    3422:	19 f0       	breq	.+6      	; 0x342a <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    3424:	4e 97       	sbiw	r24, 0x1e	; 30
    3426:	91 83       	std	Z+1, r25	; 0x01
    3428:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    342a:	80 81       	ld	r24, Z
    342c:	91 81       	ldd	r25, Z+1	; 0x01
    342e:	81 50       	subi	r24, 0x01	; 1
    3430:	92 40       	sbci	r25, 0x02	; 2
    3432:	24 f0       	brlt	.+8      	; 0x343c <start_horizontal_speed_control_right+0x190>
    3434:	80 e0       	ldi	r24, 0x00	; 0
    3436:	92 e0       	ldi	r25, 0x02	; 2
    3438:	91 83       	std	Z+1, r25	; 0x01
    343a:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    343c:	80 81       	ld	r24, Z
    343e:	91 81       	ldd	r25, Z+1	; 0x01
    3440:	80 50       	subi	r24, 0x00	; 0
    3442:	9e 4f       	sbci	r25, 0xFE	; 254
    3444:	24 f4       	brge	.+8      	; 0x344e <start_horizontal_speed_control_right+0x1a2>
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	9e ef       	ldi	r25, 0xFE	; 254
    344a:	91 83       	std	Z+1, r25	; 0x01
    344c:	80 83       	st	Z, r24
    344e:	08 95       	ret

00003450 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3450:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3452:	80 81       	ld	r24, Z
    3454:	91 81       	ldd	r25, Z+1	; 0x01
    3456:	89 2b       	or	r24, r25
    3458:	69 f4       	brne	.+26     	; 0x3474 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    345a:	10 92 00 04 	sts	0x0400, r1
    345e:	10 92 ff 03 	sts	0x03FF, r1
		delta_left_speed_current = 0;
    3462:	10 92 44 05 	sts	0x0544, r1
    3466:	10 92 43 05 	sts	0x0543, r1
		delta_left_speed_prev = 0;
    346a:	10 92 5e 05 	sts	0x055E, r1
    346e:	10 92 5d 05 	sts	0x055D, r1
    3472:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3474:	60 91 43 05 	lds	r22, 0x0543
    3478:	70 91 44 05 	lds	r23, 0x0544
    347c:	70 93 5e 05 	sts	0x055E, r23
    3480:	60 93 5d 05 	sts	0x055D, r22
	if(*pwm_left >= 0) {
    3484:	80 81       	ld	r24, Z
    3486:	91 81       	ldd	r25, Z+1	; 0x01
    3488:	40 91 ef 03 	lds	r20, 0x03EF
    348c:	50 91 f0 03 	lds	r21, 0x03F0
    3490:	97 fd       	sbrc	r25, 7
    3492:	03 c0       	rjmp	.+6      	; 0x349a <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    3494:	84 1b       	sub	r24, r20
    3496:	95 0b       	sbc	r25, r21
    3498:	02 c0       	rjmp	.+4      	; 0x349e <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    349a:	84 0f       	add	r24, r20
    349c:	95 1f       	adc	r25, r21
    349e:	90 93 44 05 	sts	0x0544, r25
    34a2:	80 93 43 05 	sts	0x0543, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    34a6:	20 91 43 05 	lds	r18, 0x0543
    34aa:	30 91 44 05 	lds	r19, 0x0544
    34ae:	80 91 ff 03 	lds	r24, 0x03FF
    34b2:	90 91 00 04 	lds	r25, 0x0400
    34b6:	82 0f       	add	r24, r18
    34b8:	93 1f       	adc	r25, r19
    34ba:	90 93 00 04 	sts	0x0400, r25
    34be:	80 93 ff 03 	sts	0x03FF, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    34c2:	46 e0       	ldi	r20, 0x06	; 6
    34c4:	81 34       	cpi	r24, 0x41	; 65
    34c6:	94 07       	cpc	r25, r20
    34c8:	1c f0       	brlt	.+6      	; 0x34d0 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    34ca:	80 e4       	ldi	r24, 0x40	; 64
    34cc:	96 e0       	ldi	r25, 0x06	; 6
    34ce:	05 c0       	rjmp	.+10     	; 0x34da <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    34d0:	80 5c       	subi	r24, 0xC0	; 192
    34d2:	99 4f       	sbci	r25, 0xF9	; 249
    34d4:	34 f4       	brge	.+12     	; 0x34e2 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    34d6:	80 ec       	ldi	r24, 0xC0	; 192
    34d8:	99 ef       	ldi	r25, 0xF9	; 249
    34da:	90 93 00 04 	sts	0x0400, r25
    34de:	80 93 ff 03 	sts	0x03FF, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    34e2:	40 91 ff 03 	lds	r20, 0x03FF
    34e6:	50 91 00 04 	lds	r21, 0x0400
    34ea:	44 0f       	add	r20, r20
    34ec:	55 1f       	adc	r21, r21
    34ee:	89 e1       	ldi	r24, 0x19	; 25
    34f0:	90 e0       	ldi	r25, 0x00	; 0
    34f2:	dc 01       	movw	r26, r24
    34f4:	2a 9f       	mul	r18, r26
    34f6:	c0 01       	movw	r24, r0
    34f8:	2b 9f       	mul	r18, r27
    34fa:	90 0d       	add	r25, r0
    34fc:	3a 9f       	mul	r19, r26
    34fe:	90 0d       	add	r25, r0
    3500:	11 24       	eor	r1, r1
    3502:	48 0f       	add	r20, r24
    3504:	59 1f       	adc	r21, r25
    3506:	cb 01       	movw	r24, r22
    3508:	82 1b       	sub	r24, r18
    350a:	93 0b       	sbc	r25, r19
    350c:	9c 01       	movw	r18, r24
    350e:	88 0f       	add	r24, r24
    3510:	99 1f       	adc	r25, r25
    3512:	82 0f       	add	r24, r18
    3514:	93 1f       	adc	r25, r19
    3516:	48 0f       	add	r20, r24
    3518:	59 1f       	adc	r21, r25
    351a:	80 81       	ld	r24, Z
    351c:	91 81       	ldd	r25, Z+1	; 0x01
    351e:	33 e0       	ldi	r19, 0x03	; 3
    3520:	88 0f       	add	r24, r24
    3522:	99 1f       	adc	r25, r25
    3524:	3a 95       	dec	r19
    3526:	e1 f7       	brne	.-8      	; 0x3520 <start_horizontal_speed_control_left+0xd0>
    3528:	48 0f       	add	r20, r24
    352a:	59 1f       	adc	r21, r25
    352c:	50 93 fe 03 	sts	0x03FE, r21
    3530:	40 93 fd 03 	sts	0x03FD, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3534:	57 ff       	sbrs	r21, 7
    3536:	0d c0       	rjmp	.+26     	; 0x3552 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3538:	81 81       	ldd	r24, Z+1	; 0x01
    353a:	99 27       	eor	r25, r25
    353c:	87 fd       	sbrc	r24, 7
    353e:	90 95       	com	r25
    3540:	99 0f       	add	r25, r25
    3542:	88 0b       	sbc	r24, r24
    3544:	98 2f       	mov	r25, r24
    3546:	84 23       	and	r24, r20
    3548:	95 23       	and	r25, r21
    354a:	90 93 fe 03 	sts	0x03FE, r25
    354e:	80 93 fd 03 	sts	0x03FD, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3552:	80 91 fd 03 	lds	r24, 0x03FD
    3556:	90 91 fe 03 	lds	r25, 0x03FE
    355a:	18 16       	cp	r1, r24
    355c:	19 06       	cpc	r1, r25
    355e:	44 f4       	brge	.+16     	; 0x3570 <start_horizontal_speed_control_left+0x120>
    3560:	80 81       	ld	r24, Z
    3562:	91 81       	ldd	r25, Z+1	; 0x01
    3564:	97 ff       	sbrs	r25, 7
    3566:	04 c0       	rjmp	.+8      	; 0x3570 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    3568:	10 92 fe 03 	sts	0x03FE, r1
    356c:	10 92 fd 03 	sts	0x03FD, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3570:	80 91 fd 03 	lds	r24, 0x03FD
    3574:	90 91 fe 03 	lds	r25, 0x03FE
    3578:	81 5c       	subi	r24, 0xC1	; 193
    357a:	9d 45       	sbci	r25, 0x5D	; 93
    357c:	34 f0       	brlt	.+12     	; 0x358a <start_horizontal_speed_control_left+0x13a>
    357e:	80 ec       	ldi	r24, 0xC0	; 192
    3580:	9d e5       	ldi	r25, 0x5D	; 93
    3582:	90 93 fe 03 	sts	0x03FE, r25
    3586:	80 93 fd 03 	sts	0x03FD, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    358a:	80 91 fd 03 	lds	r24, 0x03FD
    358e:	90 91 fe 03 	lds	r25, 0x03FE
    3592:	80 54       	subi	r24, 0x40	; 64
    3594:	92 4a       	sbci	r25, 0xA2	; 162
    3596:	34 f4       	brge	.+12     	; 0x35a4 <start_horizontal_speed_control_left+0x154>
    3598:	80 e4       	ldi	r24, 0x40	; 64
    359a:	92 ea       	ldi	r25, 0xA2	; 162
    359c:	90 93 fe 03 	sts	0x03FE, r25
    35a0:	80 93 fd 03 	sts	0x03FD, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35a4:	80 91 fd 03 	lds	r24, 0x03FD
    35a8:	90 91 fe 03 	lds	r25, 0x03FE
    35ac:	b4 e0       	ldi	r27, 0x04	; 4
    35ae:	95 95       	asr	r25
    35b0:	87 95       	ror	r24
    35b2:	ba 95       	dec	r27
    35b4:	e1 f7       	brne	.-8      	; 0x35ae <start_horizontal_speed_control_left+0x15e>
    35b6:	91 83       	std	Z+1, r25	; 0x01
    35b8:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    35ba:	18 16       	cp	r1, r24
    35bc:	19 06       	cpc	r1, r25
    35be:	14 f4       	brge	.+4      	; 0x35c4 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    35c0:	4e 96       	adiw	r24, 0x1e	; 30
    35c2:	03 c0       	rjmp	.+6      	; 0x35ca <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    35c4:	00 97       	sbiw	r24, 0x00	; 0
    35c6:	19 f0       	breq	.+6      	; 0x35ce <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    35c8:	4e 97       	sbiw	r24, 0x1e	; 30
    35ca:	91 83       	std	Z+1, r25	; 0x01
    35cc:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    35ce:	80 81       	ld	r24, Z
    35d0:	91 81       	ldd	r25, Z+1	; 0x01
    35d2:	81 50       	subi	r24, 0x01	; 1
    35d4:	92 40       	sbci	r25, 0x02	; 2
    35d6:	24 f0       	brlt	.+8      	; 0x35e0 <start_horizontal_speed_control_left+0x190>
    35d8:	80 e0       	ldi	r24, 0x00	; 0
    35da:	92 e0       	ldi	r25, 0x02	; 2
    35dc:	91 83       	std	Z+1, r25	; 0x01
    35de:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    35e0:	80 81       	ld	r24, Z
    35e2:	91 81       	ldd	r25, Z+1	; 0x01
    35e4:	80 50       	subi	r24, 0x00	; 0
    35e6:	9e 4f       	sbci	r25, 0xFE	; 254
    35e8:	24 f4       	brge	.+8      	; 0x35f2 <start_horizontal_speed_control_left+0x1a2>
    35ea:	80 e0       	ldi	r24, 0x00	; 0
    35ec:	9e ef       	ldi	r25, 0xFE	; 254
    35ee:	91 83       	std	Z+1, r25	; 0x01
    35f0:	80 83       	st	Z, r24
    35f2:	08 95       	ret

000035f4 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    35f4:	20 91 0e 04 	lds	r18, 0x040E
    35f8:	80 e0       	ldi	r24, 0x00	; 0
    35fa:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    35fc:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    35fe:	37 e2       	ldi	r19, 0x27	; 39
    3600:	80 31       	cpi	r24, 0x10	; 16
    3602:	93 07       	cpc	r25, r19
    3604:	08 f0       	brcs	.+2      	; 0x3608 <SPI_WAIT+0x14>
    3606:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    3608:	0d b4       	in	r0, 0x2d	; 45
    360a:	07 fe       	sbrs	r0, 7
    360c:	f7 cf       	rjmp	.-18     	; 0x35fc <SPI_WAIT+0x8>
    360e:	20 93 0e 04 	sts	0x040E, r18
			return;
		}
	}
}
    3612:	08 95       	ret

00003614 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3614:	84 b1       	in	r24, 0x04	; 4
    3616:	80 7f       	andi	r24, 0xF0	; 240
    3618:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    361a:	84 b1       	in	r24, 0x04	; 4
    361c:	87 60       	ori	r24, 0x07	; 7
    361e:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3620:	80 e5       	ldi	r24, 0x50	; 80
    3622:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3624:	8d b5       	in	r24, 0x2d	; 45
    3626:	81 60       	ori	r24, 0x01	; 1
    3628:	8d bd       	out	0x2d, r24	; 45

}
    362a:	08 95       	ret

0000362c <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    362c:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    362e:	1d bc       	out	0x2d, r1	; 45
}
    3630:	08 95       	ret

00003632 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3632:	df 92       	push	r13
    3634:	ef 92       	push	r14
    3636:	ff 92       	push	r15
    3638:	0f 93       	push	r16
    363a:	1f 93       	push	r17
    363c:	cf 93       	push	r28
    363e:	df 93       	push	r29
    3640:	7c 01       	movw	r14, r24
    3642:	d4 2e       	mov	r13, r20
    3644:	8b 01       	movw	r16, r22
    3646:	c0 e0       	ldi	r28, 0x00	; 0
    3648:	d0 e0       	ldi	r29, 0x00	; 0
    364a:	10 c0       	rjmp	.+32     	; 0x366c <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    364c:	f7 01       	movw	r30, r14
    364e:	ec 0f       	add	r30, r28
    3650:	fd 1f       	adc	r31, r29
    3652:	80 81       	ld	r24, Z
    3654:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3656:	0e 94 fa 1a 	call	0x35f4	; 0x35f4 <SPI_WAIT>
		  if(spiCommError) {
    365a:	80 91 0e 04 	lds	r24, 0x040E
    365e:	88 23       	and	r24, r24
    3660:	39 f4       	brne	.+14     	; 0x3670 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3662:	8e b5       	in	r24, 0x2e	; 46
    3664:	f8 01       	movw	r30, r16
    3666:	81 93       	st	Z+, r24
    3668:	8f 01       	movw	r16, r30
    366a:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    366c:	cd 15       	cp	r28, r13
    366e:	70 f3       	brcs	.-36     	; 0x364c <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3670:	df 91       	pop	r29
    3672:	cf 91       	pop	r28
    3674:	1f 91       	pop	r17
    3676:	0f 91       	pop	r16
    3678:	ff 90       	pop	r15
    367a:	ef 90       	pop	r14
    367c:	df 90       	pop	r13
    367e:	08 95       	ret

00003680 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3680:	0f 93       	push	r16
    3682:	1f 93       	push	r17
    3684:	cf 93       	push	r28
    3686:	df 93       	push	r29
    3688:	06 2f       	mov	r16, r22
    368a:	ec 01       	movw	r28, r24
    368c:	10 e0       	ldi	r17, 0x00	; 0
    368e:	09 c0       	rjmp	.+18     	; 0x36a2 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3690:	89 91       	ld	r24, Y+
    3692:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3694:	0e 94 fa 1a 	call	0x35f4	; 0x35f4 <SPI_WAIT>
		  if(spiCommError) {
    3698:	80 91 0e 04 	lds	r24, 0x040E
    369c:	88 23       	and	r24, r24
    369e:	19 f4       	brne	.+6      	; 0x36a6 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36a0:	1f 5f       	subi	r17, 0xFF	; 255
    36a2:	10 17       	cp	r17, r16
    36a4:	a8 f3       	brcs	.-22     	; 0x3690 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    36a6:	df 91       	pop	r29
    36a8:	cf 91       	pop	r28
    36aa:	1f 91       	pop	r17
    36ac:	0f 91       	pop	r16
    36ae:	08 95       	ret

000036b0 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    36b0:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    36b2:	0e 94 fa 1a 	call	0x35f4	; 0x35f4 <SPI_WAIT>
    return SPDR;
    36b6:	8e b5       	in	r24, 0x2e	; 46
}
    36b8:	08 95       	ret

000036ba <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    36ba:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    36be:	10 92 bc 00 	sts	0x00BC, r1
}
    36c2:	08 95       	ret

000036c4 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    36c4:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    36c6:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    36c8:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    36cc:	81 e0       	ldi	r24, 0x01	; 1
    36ce:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    36d2:	08 95       	ret

000036d4 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    36d4:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    36d6:	84 ea       	ldi	r24, 0xA4	; 164
    36d8:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    36dc:	80 91 bc 00 	lds	r24, 0x00BC
    36e0:	87 ff       	sbrs	r24, 7
    36e2:	fc cf       	rjmp	.-8      	; 0x36dc <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    36e4:	80 91 b9 00 	lds	r24, 0x00B9
    36e8:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    36ea:	88 30       	cpi	r24, 0x08	; 8
    36ec:	21 f0       	breq	.+8      	; 0x36f6 <i2c_start+0x22>
    36ee:	80 31       	cpi	r24, 0x10	; 16
    36f0:	11 f0       	breq	.+4      	; 0x36f6 <i2c_start+0x22>
    36f2:	81 e0       	ldi	r24, 0x01	; 1
    36f4:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    36f6:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    36fa:	84 e8       	ldi	r24, 0x84	; 132
    36fc:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3700:	80 91 bc 00 	lds	r24, 0x00BC
    3704:	87 ff       	sbrs	r24, 7
    3706:	fc cf       	rjmp	.-8      	; 0x3700 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3708:	90 91 b9 00 	lds	r25, 0x00B9
    370c:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    370e:	98 31       	cpi	r25, 0x18	; 24
    3710:	11 f4       	brne	.+4      	; 0x3716 <i2c_start+0x42>
    3712:	80 e0       	ldi	r24, 0x00	; 0
    3714:	08 95       	ret
    3716:	80 e0       	ldi	r24, 0x00	; 0
    3718:	90 34       	cpi	r25, 0x40	; 64
    371a:	09 f0       	breq	.+2      	; 0x371e <i2c_start+0x4a>
    371c:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    371e:	08 95       	ret

00003720 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3720:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3722:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3724:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3726:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3728:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    372c:	80 91 bc 00 	lds	r24, 0x00BC
    3730:	87 ff       	sbrs	r24, 7
    3732:	fc cf       	rjmp	.-8      	; 0x372c <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3734:	80 91 b9 00 	lds	r24, 0x00B9
    3738:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    373a:	88 30       	cpi	r24, 0x08	; 8
    373c:	11 f0       	breq	.+4      	; 0x3742 <i2c_start_wait+0x22>
    373e:	80 31       	cpi	r24, 0x10	; 16
    3740:	99 f7       	brne	.-26     	; 0x3728 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3742:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3746:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    374a:	80 91 bc 00 	lds	r24, 0x00BC
    374e:	87 ff       	sbrs	r24, 7
    3750:	fc cf       	rjmp	.-8      	; 0x374a <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3752:	80 91 b9 00 	lds	r24, 0x00B9
    3756:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3758:	80 32       	cpi	r24, 0x20	; 32
    375a:	11 f0       	breq	.+4      	; 0x3760 <i2c_start_wait+0x40>
    375c:	88 35       	cpi	r24, 0x58	; 88
    375e:	39 f4       	brne	.+14     	; 0x376e <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3760:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3764:	80 91 bc 00 	lds	r24, 0x00BC
    3768:	84 fd       	sbrc	r24, 4
    376a:	fc cf       	rjmp	.-8      	; 0x3764 <i2c_start_wait+0x44>
    376c:	dd cf       	rjmp	.-70     	; 0x3728 <i2c_start_wait+0x8>
    376e:	08 95       	ret

00003770 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3770:	0e 94 6a 1b 	call	0x36d4	; 0x36d4 <i2c_start>

}/* i2c_rep_start */
    3774:	08 95       	ret

00003776 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3776:	84 e9       	ldi	r24, 0x94	; 148
    3778:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    377c:	80 91 bc 00 	lds	r24, 0x00BC
    3780:	84 fd       	sbrc	r24, 4
    3782:	fc cf       	rjmp	.-8      	; 0x377c <i2c_stop+0x6>

}/* i2c_stop */
    3784:	08 95       	ret

00003786 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3786:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    378a:	84 e8       	ldi	r24, 0x84	; 132
    378c:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3790:	80 91 bc 00 	lds	r24, 0x00BC
    3794:	87 ff       	sbrs	r24, 7
    3796:	fc cf       	rjmp	.-8      	; 0x3790 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    3798:	80 91 b9 00 	lds	r24, 0x00B9
    379c:	90 e0       	ldi	r25, 0x00	; 0
    379e:	88 7f       	andi	r24, 0xF8	; 248
    37a0:	88 32       	cpi	r24, 0x28	; 40
    37a2:	09 f0       	breq	.+2      	; 0x37a6 <i2c_write+0x20>
    37a4:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    37a6:	89 2f       	mov	r24, r25
    37a8:	08 95       	ret

000037aa <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    37aa:	84 ec       	ldi	r24, 0xC4	; 196
    37ac:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    37b0:	80 91 bc 00 	lds	r24, 0x00BC
    37b4:	87 ff       	sbrs	r24, 7
    37b6:	fc cf       	rjmp	.-8      	; 0x37b0 <i2c_readAck+0x6>

    return TWDR;
    37b8:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    37bc:	08 95       	ret

000037be <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    37be:	84 e8       	ldi	r24, 0x84	; 132
    37c0:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    37c4:	80 91 bc 00 	lds	r24, 0x00BC
    37c8:	87 ff       	sbrs	r24, 7
    37ca:	fc cf       	rjmp	.-8      	; 0x37c4 <i2c_readNak+0x6>
	
    return TWDR;
    37cc:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    37d0:	08 95       	ret

000037d2 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    37d2:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    37d6:	80 e1       	ldi	r24, 0x10	; 16
    37d8:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    37dc:	e0 ec       	ldi	r30, 0xC0	; 192
    37de:	f0 e0       	ldi	r31, 0x00	; 0
    37e0:	80 81       	ld	r24, Z
    37e2:	82 60       	ori	r24, 0x02	; 2
    37e4:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    37e6:	e1 ec       	ldi	r30, 0xC1	; 193
    37e8:	f0 e0       	ldi	r31, 0x00	; 0
    37ea:	80 81       	ld	r24, Z
    37ec:	88 69       	ori	r24, 0x98	; 152
    37ee:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    37f0:	e2 ec       	ldi	r30, 0xC2	; 194
    37f2:	f0 e0       	ldi	r31, 0x00	; 0
    37f4:	80 81       	ld	r24, Z
    37f6:	86 60       	ori	r24, 0x06	; 6
    37f8:	80 83       	st	Z, r24



}
    37fa:	08 95       	ret

000037fc <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    37fc:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3800:	80 e1       	ldi	r24, 0x10	; 16
    3802:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3806:	e8 ec       	ldi	r30, 0xC8	; 200
    3808:	f0 e0       	ldi	r31, 0x00	; 0
    380a:	80 81       	ld	r24, Z
    380c:	82 60       	ori	r24, 0x02	; 2
    380e:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3810:	e9 ec       	ldi	r30, 0xC9	; 201
    3812:	f0 e0       	ldi	r31, 0x00	; 0
    3814:	80 81       	ld	r24, Z
    3816:	88 61       	ori	r24, 0x18	; 24
    3818:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    381a:	ea ec       	ldi	r30, 0xCA	; 202
    381c:	f0 e0       	ldi	r31, 0x00	; 0
    381e:	80 81       	ld	r24, Z
    3820:	86 60       	ori	r24, 0x06	; 6
    3822:	80 83       	st	Z, r24

}
    3824:	08 95       	ret

00003826 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3826:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    382a:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    382e:	10 92 c2 00 	sts	0x00C2, r1

}
    3832:	08 95       	ret

00003834 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3834:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3836:	80 91 c0 00 	lds	r24, 0x00C0
    383a:	85 ff       	sbrs	r24, 5
    383c:	fc cf       	rjmp	.-8      	; 0x3836 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    383e:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3842:	66 23       	and	r22, r22
    3844:	21 f0       	breq	.+8      	; 0x384e <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3846:	80 91 c0 00 	lds	r24, 0x00C0
    384a:	86 ff       	sbrs	r24, 6
    384c:	fc cf       	rjmp	.-8      	; 0x3846 <usart0Transmit+0x12>
    384e:	08 95       	ret

00003850 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3850:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3852:	80 91 c8 00 	lds	r24, 0x00C8
    3856:	85 ff       	sbrs	r24, 5
    3858:	fc cf       	rjmp	.-8      	; 0x3852 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    385a:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    385e:	66 23       	and	r22, r22
    3860:	21 f0       	breq	.+8      	; 0x386a <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3862:	80 91 c8 00 	lds	r24, 0x00C8
    3866:	86 ff       	sbrs	r24, 6
    3868:	fc cf       	rjmp	.-8      	; 0x3862 <usart1Transmit+0x12>
    386a:	08 95       	ret

0000386c <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    386c:	80 91 c0 00 	lds	r24, 0x00C0
    3870:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3872:	88 1f       	adc	r24, r24
    3874:	88 27       	eor	r24, r24
    3876:	88 1f       	adc	r24, r24
    3878:	08 95       	ret

0000387a <usart0Receive>:

unsigned char usart0Receive() {
    387a:	20 e0       	ldi	r18, 0x00	; 0
    387c:	30 e0       	ldi	r19, 0x00	; 0
    387e:	05 c0       	rjmp	.+10     	; 0x388a <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3880:	81 e0       	ldi	r24, 0x01	; 1
    3882:	80 93 11 04 	sts	0x0411, r24
    3886:	80 e0       	ldi	r24, 0x00	; 0
    3888:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    388a:	80 91 c0 00 	lds	r24, 0x00C0
    388e:	87 ff       	sbrs	r24, 7
    3890:	03 c0       	rjmp	.+6      	; 0x3898 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3892:	80 91 c6 00 	lds	r24, 0x00C6

}
    3896:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    3898:	2f 5f       	subi	r18, 0xFF	; 255
    389a:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    389c:	27 39       	cpi	r18, 0x97	; 151
    389e:	31 05       	cpc	r19, r1
    38a0:	a1 f7       	brne	.-24     	; 0x388a <usart0Receive+0x10>
    38a2:	ee cf       	rjmp	.-36     	; 0x3880 <usart0Receive+0x6>

000038a4 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    38a4:	1f 92       	push	r1
    38a6:	0f 92       	push	r0
    38a8:	0f b6       	in	r0, 0x3f	; 63
    38aa:	0f 92       	push	r0
    38ac:	0b b6       	in	r0, 0x3b	; 59
    38ae:	0f 92       	push	r0
    38b0:	11 24       	eor	r1, r1
    38b2:	2f 93       	push	r18
    38b4:	8f 93       	push	r24
    38b6:	9f 93       	push	r25
    38b8:	ef 93       	push	r30
    38ba:	ff 93       	push	r31
	byteCount++;
    38bc:	80 91 12 04 	lds	r24, 0x0412
    38c0:	90 91 13 04 	lds	r25, 0x0413
    38c4:	01 96       	adiw	r24, 0x01	; 1
    38c6:	90 93 13 04 	sts	0x0413, r25
    38ca:	80 93 12 04 	sts	0x0412, r24
	if(byteCount <= UART_BUFF_SIZE) {
    38ce:	81 50       	subi	r24, 0x01	; 1
    38d0:	91 40       	sbci	r25, 0x01	; 1
    38d2:	60 f4       	brcc	.+24     	; 0x38ec <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    38d4:	80 91 14 05 	lds	r24, 0x0514
    38d8:	90 91 c6 00 	lds	r25, 0x00C6
    38dc:	e8 2f       	mov	r30, r24
    38de:	f0 e0       	ldi	r31, 0x00	; 0
    38e0:	ec 5e       	subi	r30, 0xEC	; 236
    38e2:	fb 4f       	sbci	r31, 0xFB	; 251
    38e4:	90 83       	st	Z, r25
		nextByteIndex++;
    38e6:	8f 5f       	subi	r24, 0xFF	; 255
    38e8:	80 93 14 05 	sts	0x0514, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    38ec:	ff 91       	pop	r31
    38ee:	ef 91       	pop	r30
    38f0:	9f 91       	pop	r25
    38f2:	8f 91       	pop	r24
    38f4:	2f 91       	pop	r18
    38f6:	0f 90       	pop	r0
    38f8:	0b be       	out	0x3b, r0	; 59
    38fa:	0f 90       	pop	r0
    38fc:	0f be       	out	0x3f, r0	; 63
    38fe:	0f 90       	pop	r0
    3900:	1f 90       	pop	r1
    3902:	18 95       	reti

00003904 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3904:	86 b1       	in	r24, 0x06	; 6
    3906:	46 b1       	in	r20, 0x06	; 6
    3908:	26 b1       	in	r18, 0x06	; 6
    390a:	66 b1       	in	r22, 0x06	; 6
    390c:	30 e0       	ldi	r19, 0x00	; 0
    390e:	28 70       	andi	r18, 0x08	; 8
    3910:	30 70       	andi	r19, 0x00	; 0
    3912:	f3 e0       	ldi	r31, 0x03	; 3
    3914:	35 95       	asr	r19
    3916:	27 95       	ror	r18
    3918:	fa 95       	dec	r31
    391a:	e1 f7       	brne	.-8      	; 0x3914 <getSelector+0x10>
    391c:	22 0f       	add	r18, r18
    391e:	33 1f       	adc	r19, r19
    3920:	50 e0       	ldi	r21, 0x00	; 0
    3922:	44 70       	andi	r20, 0x04	; 4
    3924:	50 70       	andi	r21, 0x00	; 0
    3926:	55 95       	asr	r21
    3928:	47 95       	ror	r20
    392a:	55 95       	asr	r21
    392c:	47 95       	ror	r20
    392e:	24 0f       	add	r18, r20
    3930:	35 1f       	adc	r19, r21
    3932:	22 0f       	add	r18, r18
    3934:	33 1f       	adc	r19, r19
    3936:	70 e0       	ldi	r23, 0x00	; 0
    3938:	62 70       	andi	r22, 0x02	; 2
    393a:	70 70       	andi	r23, 0x00	; 0
    393c:	75 95       	asr	r23
    393e:	67 95       	ror	r22
    3940:	26 0f       	add	r18, r22
    3942:	37 1f       	adc	r19, r23
    3944:	22 0f       	add	r18, r18
    3946:	33 1f       	adc	r19, r19
    3948:	81 70       	andi	r24, 0x01	; 1
}
    394a:	82 0f       	add	r24, r18
    394c:	08 95       	ret

0000394e <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    394e:	1f 92       	push	r1
    3950:	0f 92       	push	r0
    3952:	0f b6       	in	r0, 0x3f	; 63
    3954:	0f 92       	push	r0
    3956:	11 24       	eor	r1, r1

}
    3958:	0f 90       	pop	r0
    395a:	0f be       	out	0x3f, r0	; 63
    395c:	0f 90       	pop	r0
    395e:	1f 90       	pop	r1
    3960:	18 95       	reti

00003962 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3962:	60 91 36 05 	lds	r22, 0x0536
    3966:	70 91 37 05 	lds	r23, 0x0537
	return clockTick;
}
    396a:	80 91 38 05 	lds	r24, 0x0538
    396e:	90 91 39 05 	lds	r25, 0x0539
    3972:	08 95       	ret

00003974 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3974:	81 e0       	ldi	r24, 0x01	; 1
    3976:	80 93 c5 03 	sts	0x03C5, r24
}
    397a:	08 95       	ret

0000397c <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    397c:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    397e:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3980:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3982:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3986:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    398a:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    398e:	8e ef       	ldi	r24, 0xFE	; 254
    3990:	9f e0       	ldi	r25, 0x0F	; 15
    3992:	0e 94 7b 23 	call	0x46f6	; 0x46f6 <__eerd_word_m2560>
    3996:	90 93 0c 04 	sts	0x040C, r25
    399a:	80 93 0b 04 	sts	0x040B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    399e:	8d ef       	ldi	r24, 0xFD	; 253
    39a0:	9f e0       	ldi	r25, 0x0F	; 15
    39a2:	0e 94 73 23 	call	0x46e6	; 0x46e6 <__eerd_byte_m2560>
    39a6:	98 2f       	mov	r25, r24
    39a8:	80 93 42 05 	sts	0x0542, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    39ac:	81 50       	subi	r24, 0x01	; 1
    39ae:	8e 3f       	cpi	r24, 0xFE	; 254
    39b0:	18 f4       	brcc	.+6      	; 0x39b8 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    39b2:	90 93 66 00 	sts	0x0066, r25
    39b6:	08 c0       	rjmp	.+16     	; 0x39c8 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    39b8:	60 91 66 00 	lds	r22, 0x0066
    39bc:	60 93 42 05 	sts	0x0542, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    39c0:	8d ef       	ldi	r24, 0xFD	; 253
    39c2:	9f e0       	ldi	r25, 0x0F	; 15
    39c4:	0e 94 81 23 	call	0x4702	; 0x4702 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    39c8:	20 91 0b 04 	lds	r18, 0x040B
    39cc:	30 91 0c 04 	lds	r19, 0x040C
    39d0:	c9 01       	movw	r24, r18
    39d2:	81 58       	subi	r24, 0x81	; 129
    39d4:	9c 40       	sbci	r25, 0x0C	; 12
    39d6:	03 97       	sbiw	r24, 0x03	; 3
    39d8:	10 f4       	brcc	.+4      	; 0x39de <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    39da:	10 92 3d 05 	sts	0x053D, r1
	}

	if(rfAddress == 3200) {
    39de:	8c e0       	ldi	r24, 0x0C	; 12
    39e0:	20 38       	cpi	r18, 0x80	; 128
    39e2:	38 07       	cpc	r19, r24
    39e4:	11 f4       	brne	.+4      	; 0x39ea <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    39e6:	81 e0       	ldi	r24, 0x01	; 1
    39e8:	04 c0       	rjmp	.+8      	; 0x39f2 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    39ea:	24 58       	subi	r18, 0x84	; 132
    39ec:	3c 40       	sbci	r19, 0x0C	; 12
    39ee:	18 f0       	brcs	.+6      	; 0x39f6 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    39f0:	82 e0       	ldi	r24, 0x02	; 2
    39f2:	80 93 3d 05 	sts	0x053D, r24
	}

	initPortsIO();
    39f6:	0e 94 60 12 	call	0x24c0	; 0x24c0 <initPortsIO>
	initAdc();
    39fa:	0e 94 08 01 	call	0x210	; 0x210 <initAdc>
	initMotors();
    39fe:	0e 94 16 0e 	call	0x1c2c	; 0x1c2c <initMotors>
	initRGBleds();
    3a02:	0e 94 82 08 	call	0x1104	; 0x1104 <initRGBleds>
	initSPI();
    3a06:	0e 94 0a 1b 	call	0x3614	; 0x3614 <initSPI>
	mirf_init();
    3a0a:	0e 94 7a 0a 	call	0x14f4	; 0x14f4 <mirf_init>
	if(spiCommError==0) {
    3a0e:	80 91 0e 04 	lds	r24, 0x040E
    3a12:	88 23       	and	r24, r24
    3a14:	29 f4       	brne	.+10     	; 0x3a20 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a16:	80 91 0d 04 	lds	r24, 0x040D
    3a1a:	81 60       	ori	r24, 0x01	; 1
    3a1c:	80 93 0d 04 	sts	0x040D, r24
	}
	initUsart0();
    3a20:	0e 94 e9 1b 	call	0x37d2	; 0x37d2 <initUsart0>
	initAccelerometer();
    3a24:	0e 94 05 16 	call	0x2c0a	; 0x2c0a <initAccelerometer>
	init_ir_remote_control();
    3a28:	0e 94 6c 05 	call	0xad8	; 0xad8 <init_ir_remote_control>

	sei();			// enable global interrupts
    3a2c:	78 94       	sei

	
}
    3a2e:	08 95       	ret

00003a30 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3a30:	cf 93       	push	r28
    3a32:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3a34:	9e e1       	ldi	r25, 0x1E	; 30
    3a36:	89 9f       	mul	r24, r25
    3a38:	e0 01       	movw	r28, r0
    3a3a:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3a3c:	80 91 68 00 	lds	r24, 0x0068
    3a40:	8d 7f       	andi	r24, 0xFD	; 253
    3a42:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3a46:	80 91 6c 00 	lds	r24, 0x006C
    3a4a:	8f 77       	andi	r24, 0x7F	; 127
    3a4c:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3a50:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3a52:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3a56:	80 91 7a 00 	lds	r24, 0x007A
    3a5a:	80 61       	ori	r24, 0x10	; 16
    3a5c:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3a60:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3a64:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3a68:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3a6c:	88 b3       	in	r24, 0x18	; 24
    3a6e:	87 60       	ori	r24, 0x07	; 7
    3a70:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3a72:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3a76:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3a7a:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3a7e:	89 b3       	in	r24, 0x19	; 25
    3a80:	87 60       	ori	r24, 0x07	; 7
    3a82:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3a84:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3a88:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3a8c:	0e 94 13 1c 	call	0x3826	; 0x3826 <closeUsart>
	closeSPI();
    3a90:	0e 94 16 1b 	call	0x362c	; 0x362c <closeSPI>
	i2c_close();
    3a94:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <i2c_close>

	// set port pins
	initPortsIO();
    3a98:	0e 94 60 12 	call	0x24c0	; 0x24c0 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3a9c:	83 b7       	in	r24, 0x33	; 51
    3a9e:	8f 60       	ori	r24, 0x0F	; 15
    3aa0:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3aa2:	81 e0       	ldi	r24, 0x01	; 1
    3aa4:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3aa8:	80 91 b0 00 	lds	r24, 0x00B0
    3aac:	8d 7f       	andi	r24, 0xFD	; 253
    3aae:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3ab2:	80 91 b1 00 	lds	r24, 0x00B1
    3ab6:	87 60       	ori	r24, 0x07	; 7
    3ab8:	80 93 b1 00 	sts	0x00B1, r24
    3abc:	02 c0       	rjmp	.+4      	; 0x3ac2 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3abe:	88 95       	sleep
		pause--;
    3ac0:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3ac2:	20 97       	sbiw	r28, 0x00	; 0
    3ac4:	e1 f7       	brne	.-8      	; 0x3abe <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3ac6:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3ac8:	80 91 b1 00 	lds	r24, 0x00B1
    3acc:	88 7f       	andi	r24, 0xF8	; 248
    3ace:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3ad2:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3ad6:	80 91 b0 00 	lds	r24, 0x00B0
    3ada:	82 60       	ori	r24, 0x02	; 2
    3adc:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3ae0:	8f ef       	ldi	r24, 0xFF	; 255
    3ae2:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3ae6:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3aea:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3aee:	10 92 f4 03 	sts	0x03F4, r1
    3af2:	10 92 f3 03 	sts	0x03F3, r1
	pwm_left = 0;
    3af6:	10 92 f6 03 	sts	0x03F6, r1
    3afa:	10 92 f5 03 	sts	0x03F5, r1
	initPeripherals();
    3afe:	0e 94 be 1c 	call	0x397c	; 0x397c <initPeripherals>

}
    3b02:	df 91       	pop	r29
    3b04:	cf 91       	pop	r28
    3b06:	08 95       	ret

00003b08 <turnRight>:

#include "movement.h"

void turnRight() {
    3b08:	cf 93       	push	r28
    3b0a:	df 93       	push	r29
    3b0c:	c0 e0       	ldi	r28, 0x00	; 0
    3b0e:	d0 e0       	ldi	r29, 0x00	; 0
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<27500; turnCounter ++ ){
			setLeftSpeed(10);
    3b10:	8a e0       	ldi	r24, 0x0A	; 10
    3b12:	90 e0       	ldi	r25, 0x00	; 0
    3b14:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <setLeftSpeed>
			setRightSpeed(-10);
    3b18:	86 ef       	ldi	r24, 0xF6	; 246
    3b1a:	9f ef       	ldi	r25, 0xFF	; 255
    3b1c:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3b20:	0e 94 4b 11 	call	0x2296	; 0x2296 <handleMotorsWithSpeedController>

#include "movement.h"

void turnRight() {
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<27500; turnCounter ++ ){
    3b24:	21 96       	adiw	r28, 0x01	; 1
    3b26:	8b e6       	ldi	r24, 0x6B	; 107
    3b28:	cc 36       	cpi	r28, 0x6C	; 108
    3b2a:	d8 07       	cpc	r29, r24
    3b2c:	89 f7       	brne	.-30     	; 0x3b10 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3b2e:	df 91       	pop	r29
    3b30:	cf 91       	pop	r28
    3b32:	08 95       	ret

00003b34 <__mulsf3>:
    3b34:	a0 e2       	ldi	r26, 0x20	; 32
    3b36:	b0 e0       	ldi	r27, 0x00	; 0
    3b38:	e0 ea       	ldi	r30, 0xA0	; 160
    3b3a:	fd e1       	ldi	r31, 0x1D	; 29
    3b3c:	0c 94 28 21 	jmp	0x4250	; 0x4250 <__prologue_saves__>
    3b40:	69 83       	std	Y+1, r22	; 0x01
    3b42:	7a 83       	std	Y+2, r23	; 0x02
    3b44:	8b 83       	std	Y+3, r24	; 0x03
    3b46:	9c 83       	std	Y+4, r25	; 0x04
    3b48:	2d 83       	std	Y+5, r18	; 0x05
    3b4a:	3e 83       	std	Y+6, r19	; 0x06
    3b4c:	4f 83       	std	Y+7, r20	; 0x07
    3b4e:	58 87       	std	Y+8, r21	; 0x08
    3b50:	ce 01       	movw	r24, r28
    3b52:	01 96       	adiw	r24, 0x01	; 1
    3b54:	be 01       	movw	r22, r28
    3b56:	67 5f       	subi	r22, 0xF7	; 247
    3b58:	7f 4f       	sbci	r23, 0xFF	; 255
    3b5a:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <__unpack_f>
    3b5e:	ce 01       	movw	r24, r28
    3b60:	05 96       	adiw	r24, 0x05	; 5
    3b62:	be 01       	movw	r22, r28
    3b64:	6f 5e       	subi	r22, 0xEF	; 239
    3b66:	7f 4f       	sbci	r23, 0xFF	; 255
    3b68:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <__unpack_f>
    3b6c:	99 85       	ldd	r25, Y+9	; 0x09
    3b6e:	92 30       	cpi	r25, 0x02	; 2
    3b70:	88 f0       	brcs	.+34     	; 0x3b94 <__mulsf3+0x60>
    3b72:	89 89       	ldd	r24, Y+17	; 0x11
    3b74:	82 30       	cpi	r24, 0x02	; 2
    3b76:	c8 f0       	brcs	.+50     	; 0x3baa <__mulsf3+0x76>
    3b78:	94 30       	cpi	r25, 0x04	; 4
    3b7a:	19 f4       	brne	.+6      	; 0x3b82 <__mulsf3+0x4e>
    3b7c:	82 30       	cpi	r24, 0x02	; 2
    3b7e:	51 f4       	brne	.+20     	; 0x3b94 <__mulsf3+0x60>
    3b80:	04 c0       	rjmp	.+8      	; 0x3b8a <__mulsf3+0x56>
    3b82:	84 30       	cpi	r24, 0x04	; 4
    3b84:	29 f4       	brne	.+10     	; 0x3b90 <__mulsf3+0x5c>
    3b86:	92 30       	cpi	r25, 0x02	; 2
    3b88:	81 f4       	brne	.+32     	; 0x3baa <__mulsf3+0x76>
    3b8a:	87 e1       	ldi	r24, 0x17	; 23
    3b8c:	92 e0       	ldi	r25, 0x02	; 2
    3b8e:	c6 c0       	rjmp	.+396    	; 0x3d1c <__mulsf3+0x1e8>
    3b90:	92 30       	cpi	r25, 0x02	; 2
    3b92:	49 f4       	brne	.+18     	; 0x3ba6 <__mulsf3+0x72>
    3b94:	20 e0       	ldi	r18, 0x00	; 0
    3b96:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b98:	8a 89       	ldd	r24, Y+18	; 0x12
    3b9a:	98 13       	cpse	r25, r24
    3b9c:	21 e0       	ldi	r18, 0x01	; 1
    3b9e:	2a 87       	std	Y+10, r18	; 0x0a
    3ba0:	ce 01       	movw	r24, r28
    3ba2:	09 96       	adiw	r24, 0x09	; 9
    3ba4:	bb c0       	rjmp	.+374    	; 0x3d1c <__mulsf3+0x1e8>
    3ba6:	82 30       	cpi	r24, 0x02	; 2
    3ba8:	49 f4       	brne	.+18     	; 0x3bbc <__mulsf3+0x88>
    3baa:	20 e0       	ldi	r18, 0x00	; 0
    3bac:	9a 85       	ldd	r25, Y+10	; 0x0a
    3bae:	8a 89       	ldd	r24, Y+18	; 0x12
    3bb0:	98 13       	cpse	r25, r24
    3bb2:	21 e0       	ldi	r18, 0x01	; 1
    3bb4:	2a 8b       	std	Y+18, r18	; 0x12
    3bb6:	ce 01       	movw	r24, r28
    3bb8:	41 96       	adiw	r24, 0x11	; 17
    3bba:	b0 c0       	rjmp	.+352    	; 0x3d1c <__mulsf3+0x1e8>
    3bbc:	2d 84       	ldd	r2, Y+13	; 0x0d
    3bbe:	3e 84       	ldd	r3, Y+14	; 0x0e
    3bc0:	4f 84       	ldd	r4, Y+15	; 0x0f
    3bc2:	58 88       	ldd	r5, Y+16	; 0x10
    3bc4:	6d 88       	ldd	r6, Y+21	; 0x15
    3bc6:	7e 88       	ldd	r7, Y+22	; 0x16
    3bc8:	8f 88       	ldd	r8, Y+23	; 0x17
    3bca:	98 8c       	ldd	r9, Y+24	; 0x18
    3bcc:	ee 24       	eor	r14, r14
    3bce:	ff 24       	eor	r15, r15
    3bd0:	87 01       	movw	r16, r14
    3bd2:	aa 24       	eor	r10, r10
    3bd4:	bb 24       	eor	r11, r11
    3bd6:	65 01       	movw	r12, r10
    3bd8:	40 e0       	ldi	r20, 0x00	; 0
    3bda:	50 e0       	ldi	r21, 0x00	; 0
    3bdc:	60 e0       	ldi	r22, 0x00	; 0
    3bde:	70 e0       	ldi	r23, 0x00	; 0
    3be0:	e0 e0       	ldi	r30, 0x00	; 0
    3be2:	f0 e0       	ldi	r31, 0x00	; 0
    3be4:	c1 01       	movw	r24, r2
    3be6:	81 70       	andi	r24, 0x01	; 1
    3be8:	90 70       	andi	r25, 0x00	; 0
    3bea:	89 2b       	or	r24, r25
    3bec:	e9 f0       	breq	.+58     	; 0x3c28 <__mulsf3+0xf4>
    3bee:	e6 0c       	add	r14, r6
    3bf0:	f7 1c       	adc	r15, r7
    3bf2:	08 1d       	adc	r16, r8
    3bf4:	19 1d       	adc	r17, r9
    3bf6:	9a 01       	movw	r18, r20
    3bf8:	ab 01       	movw	r20, r22
    3bfa:	2a 0d       	add	r18, r10
    3bfc:	3b 1d       	adc	r19, r11
    3bfe:	4c 1d       	adc	r20, r12
    3c00:	5d 1d       	adc	r21, r13
    3c02:	80 e0       	ldi	r24, 0x00	; 0
    3c04:	90 e0       	ldi	r25, 0x00	; 0
    3c06:	a0 e0       	ldi	r26, 0x00	; 0
    3c08:	b0 e0       	ldi	r27, 0x00	; 0
    3c0a:	e6 14       	cp	r14, r6
    3c0c:	f7 04       	cpc	r15, r7
    3c0e:	08 05       	cpc	r16, r8
    3c10:	19 05       	cpc	r17, r9
    3c12:	20 f4       	brcc	.+8      	; 0x3c1c <__mulsf3+0xe8>
    3c14:	81 e0       	ldi	r24, 0x01	; 1
    3c16:	90 e0       	ldi	r25, 0x00	; 0
    3c18:	a0 e0       	ldi	r26, 0x00	; 0
    3c1a:	b0 e0       	ldi	r27, 0x00	; 0
    3c1c:	ba 01       	movw	r22, r20
    3c1e:	a9 01       	movw	r20, r18
    3c20:	48 0f       	add	r20, r24
    3c22:	59 1f       	adc	r21, r25
    3c24:	6a 1f       	adc	r22, r26
    3c26:	7b 1f       	adc	r23, r27
    3c28:	aa 0c       	add	r10, r10
    3c2a:	bb 1c       	adc	r11, r11
    3c2c:	cc 1c       	adc	r12, r12
    3c2e:	dd 1c       	adc	r13, r13
    3c30:	97 fe       	sbrs	r9, 7
    3c32:	08 c0       	rjmp	.+16     	; 0x3c44 <__mulsf3+0x110>
    3c34:	81 e0       	ldi	r24, 0x01	; 1
    3c36:	90 e0       	ldi	r25, 0x00	; 0
    3c38:	a0 e0       	ldi	r26, 0x00	; 0
    3c3a:	b0 e0       	ldi	r27, 0x00	; 0
    3c3c:	a8 2a       	or	r10, r24
    3c3e:	b9 2a       	or	r11, r25
    3c40:	ca 2a       	or	r12, r26
    3c42:	db 2a       	or	r13, r27
    3c44:	31 96       	adiw	r30, 0x01	; 1
    3c46:	e0 32       	cpi	r30, 0x20	; 32
    3c48:	f1 05       	cpc	r31, r1
    3c4a:	49 f0       	breq	.+18     	; 0x3c5e <__mulsf3+0x12a>
    3c4c:	66 0c       	add	r6, r6
    3c4e:	77 1c       	adc	r7, r7
    3c50:	88 1c       	adc	r8, r8
    3c52:	99 1c       	adc	r9, r9
    3c54:	56 94       	lsr	r5
    3c56:	47 94       	ror	r4
    3c58:	37 94       	ror	r3
    3c5a:	27 94       	ror	r2
    3c5c:	c3 cf       	rjmp	.-122    	; 0x3be4 <__mulsf3+0xb0>
    3c5e:	fa 85       	ldd	r31, Y+10	; 0x0a
    3c60:	ea 89       	ldd	r30, Y+18	; 0x12
    3c62:	2b 89       	ldd	r18, Y+19	; 0x13
    3c64:	3c 89       	ldd	r19, Y+20	; 0x14
    3c66:	8b 85       	ldd	r24, Y+11	; 0x0b
    3c68:	9c 85       	ldd	r25, Y+12	; 0x0c
    3c6a:	28 0f       	add	r18, r24
    3c6c:	39 1f       	adc	r19, r25
    3c6e:	2e 5f       	subi	r18, 0xFE	; 254
    3c70:	3f 4f       	sbci	r19, 0xFF	; 255
    3c72:	17 c0       	rjmp	.+46     	; 0x3ca2 <__mulsf3+0x16e>
    3c74:	ca 01       	movw	r24, r20
    3c76:	81 70       	andi	r24, 0x01	; 1
    3c78:	90 70       	andi	r25, 0x00	; 0
    3c7a:	89 2b       	or	r24, r25
    3c7c:	61 f0       	breq	.+24     	; 0x3c96 <__mulsf3+0x162>
    3c7e:	16 95       	lsr	r17
    3c80:	07 95       	ror	r16
    3c82:	f7 94       	ror	r15
    3c84:	e7 94       	ror	r14
    3c86:	80 e0       	ldi	r24, 0x00	; 0
    3c88:	90 e0       	ldi	r25, 0x00	; 0
    3c8a:	a0 e0       	ldi	r26, 0x00	; 0
    3c8c:	b0 e8       	ldi	r27, 0x80	; 128
    3c8e:	e8 2a       	or	r14, r24
    3c90:	f9 2a       	or	r15, r25
    3c92:	0a 2b       	or	r16, r26
    3c94:	1b 2b       	or	r17, r27
    3c96:	76 95       	lsr	r23
    3c98:	67 95       	ror	r22
    3c9a:	57 95       	ror	r21
    3c9c:	47 95       	ror	r20
    3c9e:	2f 5f       	subi	r18, 0xFF	; 255
    3ca0:	3f 4f       	sbci	r19, 0xFF	; 255
    3ca2:	77 fd       	sbrc	r23, 7
    3ca4:	e7 cf       	rjmp	.-50     	; 0x3c74 <__mulsf3+0x140>
    3ca6:	0c c0       	rjmp	.+24     	; 0x3cc0 <__mulsf3+0x18c>
    3ca8:	44 0f       	add	r20, r20
    3caa:	55 1f       	adc	r21, r21
    3cac:	66 1f       	adc	r22, r22
    3cae:	77 1f       	adc	r23, r23
    3cb0:	17 fd       	sbrc	r17, 7
    3cb2:	41 60       	ori	r20, 0x01	; 1
    3cb4:	ee 0c       	add	r14, r14
    3cb6:	ff 1c       	adc	r15, r15
    3cb8:	00 1f       	adc	r16, r16
    3cba:	11 1f       	adc	r17, r17
    3cbc:	21 50       	subi	r18, 0x01	; 1
    3cbe:	30 40       	sbci	r19, 0x00	; 0
    3cc0:	40 30       	cpi	r20, 0x00	; 0
    3cc2:	90 e0       	ldi	r25, 0x00	; 0
    3cc4:	59 07       	cpc	r21, r25
    3cc6:	90 e0       	ldi	r25, 0x00	; 0
    3cc8:	69 07       	cpc	r22, r25
    3cca:	90 e4       	ldi	r25, 0x40	; 64
    3ccc:	79 07       	cpc	r23, r25
    3cce:	60 f3       	brcs	.-40     	; 0x3ca8 <__mulsf3+0x174>
    3cd0:	2b 8f       	std	Y+27, r18	; 0x1b
    3cd2:	3c 8f       	std	Y+28, r19	; 0x1c
    3cd4:	db 01       	movw	r26, r22
    3cd6:	ca 01       	movw	r24, r20
    3cd8:	8f 77       	andi	r24, 0x7F	; 127
    3cda:	90 70       	andi	r25, 0x00	; 0
    3cdc:	a0 70       	andi	r26, 0x00	; 0
    3cde:	b0 70       	andi	r27, 0x00	; 0
    3ce0:	80 34       	cpi	r24, 0x40	; 64
    3ce2:	91 05       	cpc	r25, r1
    3ce4:	a1 05       	cpc	r26, r1
    3ce6:	b1 05       	cpc	r27, r1
    3ce8:	61 f4       	brne	.+24     	; 0x3d02 <__mulsf3+0x1ce>
    3cea:	47 fd       	sbrc	r20, 7
    3cec:	0a c0       	rjmp	.+20     	; 0x3d02 <__mulsf3+0x1ce>
    3cee:	e1 14       	cp	r14, r1
    3cf0:	f1 04       	cpc	r15, r1
    3cf2:	01 05       	cpc	r16, r1
    3cf4:	11 05       	cpc	r17, r1
    3cf6:	29 f0       	breq	.+10     	; 0x3d02 <__mulsf3+0x1ce>
    3cf8:	40 5c       	subi	r20, 0xC0	; 192
    3cfa:	5f 4f       	sbci	r21, 0xFF	; 255
    3cfc:	6f 4f       	sbci	r22, 0xFF	; 255
    3cfe:	7f 4f       	sbci	r23, 0xFF	; 255
    3d00:	40 78       	andi	r20, 0x80	; 128
    3d02:	1a 8e       	std	Y+26, r1	; 0x1a
    3d04:	fe 17       	cp	r31, r30
    3d06:	11 f0       	breq	.+4      	; 0x3d0c <__mulsf3+0x1d8>
    3d08:	81 e0       	ldi	r24, 0x01	; 1
    3d0a:	8a 8f       	std	Y+26, r24	; 0x1a
    3d0c:	4d 8f       	std	Y+29, r20	; 0x1d
    3d0e:	5e 8f       	std	Y+30, r21	; 0x1e
    3d10:	6f 8f       	std	Y+31, r22	; 0x1f
    3d12:	78 a3       	std	Y+32, r23	; 0x20
    3d14:	83 e0       	ldi	r24, 0x03	; 3
    3d16:	89 8f       	std	Y+25, r24	; 0x19
    3d18:	ce 01       	movw	r24, r28
    3d1a:	49 96       	adiw	r24, 0x19	; 25
    3d1c:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <__pack_f>
    3d20:	a0 96       	adiw	r28, 0x20	; 32
    3d22:	e2 e1       	ldi	r30, 0x12	; 18
    3d24:	0c 94 44 21 	jmp	0x4288	; 0x4288 <__epilogue_restores__>

00003d28 <__floatsisf>:
    3d28:	a8 e0       	ldi	r26, 0x08	; 8
    3d2a:	b0 e0       	ldi	r27, 0x00	; 0
    3d2c:	ea e9       	ldi	r30, 0x9A	; 154
    3d2e:	fe e1       	ldi	r31, 0x1E	; 30
    3d30:	0c 94 31 21 	jmp	0x4262	; 0x4262 <__prologue_saves__+0x12>
    3d34:	9b 01       	movw	r18, r22
    3d36:	ac 01       	movw	r20, r24
    3d38:	83 e0       	ldi	r24, 0x03	; 3
    3d3a:	89 83       	std	Y+1, r24	; 0x01
    3d3c:	da 01       	movw	r26, r20
    3d3e:	c9 01       	movw	r24, r18
    3d40:	88 27       	eor	r24, r24
    3d42:	b7 fd       	sbrc	r27, 7
    3d44:	83 95       	inc	r24
    3d46:	99 27       	eor	r25, r25
    3d48:	aa 27       	eor	r26, r26
    3d4a:	bb 27       	eor	r27, r27
    3d4c:	b8 2e       	mov	r11, r24
    3d4e:	21 15       	cp	r18, r1
    3d50:	31 05       	cpc	r19, r1
    3d52:	41 05       	cpc	r20, r1
    3d54:	51 05       	cpc	r21, r1
    3d56:	19 f4       	brne	.+6      	; 0x3d5e <__floatsisf+0x36>
    3d58:	82 e0       	ldi	r24, 0x02	; 2
    3d5a:	89 83       	std	Y+1, r24	; 0x01
    3d5c:	3a c0       	rjmp	.+116    	; 0x3dd2 <__floatsisf+0xaa>
    3d5e:	88 23       	and	r24, r24
    3d60:	a9 f0       	breq	.+42     	; 0x3d8c <__floatsisf+0x64>
    3d62:	20 30       	cpi	r18, 0x00	; 0
    3d64:	80 e0       	ldi	r24, 0x00	; 0
    3d66:	38 07       	cpc	r19, r24
    3d68:	80 e0       	ldi	r24, 0x00	; 0
    3d6a:	48 07       	cpc	r20, r24
    3d6c:	80 e8       	ldi	r24, 0x80	; 128
    3d6e:	58 07       	cpc	r21, r24
    3d70:	29 f4       	brne	.+10     	; 0x3d7c <__floatsisf+0x54>
    3d72:	60 e0       	ldi	r22, 0x00	; 0
    3d74:	70 e0       	ldi	r23, 0x00	; 0
    3d76:	80 e0       	ldi	r24, 0x00	; 0
    3d78:	9f ec       	ldi	r25, 0xCF	; 207
    3d7a:	30 c0       	rjmp	.+96     	; 0x3ddc <__floatsisf+0xb4>
    3d7c:	ee 24       	eor	r14, r14
    3d7e:	ff 24       	eor	r15, r15
    3d80:	87 01       	movw	r16, r14
    3d82:	e2 1a       	sub	r14, r18
    3d84:	f3 0a       	sbc	r15, r19
    3d86:	04 0b       	sbc	r16, r20
    3d88:	15 0b       	sbc	r17, r21
    3d8a:	02 c0       	rjmp	.+4      	; 0x3d90 <__floatsisf+0x68>
    3d8c:	79 01       	movw	r14, r18
    3d8e:	8a 01       	movw	r16, r20
    3d90:	8e e1       	ldi	r24, 0x1E	; 30
    3d92:	c8 2e       	mov	r12, r24
    3d94:	d1 2c       	mov	r13, r1
    3d96:	dc 82       	std	Y+4, r13	; 0x04
    3d98:	cb 82       	std	Y+3, r12	; 0x03
    3d9a:	ed 82       	std	Y+5, r14	; 0x05
    3d9c:	fe 82       	std	Y+6, r15	; 0x06
    3d9e:	0f 83       	std	Y+7, r16	; 0x07
    3da0:	18 87       	std	Y+8, r17	; 0x08
    3da2:	c8 01       	movw	r24, r16
    3da4:	b7 01       	movw	r22, r14
    3da6:	0e 94 46 1f 	call	0x3e8c	; 0x3e8c <__clzsi2>
    3daa:	01 97       	sbiw	r24, 0x01	; 1
    3dac:	18 16       	cp	r1, r24
    3dae:	19 06       	cpc	r1, r25
    3db0:	84 f4       	brge	.+32     	; 0x3dd2 <__floatsisf+0xaa>
    3db2:	08 2e       	mov	r0, r24
    3db4:	04 c0       	rjmp	.+8      	; 0x3dbe <__floatsisf+0x96>
    3db6:	ee 0c       	add	r14, r14
    3db8:	ff 1c       	adc	r15, r15
    3dba:	00 1f       	adc	r16, r16
    3dbc:	11 1f       	adc	r17, r17
    3dbe:	0a 94       	dec	r0
    3dc0:	d2 f7       	brpl	.-12     	; 0x3db6 <__floatsisf+0x8e>
    3dc2:	ed 82       	std	Y+5, r14	; 0x05
    3dc4:	fe 82       	std	Y+6, r15	; 0x06
    3dc6:	0f 83       	std	Y+7, r16	; 0x07
    3dc8:	18 87       	std	Y+8, r17	; 0x08
    3dca:	c8 1a       	sub	r12, r24
    3dcc:	d9 0a       	sbc	r13, r25
    3dce:	dc 82       	std	Y+4, r13	; 0x04
    3dd0:	cb 82       	std	Y+3, r12	; 0x03
    3dd2:	ba 82       	std	Y+2, r11	; 0x02
    3dd4:	ce 01       	movw	r24, r28
    3dd6:	01 96       	adiw	r24, 0x01	; 1
    3dd8:	0e 94 95 1f 	call	0x3f2a	; 0x3f2a <__pack_f>
    3ddc:	28 96       	adiw	r28, 0x08	; 8
    3dde:	e9 e0       	ldi	r30, 0x09	; 9
    3de0:	0c 94 4d 21 	jmp	0x429a	; 0x429a <__epilogue_restores__+0x12>

00003de4 <__fixsfsi>:
    3de4:	ac e0       	ldi	r26, 0x0C	; 12
    3de6:	b0 e0       	ldi	r27, 0x00	; 0
    3de8:	e8 ef       	ldi	r30, 0xF8	; 248
    3dea:	fe e1       	ldi	r31, 0x1E	; 30
    3dec:	0c 94 38 21 	jmp	0x4270	; 0x4270 <__prologue_saves__+0x20>
    3df0:	69 83       	std	Y+1, r22	; 0x01
    3df2:	7a 83       	std	Y+2, r23	; 0x02
    3df4:	8b 83       	std	Y+3, r24	; 0x03
    3df6:	9c 83       	std	Y+4, r25	; 0x04
    3df8:	ce 01       	movw	r24, r28
    3dfa:	01 96       	adiw	r24, 0x01	; 1
    3dfc:	be 01       	movw	r22, r28
    3dfe:	6b 5f       	subi	r22, 0xFB	; 251
    3e00:	7f 4f       	sbci	r23, 0xFF	; 255
    3e02:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <__unpack_f>
    3e06:	8d 81       	ldd	r24, Y+5	; 0x05
    3e08:	82 30       	cpi	r24, 0x02	; 2
    3e0a:	61 f1       	breq	.+88     	; 0x3e64 <__fixsfsi+0x80>
    3e0c:	82 30       	cpi	r24, 0x02	; 2
    3e0e:	50 f1       	brcs	.+84     	; 0x3e64 <__fixsfsi+0x80>
    3e10:	84 30       	cpi	r24, 0x04	; 4
    3e12:	21 f4       	brne	.+8      	; 0x3e1c <__fixsfsi+0x38>
    3e14:	8e 81       	ldd	r24, Y+6	; 0x06
    3e16:	88 23       	and	r24, r24
    3e18:	51 f1       	breq	.+84     	; 0x3e6e <__fixsfsi+0x8a>
    3e1a:	2e c0       	rjmp	.+92     	; 0x3e78 <__fixsfsi+0x94>
    3e1c:	2f 81       	ldd	r18, Y+7	; 0x07
    3e1e:	38 85       	ldd	r19, Y+8	; 0x08
    3e20:	37 fd       	sbrc	r19, 7
    3e22:	20 c0       	rjmp	.+64     	; 0x3e64 <__fixsfsi+0x80>
    3e24:	6e 81       	ldd	r22, Y+6	; 0x06
    3e26:	2f 31       	cpi	r18, 0x1F	; 31
    3e28:	31 05       	cpc	r19, r1
    3e2a:	1c f0       	brlt	.+6      	; 0x3e32 <__fixsfsi+0x4e>
    3e2c:	66 23       	and	r22, r22
    3e2e:	f9 f0       	breq	.+62     	; 0x3e6e <__fixsfsi+0x8a>
    3e30:	23 c0       	rjmp	.+70     	; 0x3e78 <__fixsfsi+0x94>
    3e32:	8e e1       	ldi	r24, 0x1E	; 30
    3e34:	90 e0       	ldi	r25, 0x00	; 0
    3e36:	82 1b       	sub	r24, r18
    3e38:	93 0b       	sbc	r25, r19
    3e3a:	29 85       	ldd	r18, Y+9	; 0x09
    3e3c:	3a 85       	ldd	r19, Y+10	; 0x0a
    3e3e:	4b 85       	ldd	r20, Y+11	; 0x0b
    3e40:	5c 85       	ldd	r21, Y+12	; 0x0c
    3e42:	04 c0       	rjmp	.+8      	; 0x3e4c <__fixsfsi+0x68>
    3e44:	56 95       	lsr	r21
    3e46:	47 95       	ror	r20
    3e48:	37 95       	ror	r19
    3e4a:	27 95       	ror	r18
    3e4c:	8a 95       	dec	r24
    3e4e:	d2 f7       	brpl	.-12     	; 0x3e44 <__fixsfsi+0x60>
    3e50:	66 23       	and	r22, r22
    3e52:	b1 f0       	breq	.+44     	; 0x3e80 <__fixsfsi+0x9c>
    3e54:	50 95       	com	r21
    3e56:	40 95       	com	r20
    3e58:	30 95       	com	r19
    3e5a:	21 95       	neg	r18
    3e5c:	3f 4f       	sbci	r19, 0xFF	; 255
    3e5e:	4f 4f       	sbci	r20, 0xFF	; 255
    3e60:	5f 4f       	sbci	r21, 0xFF	; 255
    3e62:	0e c0       	rjmp	.+28     	; 0x3e80 <__fixsfsi+0x9c>
    3e64:	20 e0       	ldi	r18, 0x00	; 0
    3e66:	30 e0       	ldi	r19, 0x00	; 0
    3e68:	40 e0       	ldi	r20, 0x00	; 0
    3e6a:	50 e0       	ldi	r21, 0x00	; 0
    3e6c:	09 c0       	rjmp	.+18     	; 0x3e80 <__fixsfsi+0x9c>
    3e6e:	2f ef       	ldi	r18, 0xFF	; 255
    3e70:	3f ef       	ldi	r19, 0xFF	; 255
    3e72:	4f ef       	ldi	r20, 0xFF	; 255
    3e74:	5f e7       	ldi	r21, 0x7F	; 127
    3e76:	04 c0       	rjmp	.+8      	; 0x3e80 <__fixsfsi+0x9c>
    3e78:	20 e0       	ldi	r18, 0x00	; 0
    3e7a:	30 e0       	ldi	r19, 0x00	; 0
    3e7c:	40 e0       	ldi	r20, 0x00	; 0
    3e7e:	50 e8       	ldi	r21, 0x80	; 128
    3e80:	b9 01       	movw	r22, r18
    3e82:	ca 01       	movw	r24, r20
    3e84:	2c 96       	adiw	r28, 0x0c	; 12
    3e86:	e2 e0       	ldi	r30, 0x02	; 2
    3e88:	0c 94 54 21 	jmp	0x42a8	; 0x42a8 <__epilogue_restores__+0x20>

00003e8c <__clzsi2>:
    3e8c:	ef 92       	push	r14
    3e8e:	ff 92       	push	r15
    3e90:	0f 93       	push	r16
    3e92:	1f 93       	push	r17
    3e94:	7b 01       	movw	r14, r22
    3e96:	8c 01       	movw	r16, r24
    3e98:	80 e0       	ldi	r24, 0x00	; 0
    3e9a:	e8 16       	cp	r14, r24
    3e9c:	80 e0       	ldi	r24, 0x00	; 0
    3e9e:	f8 06       	cpc	r15, r24
    3ea0:	81 e0       	ldi	r24, 0x01	; 1
    3ea2:	08 07       	cpc	r16, r24
    3ea4:	80 e0       	ldi	r24, 0x00	; 0
    3ea6:	18 07       	cpc	r17, r24
    3ea8:	88 f4       	brcc	.+34     	; 0x3ecc <__clzsi2+0x40>
    3eaa:	8f ef       	ldi	r24, 0xFF	; 255
    3eac:	e8 16       	cp	r14, r24
    3eae:	f1 04       	cpc	r15, r1
    3eb0:	01 05       	cpc	r16, r1
    3eb2:	11 05       	cpc	r17, r1
    3eb4:	31 f0       	breq	.+12     	; 0x3ec2 <__clzsi2+0x36>
    3eb6:	28 f0       	brcs	.+10     	; 0x3ec2 <__clzsi2+0x36>
    3eb8:	88 e0       	ldi	r24, 0x08	; 8
    3eba:	90 e0       	ldi	r25, 0x00	; 0
    3ebc:	a0 e0       	ldi	r26, 0x00	; 0
    3ebe:	b0 e0       	ldi	r27, 0x00	; 0
    3ec0:	17 c0       	rjmp	.+46     	; 0x3ef0 <__clzsi2+0x64>
    3ec2:	80 e0       	ldi	r24, 0x00	; 0
    3ec4:	90 e0       	ldi	r25, 0x00	; 0
    3ec6:	a0 e0       	ldi	r26, 0x00	; 0
    3ec8:	b0 e0       	ldi	r27, 0x00	; 0
    3eca:	12 c0       	rjmp	.+36     	; 0x3ef0 <__clzsi2+0x64>
    3ecc:	80 e0       	ldi	r24, 0x00	; 0
    3ece:	e8 16       	cp	r14, r24
    3ed0:	80 e0       	ldi	r24, 0x00	; 0
    3ed2:	f8 06       	cpc	r15, r24
    3ed4:	80 e0       	ldi	r24, 0x00	; 0
    3ed6:	08 07       	cpc	r16, r24
    3ed8:	81 e0       	ldi	r24, 0x01	; 1
    3eda:	18 07       	cpc	r17, r24
    3edc:	28 f0       	brcs	.+10     	; 0x3ee8 <__clzsi2+0x5c>
    3ede:	88 e1       	ldi	r24, 0x18	; 24
    3ee0:	90 e0       	ldi	r25, 0x00	; 0
    3ee2:	a0 e0       	ldi	r26, 0x00	; 0
    3ee4:	b0 e0       	ldi	r27, 0x00	; 0
    3ee6:	04 c0       	rjmp	.+8      	; 0x3ef0 <__clzsi2+0x64>
    3ee8:	80 e1       	ldi	r24, 0x10	; 16
    3eea:	90 e0       	ldi	r25, 0x00	; 0
    3eec:	a0 e0       	ldi	r26, 0x00	; 0
    3eee:	b0 e0       	ldi	r27, 0x00	; 0
    3ef0:	20 e2       	ldi	r18, 0x20	; 32
    3ef2:	30 e0       	ldi	r19, 0x00	; 0
    3ef4:	40 e0       	ldi	r20, 0x00	; 0
    3ef6:	50 e0       	ldi	r21, 0x00	; 0
    3ef8:	28 1b       	sub	r18, r24
    3efa:	39 0b       	sbc	r19, r25
    3efc:	4a 0b       	sbc	r20, r26
    3efe:	5b 0b       	sbc	r21, r27
    3f00:	04 c0       	rjmp	.+8      	; 0x3f0a <__clzsi2+0x7e>
    3f02:	16 95       	lsr	r17
    3f04:	07 95       	ror	r16
    3f06:	f7 94       	ror	r15
    3f08:	e7 94       	ror	r14
    3f0a:	8a 95       	dec	r24
    3f0c:	d2 f7       	brpl	.-12     	; 0x3f02 <__clzsi2+0x76>
    3f0e:	f7 01       	movw	r30, r14
    3f10:	e1 5e       	subi	r30, 0xE1	; 225
    3f12:	fd 4f       	sbci	r31, 0xFD	; 253
    3f14:	80 81       	ld	r24, Z
    3f16:	28 1b       	sub	r18, r24
    3f18:	31 09       	sbc	r19, r1
    3f1a:	41 09       	sbc	r20, r1
    3f1c:	51 09       	sbc	r21, r1
    3f1e:	c9 01       	movw	r24, r18
    3f20:	1f 91       	pop	r17
    3f22:	0f 91       	pop	r16
    3f24:	ff 90       	pop	r15
    3f26:	ef 90       	pop	r14
    3f28:	08 95       	ret

00003f2a <__pack_f>:
    3f2a:	df 92       	push	r13
    3f2c:	ef 92       	push	r14
    3f2e:	ff 92       	push	r15
    3f30:	0f 93       	push	r16
    3f32:	1f 93       	push	r17
    3f34:	fc 01       	movw	r30, r24
    3f36:	e4 80       	ldd	r14, Z+4	; 0x04
    3f38:	f5 80       	ldd	r15, Z+5	; 0x05
    3f3a:	06 81       	ldd	r16, Z+6	; 0x06
    3f3c:	17 81       	ldd	r17, Z+7	; 0x07
    3f3e:	d1 80       	ldd	r13, Z+1	; 0x01
    3f40:	80 81       	ld	r24, Z
    3f42:	82 30       	cpi	r24, 0x02	; 2
    3f44:	48 f4       	brcc	.+18     	; 0x3f58 <__pack_f+0x2e>
    3f46:	80 e0       	ldi	r24, 0x00	; 0
    3f48:	90 e0       	ldi	r25, 0x00	; 0
    3f4a:	a0 e1       	ldi	r26, 0x10	; 16
    3f4c:	b0 e0       	ldi	r27, 0x00	; 0
    3f4e:	e8 2a       	or	r14, r24
    3f50:	f9 2a       	or	r15, r25
    3f52:	0a 2b       	or	r16, r26
    3f54:	1b 2b       	or	r17, r27
    3f56:	a5 c0       	rjmp	.+330    	; 0x40a2 <__pack_f+0x178>
    3f58:	84 30       	cpi	r24, 0x04	; 4
    3f5a:	09 f4       	brne	.+2      	; 0x3f5e <__pack_f+0x34>
    3f5c:	9f c0       	rjmp	.+318    	; 0x409c <__pack_f+0x172>
    3f5e:	82 30       	cpi	r24, 0x02	; 2
    3f60:	21 f4       	brne	.+8      	; 0x3f6a <__pack_f+0x40>
    3f62:	ee 24       	eor	r14, r14
    3f64:	ff 24       	eor	r15, r15
    3f66:	87 01       	movw	r16, r14
    3f68:	05 c0       	rjmp	.+10     	; 0x3f74 <__pack_f+0x4a>
    3f6a:	e1 14       	cp	r14, r1
    3f6c:	f1 04       	cpc	r15, r1
    3f6e:	01 05       	cpc	r16, r1
    3f70:	11 05       	cpc	r17, r1
    3f72:	19 f4       	brne	.+6      	; 0x3f7a <__pack_f+0x50>
    3f74:	e0 e0       	ldi	r30, 0x00	; 0
    3f76:	f0 e0       	ldi	r31, 0x00	; 0
    3f78:	96 c0       	rjmp	.+300    	; 0x40a6 <__pack_f+0x17c>
    3f7a:	62 81       	ldd	r22, Z+2	; 0x02
    3f7c:	73 81       	ldd	r23, Z+3	; 0x03
    3f7e:	9f ef       	ldi	r25, 0xFF	; 255
    3f80:	62 38       	cpi	r22, 0x82	; 130
    3f82:	79 07       	cpc	r23, r25
    3f84:	0c f0       	brlt	.+2      	; 0x3f88 <__pack_f+0x5e>
    3f86:	5b c0       	rjmp	.+182    	; 0x403e <__pack_f+0x114>
    3f88:	22 e8       	ldi	r18, 0x82	; 130
    3f8a:	3f ef       	ldi	r19, 0xFF	; 255
    3f8c:	26 1b       	sub	r18, r22
    3f8e:	37 0b       	sbc	r19, r23
    3f90:	2a 31       	cpi	r18, 0x1A	; 26
    3f92:	31 05       	cpc	r19, r1
    3f94:	2c f0       	brlt	.+10     	; 0x3fa0 <__pack_f+0x76>
    3f96:	20 e0       	ldi	r18, 0x00	; 0
    3f98:	30 e0       	ldi	r19, 0x00	; 0
    3f9a:	40 e0       	ldi	r20, 0x00	; 0
    3f9c:	50 e0       	ldi	r21, 0x00	; 0
    3f9e:	2a c0       	rjmp	.+84     	; 0x3ff4 <__pack_f+0xca>
    3fa0:	b8 01       	movw	r22, r16
    3fa2:	a7 01       	movw	r20, r14
    3fa4:	02 2e       	mov	r0, r18
    3fa6:	04 c0       	rjmp	.+8      	; 0x3fb0 <__pack_f+0x86>
    3fa8:	76 95       	lsr	r23
    3faa:	67 95       	ror	r22
    3fac:	57 95       	ror	r21
    3fae:	47 95       	ror	r20
    3fb0:	0a 94       	dec	r0
    3fb2:	d2 f7       	brpl	.-12     	; 0x3fa8 <__pack_f+0x7e>
    3fb4:	81 e0       	ldi	r24, 0x01	; 1
    3fb6:	90 e0       	ldi	r25, 0x00	; 0
    3fb8:	a0 e0       	ldi	r26, 0x00	; 0
    3fba:	b0 e0       	ldi	r27, 0x00	; 0
    3fbc:	04 c0       	rjmp	.+8      	; 0x3fc6 <__pack_f+0x9c>
    3fbe:	88 0f       	add	r24, r24
    3fc0:	99 1f       	adc	r25, r25
    3fc2:	aa 1f       	adc	r26, r26
    3fc4:	bb 1f       	adc	r27, r27
    3fc6:	2a 95       	dec	r18
    3fc8:	d2 f7       	brpl	.-12     	; 0x3fbe <__pack_f+0x94>
    3fca:	01 97       	sbiw	r24, 0x01	; 1
    3fcc:	a1 09       	sbc	r26, r1
    3fce:	b1 09       	sbc	r27, r1
    3fd0:	8e 21       	and	r24, r14
    3fd2:	9f 21       	and	r25, r15
    3fd4:	a0 23       	and	r26, r16
    3fd6:	b1 23       	and	r27, r17
    3fd8:	00 97       	sbiw	r24, 0x00	; 0
    3fda:	a1 05       	cpc	r26, r1
    3fdc:	b1 05       	cpc	r27, r1
    3fde:	21 f0       	breq	.+8      	; 0x3fe8 <__pack_f+0xbe>
    3fe0:	81 e0       	ldi	r24, 0x01	; 1
    3fe2:	90 e0       	ldi	r25, 0x00	; 0
    3fe4:	a0 e0       	ldi	r26, 0x00	; 0
    3fe6:	b0 e0       	ldi	r27, 0x00	; 0
    3fe8:	9a 01       	movw	r18, r20
    3fea:	ab 01       	movw	r20, r22
    3fec:	28 2b       	or	r18, r24
    3fee:	39 2b       	or	r19, r25
    3ff0:	4a 2b       	or	r20, r26
    3ff2:	5b 2b       	or	r21, r27
    3ff4:	da 01       	movw	r26, r20
    3ff6:	c9 01       	movw	r24, r18
    3ff8:	8f 77       	andi	r24, 0x7F	; 127
    3ffa:	90 70       	andi	r25, 0x00	; 0
    3ffc:	a0 70       	andi	r26, 0x00	; 0
    3ffe:	b0 70       	andi	r27, 0x00	; 0
    4000:	80 34       	cpi	r24, 0x40	; 64
    4002:	91 05       	cpc	r25, r1
    4004:	a1 05       	cpc	r26, r1
    4006:	b1 05       	cpc	r27, r1
    4008:	39 f4       	brne	.+14     	; 0x4018 <__pack_f+0xee>
    400a:	27 ff       	sbrs	r18, 7
    400c:	09 c0       	rjmp	.+18     	; 0x4020 <__pack_f+0xf6>
    400e:	20 5c       	subi	r18, 0xC0	; 192
    4010:	3f 4f       	sbci	r19, 0xFF	; 255
    4012:	4f 4f       	sbci	r20, 0xFF	; 255
    4014:	5f 4f       	sbci	r21, 0xFF	; 255
    4016:	04 c0       	rjmp	.+8      	; 0x4020 <__pack_f+0xf6>
    4018:	21 5c       	subi	r18, 0xC1	; 193
    401a:	3f 4f       	sbci	r19, 0xFF	; 255
    401c:	4f 4f       	sbci	r20, 0xFF	; 255
    401e:	5f 4f       	sbci	r21, 0xFF	; 255
    4020:	e0 e0       	ldi	r30, 0x00	; 0
    4022:	f0 e0       	ldi	r31, 0x00	; 0
    4024:	20 30       	cpi	r18, 0x00	; 0
    4026:	a0 e0       	ldi	r26, 0x00	; 0
    4028:	3a 07       	cpc	r19, r26
    402a:	a0 e0       	ldi	r26, 0x00	; 0
    402c:	4a 07       	cpc	r20, r26
    402e:	a0 e4       	ldi	r26, 0x40	; 64
    4030:	5a 07       	cpc	r21, r26
    4032:	10 f0       	brcs	.+4      	; 0x4038 <__pack_f+0x10e>
    4034:	e1 e0       	ldi	r30, 0x01	; 1
    4036:	f0 e0       	ldi	r31, 0x00	; 0
    4038:	79 01       	movw	r14, r18
    403a:	8a 01       	movw	r16, r20
    403c:	27 c0       	rjmp	.+78     	; 0x408c <__pack_f+0x162>
    403e:	60 38       	cpi	r22, 0x80	; 128
    4040:	71 05       	cpc	r23, r1
    4042:	64 f5       	brge	.+88     	; 0x409c <__pack_f+0x172>
    4044:	fb 01       	movw	r30, r22
    4046:	e1 58       	subi	r30, 0x81	; 129
    4048:	ff 4f       	sbci	r31, 0xFF	; 255
    404a:	d8 01       	movw	r26, r16
    404c:	c7 01       	movw	r24, r14
    404e:	8f 77       	andi	r24, 0x7F	; 127
    4050:	90 70       	andi	r25, 0x00	; 0
    4052:	a0 70       	andi	r26, 0x00	; 0
    4054:	b0 70       	andi	r27, 0x00	; 0
    4056:	80 34       	cpi	r24, 0x40	; 64
    4058:	91 05       	cpc	r25, r1
    405a:	a1 05       	cpc	r26, r1
    405c:	b1 05       	cpc	r27, r1
    405e:	39 f4       	brne	.+14     	; 0x406e <__pack_f+0x144>
    4060:	e7 fe       	sbrs	r14, 7
    4062:	0d c0       	rjmp	.+26     	; 0x407e <__pack_f+0x154>
    4064:	80 e4       	ldi	r24, 0x40	; 64
    4066:	90 e0       	ldi	r25, 0x00	; 0
    4068:	a0 e0       	ldi	r26, 0x00	; 0
    406a:	b0 e0       	ldi	r27, 0x00	; 0
    406c:	04 c0       	rjmp	.+8      	; 0x4076 <__pack_f+0x14c>
    406e:	8f e3       	ldi	r24, 0x3F	; 63
    4070:	90 e0       	ldi	r25, 0x00	; 0
    4072:	a0 e0       	ldi	r26, 0x00	; 0
    4074:	b0 e0       	ldi	r27, 0x00	; 0
    4076:	e8 0e       	add	r14, r24
    4078:	f9 1e       	adc	r15, r25
    407a:	0a 1f       	adc	r16, r26
    407c:	1b 1f       	adc	r17, r27
    407e:	17 ff       	sbrs	r17, 7
    4080:	05 c0       	rjmp	.+10     	; 0x408c <__pack_f+0x162>
    4082:	16 95       	lsr	r17
    4084:	07 95       	ror	r16
    4086:	f7 94       	ror	r15
    4088:	e7 94       	ror	r14
    408a:	31 96       	adiw	r30, 0x01	; 1
    408c:	87 e0       	ldi	r24, 0x07	; 7
    408e:	16 95       	lsr	r17
    4090:	07 95       	ror	r16
    4092:	f7 94       	ror	r15
    4094:	e7 94       	ror	r14
    4096:	8a 95       	dec	r24
    4098:	d1 f7       	brne	.-12     	; 0x408e <__pack_f+0x164>
    409a:	05 c0       	rjmp	.+10     	; 0x40a6 <__pack_f+0x17c>
    409c:	ee 24       	eor	r14, r14
    409e:	ff 24       	eor	r15, r15
    40a0:	87 01       	movw	r16, r14
    40a2:	ef ef       	ldi	r30, 0xFF	; 255
    40a4:	f0 e0       	ldi	r31, 0x00	; 0
    40a6:	6e 2f       	mov	r22, r30
    40a8:	67 95       	ror	r22
    40aa:	66 27       	eor	r22, r22
    40ac:	67 95       	ror	r22
    40ae:	90 2f       	mov	r25, r16
    40b0:	9f 77       	andi	r25, 0x7F	; 127
    40b2:	d7 94       	ror	r13
    40b4:	dd 24       	eor	r13, r13
    40b6:	d7 94       	ror	r13
    40b8:	8e 2f       	mov	r24, r30
    40ba:	86 95       	lsr	r24
    40bc:	49 2f       	mov	r20, r25
    40be:	46 2b       	or	r20, r22
    40c0:	58 2f       	mov	r21, r24
    40c2:	5d 29       	or	r21, r13
    40c4:	b7 01       	movw	r22, r14
    40c6:	ca 01       	movw	r24, r20
    40c8:	1f 91       	pop	r17
    40ca:	0f 91       	pop	r16
    40cc:	ff 90       	pop	r15
    40ce:	ef 90       	pop	r14
    40d0:	df 90       	pop	r13
    40d2:	08 95       	ret

000040d4 <__unpack_f>:
    40d4:	fc 01       	movw	r30, r24
    40d6:	db 01       	movw	r26, r22
    40d8:	40 81       	ld	r20, Z
    40da:	51 81       	ldd	r21, Z+1	; 0x01
    40dc:	22 81       	ldd	r18, Z+2	; 0x02
    40de:	62 2f       	mov	r22, r18
    40e0:	6f 77       	andi	r22, 0x7F	; 127
    40e2:	70 e0       	ldi	r23, 0x00	; 0
    40e4:	22 1f       	adc	r18, r18
    40e6:	22 27       	eor	r18, r18
    40e8:	22 1f       	adc	r18, r18
    40ea:	93 81       	ldd	r25, Z+3	; 0x03
    40ec:	89 2f       	mov	r24, r25
    40ee:	88 0f       	add	r24, r24
    40f0:	82 2b       	or	r24, r18
    40f2:	28 2f       	mov	r18, r24
    40f4:	30 e0       	ldi	r19, 0x00	; 0
    40f6:	99 1f       	adc	r25, r25
    40f8:	99 27       	eor	r25, r25
    40fa:	99 1f       	adc	r25, r25
    40fc:	11 96       	adiw	r26, 0x01	; 1
    40fe:	9c 93       	st	X, r25
    4100:	11 97       	sbiw	r26, 0x01	; 1
    4102:	21 15       	cp	r18, r1
    4104:	31 05       	cpc	r19, r1
    4106:	a9 f5       	brne	.+106    	; 0x4172 <__unpack_f+0x9e>
    4108:	41 15       	cp	r20, r1
    410a:	51 05       	cpc	r21, r1
    410c:	61 05       	cpc	r22, r1
    410e:	71 05       	cpc	r23, r1
    4110:	11 f4       	brne	.+4      	; 0x4116 <__unpack_f+0x42>
    4112:	82 e0       	ldi	r24, 0x02	; 2
    4114:	37 c0       	rjmp	.+110    	; 0x4184 <__unpack_f+0xb0>
    4116:	82 e8       	ldi	r24, 0x82	; 130
    4118:	9f ef       	ldi	r25, 0xFF	; 255
    411a:	13 96       	adiw	r26, 0x03	; 3
    411c:	9c 93       	st	X, r25
    411e:	8e 93       	st	-X, r24
    4120:	12 97       	sbiw	r26, 0x02	; 2
    4122:	9a 01       	movw	r18, r20
    4124:	ab 01       	movw	r20, r22
    4126:	67 e0       	ldi	r22, 0x07	; 7
    4128:	22 0f       	add	r18, r18
    412a:	33 1f       	adc	r19, r19
    412c:	44 1f       	adc	r20, r20
    412e:	55 1f       	adc	r21, r21
    4130:	6a 95       	dec	r22
    4132:	d1 f7       	brne	.-12     	; 0x4128 <__unpack_f+0x54>
    4134:	83 e0       	ldi	r24, 0x03	; 3
    4136:	8c 93       	st	X, r24
    4138:	0d c0       	rjmp	.+26     	; 0x4154 <__unpack_f+0x80>
    413a:	22 0f       	add	r18, r18
    413c:	33 1f       	adc	r19, r19
    413e:	44 1f       	adc	r20, r20
    4140:	55 1f       	adc	r21, r21
    4142:	12 96       	adiw	r26, 0x02	; 2
    4144:	8d 91       	ld	r24, X+
    4146:	9c 91       	ld	r25, X
    4148:	13 97       	sbiw	r26, 0x03	; 3
    414a:	01 97       	sbiw	r24, 0x01	; 1
    414c:	13 96       	adiw	r26, 0x03	; 3
    414e:	9c 93       	st	X, r25
    4150:	8e 93       	st	-X, r24
    4152:	12 97       	sbiw	r26, 0x02	; 2
    4154:	20 30       	cpi	r18, 0x00	; 0
    4156:	80 e0       	ldi	r24, 0x00	; 0
    4158:	38 07       	cpc	r19, r24
    415a:	80 e0       	ldi	r24, 0x00	; 0
    415c:	48 07       	cpc	r20, r24
    415e:	80 e4       	ldi	r24, 0x40	; 64
    4160:	58 07       	cpc	r21, r24
    4162:	58 f3       	brcs	.-42     	; 0x413a <__unpack_f+0x66>
    4164:	14 96       	adiw	r26, 0x04	; 4
    4166:	2d 93       	st	X+, r18
    4168:	3d 93       	st	X+, r19
    416a:	4d 93       	st	X+, r20
    416c:	5c 93       	st	X, r21
    416e:	17 97       	sbiw	r26, 0x07	; 7
    4170:	08 95       	ret
    4172:	2f 3f       	cpi	r18, 0xFF	; 255
    4174:	31 05       	cpc	r19, r1
    4176:	79 f4       	brne	.+30     	; 0x4196 <__unpack_f+0xc2>
    4178:	41 15       	cp	r20, r1
    417a:	51 05       	cpc	r21, r1
    417c:	61 05       	cpc	r22, r1
    417e:	71 05       	cpc	r23, r1
    4180:	19 f4       	brne	.+6      	; 0x4188 <__unpack_f+0xb4>
    4182:	84 e0       	ldi	r24, 0x04	; 4
    4184:	8c 93       	st	X, r24
    4186:	08 95       	ret
    4188:	64 ff       	sbrs	r22, 4
    418a:	03 c0       	rjmp	.+6      	; 0x4192 <__unpack_f+0xbe>
    418c:	81 e0       	ldi	r24, 0x01	; 1
    418e:	8c 93       	st	X, r24
    4190:	12 c0       	rjmp	.+36     	; 0x41b6 <__unpack_f+0xe2>
    4192:	1c 92       	st	X, r1
    4194:	10 c0       	rjmp	.+32     	; 0x41b6 <__unpack_f+0xe2>
    4196:	2f 57       	subi	r18, 0x7F	; 127
    4198:	30 40       	sbci	r19, 0x00	; 0
    419a:	13 96       	adiw	r26, 0x03	; 3
    419c:	3c 93       	st	X, r19
    419e:	2e 93       	st	-X, r18
    41a0:	12 97       	sbiw	r26, 0x02	; 2
    41a2:	83 e0       	ldi	r24, 0x03	; 3
    41a4:	8c 93       	st	X, r24
    41a6:	87 e0       	ldi	r24, 0x07	; 7
    41a8:	44 0f       	add	r20, r20
    41aa:	55 1f       	adc	r21, r21
    41ac:	66 1f       	adc	r22, r22
    41ae:	77 1f       	adc	r23, r23
    41b0:	8a 95       	dec	r24
    41b2:	d1 f7       	brne	.-12     	; 0x41a8 <__unpack_f+0xd4>
    41b4:	70 64       	ori	r23, 0x40	; 64
    41b6:	14 96       	adiw	r26, 0x04	; 4
    41b8:	4d 93       	st	X+, r20
    41ba:	5d 93       	st	X+, r21
    41bc:	6d 93       	st	X+, r22
    41be:	7c 93       	st	X, r23
    41c0:	17 97       	sbiw	r26, 0x07	; 7
    41c2:	08 95       	ret

000041c4 <__mulsi3>:
    41c4:	62 9f       	mul	r22, r18
    41c6:	d0 01       	movw	r26, r0
    41c8:	73 9f       	mul	r23, r19
    41ca:	f0 01       	movw	r30, r0
    41cc:	82 9f       	mul	r24, r18
    41ce:	e0 0d       	add	r30, r0
    41d0:	f1 1d       	adc	r31, r1
    41d2:	64 9f       	mul	r22, r20
    41d4:	e0 0d       	add	r30, r0
    41d6:	f1 1d       	adc	r31, r1
    41d8:	92 9f       	mul	r25, r18
    41da:	f0 0d       	add	r31, r0
    41dc:	83 9f       	mul	r24, r19
    41de:	f0 0d       	add	r31, r0
    41e0:	74 9f       	mul	r23, r20
    41e2:	f0 0d       	add	r31, r0
    41e4:	65 9f       	mul	r22, r21
    41e6:	f0 0d       	add	r31, r0
    41e8:	99 27       	eor	r25, r25
    41ea:	72 9f       	mul	r23, r18
    41ec:	b0 0d       	add	r27, r0
    41ee:	e1 1d       	adc	r30, r1
    41f0:	f9 1f       	adc	r31, r25
    41f2:	63 9f       	mul	r22, r19
    41f4:	b0 0d       	add	r27, r0
    41f6:	e1 1d       	adc	r30, r1
    41f8:	f9 1f       	adc	r31, r25
    41fa:	bd 01       	movw	r22, r26
    41fc:	cf 01       	movw	r24, r30
    41fe:	11 24       	eor	r1, r1
    4200:	08 95       	ret

00004202 <__udivmodhi4>:
    4202:	aa 1b       	sub	r26, r26
    4204:	bb 1b       	sub	r27, r27
    4206:	51 e1       	ldi	r21, 0x11	; 17
    4208:	07 c0       	rjmp	.+14     	; 0x4218 <__udivmodhi4_ep>

0000420a <__udivmodhi4_loop>:
    420a:	aa 1f       	adc	r26, r26
    420c:	bb 1f       	adc	r27, r27
    420e:	a6 17       	cp	r26, r22
    4210:	b7 07       	cpc	r27, r23
    4212:	10 f0       	brcs	.+4      	; 0x4218 <__udivmodhi4_ep>
    4214:	a6 1b       	sub	r26, r22
    4216:	b7 0b       	sbc	r27, r23

00004218 <__udivmodhi4_ep>:
    4218:	88 1f       	adc	r24, r24
    421a:	99 1f       	adc	r25, r25
    421c:	5a 95       	dec	r21
    421e:	a9 f7       	brne	.-22     	; 0x420a <__udivmodhi4_loop>
    4220:	80 95       	com	r24
    4222:	90 95       	com	r25
    4224:	bc 01       	movw	r22, r24
    4226:	cd 01       	movw	r24, r26
    4228:	08 95       	ret

0000422a <__divmodhi4>:
    422a:	97 fb       	bst	r25, 7
    422c:	09 2e       	mov	r0, r25
    422e:	07 26       	eor	r0, r23
    4230:	0a d0       	rcall	.+20     	; 0x4246 <__divmodhi4_neg1>
    4232:	77 fd       	sbrc	r23, 7
    4234:	04 d0       	rcall	.+8      	; 0x423e <__divmodhi4_neg2>
    4236:	e5 df       	rcall	.-54     	; 0x4202 <__udivmodhi4>
    4238:	06 d0       	rcall	.+12     	; 0x4246 <__divmodhi4_neg1>
    423a:	00 20       	and	r0, r0
    423c:	1a f4       	brpl	.+6      	; 0x4244 <__divmodhi4_exit>

0000423e <__divmodhi4_neg2>:
    423e:	70 95       	com	r23
    4240:	61 95       	neg	r22
    4242:	7f 4f       	sbci	r23, 0xFF	; 255

00004244 <__divmodhi4_exit>:
    4244:	08 95       	ret

00004246 <__divmodhi4_neg1>:
    4246:	f6 f7       	brtc	.-4      	; 0x4244 <__divmodhi4_exit>
    4248:	90 95       	com	r25
    424a:	81 95       	neg	r24
    424c:	9f 4f       	sbci	r25, 0xFF	; 255
    424e:	08 95       	ret

00004250 <__prologue_saves__>:
    4250:	2f 92       	push	r2
    4252:	3f 92       	push	r3
    4254:	4f 92       	push	r4
    4256:	5f 92       	push	r5
    4258:	6f 92       	push	r6
    425a:	7f 92       	push	r7
    425c:	8f 92       	push	r8
    425e:	9f 92       	push	r9
    4260:	af 92       	push	r10
    4262:	bf 92       	push	r11
    4264:	cf 92       	push	r12
    4266:	df 92       	push	r13
    4268:	ef 92       	push	r14
    426a:	ff 92       	push	r15
    426c:	0f 93       	push	r16
    426e:	1f 93       	push	r17
    4270:	cf 93       	push	r28
    4272:	df 93       	push	r29
    4274:	cd b7       	in	r28, 0x3d	; 61
    4276:	de b7       	in	r29, 0x3e	; 62
    4278:	ca 1b       	sub	r28, r26
    427a:	db 0b       	sbc	r29, r27
    427c:	0f b6       	in	r0, 0x3f	; 63
    427e:	f8 94       	cli
    4280:	de bf       	out	0x3e, r29	; 62
    4282:	0f be       	out	0x3f, r0	; 63
    4284:	cd bf       	out	0x3d, r28	; 61
    4286:	19 94       	eijmp

00004288 <__epilogue_restores__>:
    4288:	2a 88       	ldd	r2, Y+18	; 0x12
    428a:	39 88       	ldd	r3, Y+17	; 0x11
    428c:	48 88       	ldd	r4, Y+16	; 0x10
    428e:	5f 84       	ldd	r5, Y+15	; 0x0f
    4290:	6e 84       	ldd	r6, Y+14	; 0x0e
    4292:	7d 84       	ldd	r7, Y+13	; 0x0d
    4294:	8c 84       	ldd	r8, Y+12	; 0x0c
    4296:	9b 84       	ldd	r9, Y+11	; 0x0b
    4298:	aa 84       	ldd	r10, Y+10	; 0x0a
    429a:	b9 84       	ldd	r11, Y+9	; 0x09
    429c:	c8 84       	ldd	r12, Y+8	; 0x08
    429e:	df 80       	ldd	r13, Y+7	; 0x07
    42a0:	ee 80       	ldd	r14, Y+6	; 0x06
    42a2:	fd 80       	ldd	r15, Y+5	; 0x05
    42a4:	0c 81       	ldd	r16, Y+4	; 0x04
    42a6:	1b 81       	ldd	r17, Y+3	; 0x03
    42a8:	aa 81       	ldd	r26, Y+2	; 0x02
    42aa:	b9 81       	ldd	r27, Y+1	; 0x01
    42ac:	ce 0f       	add	r28, r30
    42ae:	d1 1d       	adc	r29, r1
    42b0:	0f b6       	in	r0, 0x3f	; 63
    42b2:	f8 94       	cli
    42b4:	de bf       	out	0x3e, r29	; 62
    42b6:	0f be       	out	0x3f, r0	; 63
    42b8:	cd bf       	out	0x3d, r28	; 61
    42ba:	ed 01       	movw	r28, r26
    42bc:	08 95       	ret

000042be <do_rand>:
    42be:	af 92       	push	r10
    42c0:	bf 92       	push	r11
    42c2:	cf 92       	push	r12
    42c4:	df 92       	push	r13
    42c6:	ef 92       	push	r14
    42c8:	ff 92       	push	r15
    42ca:	0f 93       	push	r16
    42cc:	1f 93       	push	r17
    42ce:	cf 93       	push	r28
    42d0:	df 93       	push	r29
    42d2:	ec 01       	movw	r28, r24
    42d4:	a8 80       	ld	r10, Y
    42d6:	b9 80       	ldd	r11, Y+1	; 0x01
    42d8:	ca 80       	ldd	r12, Y+2	; 0x02
    42da:	db 80       	ldd	r13, Y+3	; 0x03
    42dc:	a1 14       	cp	r10, r1
    42de:	b1 04       	cpc	r11, r1
    42e0:	c1 04       	cpc	r12, r1
    42e2:	d1 04       	cpc	r13, r1
    42e4:	41 f4       	brne	.+16     	; 0x42f6 <do_rand+0x38>
    42e6:	84 e2       	ldi	r24, 0x24	; 36
    42e8:	a8 2e       	mov	r10, r24
    42ea:	89 ed       	ldi	r24, 0xD9	; 217
    42ec:	b8 2e       	mov	r11, r24
    42ee:	8b e5       	ldi	r24, 0x5B	; 91
    42f0:	c8 2e       	mov	r12, r24
    42f2:	87 e0       	ldi	r24, 0x07	; 7
    42f4:	d8 2e       	mov	r13, r24
    42f6:	c6 01       	movw	r24, r12
    42f8:	b5 01       	movw	r22, r10
    42fa:	2d e1       	ldi	r18, 0x1D	; 29
    42fc:	33 ef       	ldi	r19, 0xF3	; 243
    42fe:	41 e0       	ldi	r20, 0x01	; 1
    4300:	50 e0       	ldi	r21, 0x00	; 0
    4302:	0e 94 06 24 	call	0x480c	; 0x480c <__divmodsi4>
    4306:	27 ea       	ldi	r18, 0xA7	; 167
    4308:	31 e4       	ldi	r19, 0x41	; 65
    430a:	40 e0       	ldi	r20, 0x00	; 0
    430c:	50 e0       	ldi	r21, 0x00	; 0
    430e:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
    4312:	7b 01       	movw	r14, r22
    4314:	8c 01       	movw	r16, r24
    4316:	c6 01       	movw	r24, r12
    4318:	b5 01       	movw	r22, r10
    431a:	2d e1       	ldi	r18, 0x1D	; 29
    431c:	33 ef       	ldi	r19, 0xF3	; 243
    431e:	41 e0       	ldi	r20, 0x01	; 1
    4320:	50 e0       	ldi	r21, 0x00	; 0
    4322:	0e 94 06 24 	call	0x480c	; 0x480c <__divmodsi4>
    4326:	ca 01       	movw	r24, r20
    4328:	b9 01       	movw	r22, r18
    432a:	2c ee       	ldi	r18, 0xEC	; 236
    432c:	34 ef       	ldi	r19, 0xF4	; 244
    432e:	4f ef       	ldi	r20, 0xFF	; 255
    4330:	5f ef       	ldi	r21, 0xFF	; 255
    4332:	0e 94 e2 20 	call	0x41c4	; 0x41c4 <__mulsi3>
    4336:	6e 0d       	add	r22, r14
    4338:	7f 1d       	adc	r23, r15
    433a:	80 1f       	adc	r24, r16
    433c:	91 1f       	adc	r25, r17
    433e:	97 ff       	sbrs	r25, 7
    4340:	04 c0       	rjmp	.+8      	; 0x434a <do_rand+0x8c>
    4342:	61 50       	subi	r22, 0x01	; 1
    4344:	70 40       	sbci	r23, 0x00	; 0
    4346:	80 40       	sbci	r24, 0x00	; 0
    4348:	90 48       	sbci	r25, 0x80	; 128
    434a:	68 83       	st	Y, r22
    434c:	79 83       	std	Y+1, r23	; 0x01
    434e:	8a 83       	std	Y+2, r24	; 0x02
    4350:	9b 83       	std	Y+3, r25	; 0x03
    4352:	9b 01       	movw	r18, r22
    4354:	3f 77       	andi	r19, 0x7F	; 127
    4356:	c9 01       	movw	r24, r18
    4358:	df 91       	pop	r29
    435a:	cf 91       	pop	r28
    435c:	1f 91       	pop	r17
    435e:	0f 91       	pop	r16
    4360:	ff 90       	pop	r15
    4362:	ef 90       	pop	r14
    4364:	df 90       	pop	r13
    4366:	cf 90       	pop	r12
    4368:	bf 90       	pop	r11
    436a:	af 90       	pop	r10
    436c:	08 95       	ret

0000436e <rand_r>:
    436e:	0e 94 5f 21 	call	0x42be	; 0x42be <do_rand>
    4372:	08 95       	ret

00004374 <rand>:
    4374:	8f e1       	ldi	r24, 0x1F	; 31
    4376:	93 e0       	ldi	r25, 0x03	; 3
    4378:	0e 94 5f 21 	call	0x42be	; 0x42be <do_rand>
    437c:	08 95       	ret

0000437e <srand>:
    437e:	a0 e0       	ldi	r26, 0x00	; 0
    4380:	b0 e0       	ldi	r27, 0x00	; 0
    4382:	80 93 1f 03 	sts	0x031F, r24
    4386:	90 93 20 03 	sts	0x0320, r25
    438a:	a0 93 21 03 	sts	0x0321, r26
    438e:	b0 93 22 03 	sts	0x0322, r27
    4392:	08 95       	ret
    4394:	f5 d0       	rcall	.+490    	; 0x4580 <__fp_pscA>
    4396:	58 f0       	brcs	.+22     	; 0x43ae <srand+0x30>
    4398:	80 e8       	ldi	r24, 0x80	; 128
    439a:	91 e0       	ldi	r25, 0x01	; 1
    439c:	09 f4       	brne	.+2      	; 0x43a0 <srand+0x22>
    439e:	9e ef       	ldi	r25, 0xFE	; 254
    43a0:	f6 d0       	rcall	.+492    	; 0x458e <__fp_pscB>
    43a2:	28 f0       	brcs	.+10     	; 0x43ae <srand+0x30>
    43a4:	40 e8       	ldi	r20, 0x80	; 128
    43a6:	51 e0       	ldi	r21, 0x01	; 1
    43a8:	59 f4       	brne	.+22     	; 0x43c0 <atan2+0xe>
    43aa:	5e ef       	ldi	r21, 0xFE	; 254
    43ac:	09 c0       	rjmp	.+18     	; 0x43c0 <atan2+0xe>
    43ae:	c0 c0       	rjmp	.+384    	; 0x4530 <__fp_nan>
    43b0:	28 c1       	rjmp	.+592    	; 0x4602 <__fp_zero>

000043b2 <atan2>:
    43b2:	e9 2f       	mov	r30, r25
    43b4:	e0 78       	andi	r30, 0x80	; 128
    43b6:	03 d1       	rcall	.+518    	; 0x45be <__fp_split3>
    43b8:	68 f3       	brcs	.-38     	; 0x4394 <srand+0x16>
    43ba:	09 2e       	mov	r0, r25
    43bc:	05 2a       	or	r0, r21
    43be:	c1 f3       	breq	.-16     	; 0x43b0 <srand+0x32>
    43c0:	26 17       	cp	r18, r22
    43c2:	37 07       	cpc	r19, r23
    43c4:	48 07       	cpc	r20, r24
    43c6:	59 07       	cpc	r21, r25
    43c8:	38 f0       	brcs	.+14     	; 0x43d8 <atan2+0x26>
    43ca:	0e 2e       	mov	r0, r30
    43cc:	07 f8       	bld	r0, 7
    43ce:	e0 25       	eor	r30, r0
    43d0:	69 f0       	breq	.+26     	; 0x43ec <atan2+0x3a>
    43d2:	e0 25       	eor	r30, r0
    43d4:	e0 64       	ori	r30, 0x40	; 64
    43d6:	0a c0       	rjmp	.+20     	; 0x43ec <atan2+0x3a>
    43d8:	ef 63       	ori	r30, 0x3F	; 63
    43da:	07 f8       	bld	r0, 7
    43dc:	00 94       	com	r0
    43de:	07 fa       	bst	r0, 7
    43e0:	db 01       	movw	r26, r22
    43e2:	b9 01       	movw	r22, r18
    43e4:	9d 01       	movw	r18, r26
    43e6:	dc 01       	movw	r26, r24
    43e8:	ca 01       	movw	r24, r20
    43ea:	ad 01       	movw	r20, r26
    43ec:	ef 93       	push	r30
    43ee:	41 d0       	rcall	.+130    	; 0x4472 <__divsf3_pse>
    43f0:	d5 d0       	rcall	.+426    	; 0x459c <__fp_round>
    43f2:	0a d0       	rcall	.+20     	; 0x4408 <atan>
    43f4:	5f 91       	pop	r21
    43f6:	55 23       	and	r21, r21
    43f8:	31 f0       	breq	.+12     	; 0x4406 <atan2+0x54>
    43fa:	2b ed       	ldi	r18, 0xDB	; 219
    43fc:	3f e0       	ldi	r19, 0x0F	; 15
    43fe:	49 e4       	ldi	r20, 0x49	; 73
    4400:	50 fd       	sbrc	r21, 0
    4402:	49 ec       	ldi	r20, 0xC9	; 201
    4404:	8d c1       	rjmp	.+794    	; 0x4720 <__addsf3>
    4406:	08 95       	ret

00004408 <atan>:
    4408:	df 93       	push	r29
    440a:	dd 27       	eor	r29, r29
    440c:	b9 2f       	mov	r27, r25
    440e:	bf 77       	andi	r27, 0x7F	; 127
    4410:	40 e8       	ldi	r20, 0x80	; 128
    4412:	5f e3       	ldi	r21, 0x3F	; 63
    4414:	16 16       	cp	r1, r22
    4416:	17 06       	cpc	r1, r23
    4418:	48 07       	cpc	r20, r24
    441a:	5b 07       	cpc	r21, r27
    441c:	10 f4       	brcc	.+4      	; 0x4422 <atan+0x1a>
    441e:	d9 2f       	mov	r29, r25
    4420:	f7 d0       	rcall	.+494    	; 0x4610 <inverse>
    4422:	9f 93       	push	r25
    4424:	8f 93       	push	r24
    4426:	7f 93       	push	r23
    4428:	6f 93       	push	r22
    442a:	5a d1       	rcall	.+692    	; 0x46e0 <square>
    442c:	ee e4       	ldi	r30, 0x4E	; 78
    442e:	f1 e0       	ldi	r31, 0x01	; 1
    4430:	82 d0       	rcall	.+260    	; 0x4536 <__fp_powser>
    4432:	b4 d0       	rcall	.+360    	; 0x459c <__fp_round>
    4434:	2f 91       	pop	r18
    4436:	3f 91       	pop	r19
    4438:	4f 91       	pop	r20
    443a:	5f 91       	pop	r21
    443c:	fa d0       	rcall	.+500    	; 0x4632 <__mulsf3x>
    443e:	dd 23       	and	r29, r29
    4440:	49 f0       	breq	.+18     	; 0x4454 <atan+0x4c>
    4442:	90 58       	subi	r25, 0x80	; 128
    4444:	a2 ea       	ldi	r26, 0xA2	; 162
    4446:	2a ed       	ldi	r18, 0xDA	; 218
    4448:	3f e0       	ldi	r19, 0x0F	; 15
    444a:	49 ec       	ldi	r20, 0xC9	; 201
    444c:	5f e3       	ldi	r21, 0x3F	; 63
    444e:	d0 78       	andi	r29, 0x80	; 128
    4450:	5d 27       	eor	r21, r29
    4452:	77 d1       	rcall	.+750    	; 0x4742 <__addsf3x>
    4454:	df 91       	pop	r29
    4456:	a2 c0       	rjmp	.+324    	; 0x459c <__fp_round>
    4458:	9a d0       	rcall	.+308    	; 0x458e <__fp_pscB>
    445a:	40 f0       	brcs	.+16     	; 0x446c <atan+0x64>
    445c:	91 d0       	rcall	.+290    	; 0x4580 <__fp_pscA>
    445e:	30 f0       	brcs	.+12     	; 0x446c <atan+0x64>
    4460:	21 f4       	brne	.+8      	; 0x446a <atan+0x62>
    4462:	5f 3f       	cpi	r21, 0xFF	; 255
    4464:	19 f0       	breq	.+6      	; 0x446c <atan+0x64>
    4466:	5e c0       	rjmp	.+188    	; 0x4524 <__fp_inf>
    4468:	51 11       	cpse	r21, r1
    446a:	cc c0       	rjmp	.+408    	; 0x4604 <__fp_szero>
    446c:	61 c0       	rjmp	.+194    	; 0x4530 <__fp_nan>

0000446e <__divsf3x>:
    446e:	a7 d0       	rcall	.+334    	; 0x45be <__fp_split3>
    4470:	98 f3       	brcs	.-26     	; 0x4458 <atan+0x50>

00004472 <__divsf3_pse>:
    4472:	99 23       	and	r25, r25
    4474:	c9 f3       	breq	.-14     	; 0x4468 <atan+0x60>
    4476:	55 23       	and	r21, r21
    4478:	b1 f3       	breq	.-20     	; 0x4466 <atan+0x5e>
    447a:	95 1b       	sub	r25, r21
    447c:	55 0b       	sbc	r21, r21
    447e:	bb 27       	eor	r27, r27
    4480:	aa 27       	eor	r26, r26
    4482:	62 17       	cp	r22, r18
    4484:	73 07       	cpc	r23, r19
    4486:	84 07       	cpc	r24, r20
    4488:	38 f0       	brcs	.+14     	; 0x4498 <__divsf3_pse+0x26>
    448a:	9f 5f       	subi	r25, 0xFF	; 255
    448c:	5f 4f       	sbci	r21, 0xFF	; 255
    448e:	22 0f       	add	r18, r18
    4490:	33 1f       	adc	r19, r19
    4492:	44 1f       	adc	r20, r20
    4494:	aa 1f       	adc	r26, r26
    4496:	a9 f3       	breq	.-22     	; 0x4482 <__divsf3_pse+0x10>
    4498:	33 d0       	rcall	.+102    	; 0x4500 <__divsf3_pse+0x8e>
    449a:	0e 2e       	mov	r0, r30
    449c:	3a f0       	brmi	.+14     	; 0x44ac <__divsf3_pse+0x3a>
    449e:	e0 e8       	ldi	r30, 0x80	; 128
    44a0:	30 d0       	rcall	.+96     	; 0x4502 <__divsf3_pse+0x90>
    44a2:	91 50       	subi	r25, 0x01	; 1
    44a4:	50 40       	sbci	r21, 0x00	; 0
    44a6:	e6 95       	lsr	r30
    44a8:	00 1c       	adc	r0, r0
    44aa:	ca f7       	brpl	.-14     	; 0x449e <__divsf3_pse+0x2c>
    44ac:	29 d0       	rcall	.+82     	; 0x4500 <__divsf3_pse+0x8e>
    44ae:	fe 2f       	mov	r31, r30
    44b0:	27 d0       	rcall	.+78     	; 0x4500 <__divsf3_pse+0x8e>
    44b2:	66 0f       	add	r22, r22
    44b4:	77 1f       	adc	r23, r23
    44b6:	88 1f       	adc	r24, r24
    44b8:	bb 1f       	adc	r27, r27
    44ba:	26 17       	cp	r18, r22
    44bc:	37 07       	cpc	r19, r23
    44be:	48 07       	cpc	r20, r24
    44c0:	ab 07       	cpc	r26, r27
    44c2:	b0 e8       	ldi	r27, 0x80	; 128
    44c4:	09 f0       	breq	.+2      	; 0x44c8 <__divsf3_pse+0x56>
    44c6:	bb 0b       	sbc	r27, r27
    44c8:	80 2d       	mov	r24, r0
    44ca:	bf 01       	movw	r22, r30
    44cc:	ff 27       	eor	r31, r31
    44ce:	93 58       	subi	r25, 0x83	; 131
    44d0:	5f 4f       	sbci	r21, 0xFF	; 255
    44d2:	2a f0       	brmi	.+10     	; 0x44de <__divsf3_pse+0x6c>
    44d4:	9e 3f       	cpi	r25, 0xFE	; 254
    44d6:	51 05       	cpc	r21, r1
    44d8:	68 f0       	brcs	.+26     	; 0x44f4 <__divsf3_pse+0x82>
    44da:	24 c0       	rjmp	.+72     	; 0x4524 <__fp_inf>
    44dc:	93 c0       	rjmp	.+294    	; 0x4604 <__fp_szero>
    44de:	5f 3f       	cpi	r21, 0xFF	; 255
    44e0:	ec f3       	brlt	.-6      	; 0x44dc <__divsf3_pse+0x6a>
    44e2:	98 3e       	cpi	r25, 0xE8	; 232
    44e4:	dc f3       	brlt	.-10     	; 0x44dc <__divsf3_pse+0x6a>
    44e6:	86 95       	lsr	r24
    44e8:	77 95       	ror	r23
    44ea:	67 95       	ror	r22
    44ec:	b7 95       	ror	r27
    44ee:	f7 95       	ror	r31
    44f0:	9f 5f       	subi	r25, 0xFF	; 255
    44f2:	c9 f7       	brne	.-14     	; 0x44e6 <__divsf3_pse+0x74>
    44f4:	88 0f       	add	r24, r24
    44f6:	91 1d       	adc	r25, r1
    44f8:	96 95       	lsr	r25
    44fa:	87 95       	ror	r24
    44fc:	97 f9       	bld	r25, 7
    44fe:	08 95       	ret
    4500:	e1 e0       	ldi	r30, 0x01	; 1
    4502:	66 0f       	add	r22, r22
    4504:	77 1f       	adc	r23, r23
    4506:	88 1f       	adc	r24, r24
    4508:	bb 1f       	adc	r27, r27
    450a:	62 17       	cp	r22, r18
    450c:	73 07       	cpc	r23, r19
    450e:	84 07       	cpc	r24, r20
    4510:	ba 07       	cpc	r27, r26
    4512:	20 f0       	brcs	.+8      	; 0x451c <__divsf3_pse+0xaa>
    4514:	62 1b       	sub	r22, r18
    4516:	73 0b       	sbc	r23, r19
    4518:	84 0b       	sbc	r24, r20
    451a:	ba 0b       	sbc	r27, r26
    451c:	ee 1f       	adc	r30, r30
    451e:	88 f7       	brcc	.-30     	; 0x4502 <__divsf3_pse+0x90>
    4520:	e0 95       	com	r30
    4522:	08 95       	ret

00004524 <__fp_inf>:
    4524:	97 f9       	bld	r25, 7
    4526:	9f 67       	ori	r25, 0x7F	; 127
    4528:	80 e8       	ldi	r24, 0x80	; 128
    452a:	70 e0       	ldi	r23, 0x00	; 0
    452c:	60 e0       	ldi	r22, 0x00	; 0
    452e:	08 95       	ret

00004530 <__fp_nan>:
    4530:	9f ef       	ldi	r25, 0xFF	; 255
    4532:	80 ec       	ldi	r24, 0xC0	; 192
    4534:	08 95       	ret

00004536 <__fp_powser>:
    4536:	df 93       	push	r29
    4538:	cf 93       	push	r28
    453a:	1f 93       	push	r17
    453c:	0f 93       	push	r16
    453e:	ff 92       	push	r15
    4540:	ef 92       	push	r14
    4542:	df 92       	push	r13
    4544:	7b 01       	movw	r14, r22
    4546:	8c 01       	movw	r16, r24
    4548:	68 94       	set
    454a:	05 c0       	rjmp	.+10     	; 0x4556 <__fp_powser+0x20>
    454c:	da 2e       	mov	r13, r26
    454e:	ef 01       	movw	r28, r30
    4550:	70 d0       	rcall	.+224    	; 0x4632 <__mulsf3x>
    4552:	fe 01       	movw	r30, r28
    4554:	e8 94       	clt
    4556:	a5 91       	lpm	r26, Z+
    4558:	25 91       	lpm	r18, Z+
    455a:	35 91       	lpm	r19, Z+
    455c:	45 91       	lpm	r20, Z+
    455e:	55 91       	lpm	r21, Z+
    4560:	ae f3       	brts	.-22     	; 0x454c <__fp_powser+0x16>
    4562:	ef 01       	movw	r28, r30
    4564:	ee d0       	rcall	.+476    	; 0x4742 <__addsf3x>
    4566:	fe 01       	movw	r30, r28
    4568:	97 01       	movw	r18, r14
    456a:	a8 01       	movw	r20, r16
    456c:	da 94       	dec	r13
    456e:	79 f7       	brne	.-34     	; 0x454e <__fp_powser+0x18>
    4570:	df 90       	pop	r13
    4572:	ef 90       	pop	r14
    4574:	ff 90       	pop	r15
    4576:	0f 91       	pop	r16
    4578:	1f 91       	pop	r17
    457a:	cf 91       	pop	r28
    457c:	df 91       	pop	r29
    457e:	08 95       	ret

00004580 <__fp_pscA>:
    4580:	00 24       	eor	r0, r0
    4582:	0a 94       	dec	r0
    4584:	16 16       	cp	r1, r22
    4586:	17 06       	cpc	r1, r23
    4588:	18 06       	cpc	r1, r24
    458a:	09 06       	cpc	r0, r25
    458c:	08 95       	ret

0000458e <__fp_pscB>:
    458e:	00 24       	eor	r0, r0
    4590:	0a 94       	dec	r0
    4592:	12 16       	cp	r1, r18
    4594:	13 06       	cpc	r1, r19
    4596:	14 06       	cpc	r1, r20
    4598:	05 06       	cpc	r0, r21
    459a:	08 95       	ret

0000459c <__fp_round>:
    459c:	09 2e       	mov	r0, r25
    459e:	03 94       	inc	r0
    45a0:	00 0c       	add	r0, r0
    45a2:	11 f4       	brne	.+4      	; 0x45a8 <__fp_round+0xc>
    45a4:	88 23       	and	r24, r24
    45a6:	52 f0       	brmi	.+20     	; 0x45bc <__fp_round+0x20>
    45a8:	bb 0f       	add	r27, r27
    45aa:	40 f4       	brcc	.+16     	; 0x45bc <__fp_round+0x20>
    45ac:	bf 2b       	or	r27, r31
    45ae:	11 f4       	brne	.+4      	; 0x45b4 <__fp_round+0x18>
    45b0:	60 ff       	sbrs	r22, 0
    45b2:	04 c0       	rjmp	.+8      	; 0x45bc <__fp_round+0x20>
    45b4:	6f 5f       	subi	r22, 0xFF	; 255
    45b6:	7f 4f       	sbci	r23, 0xFF	; 255
    45b8:	8f 4f       	sbci	r24, 0xFF	; 255
    45ba:	9f 4f       	sbci	r25, 0xFF	; 255
    45bc:	08 95       	ret

000045be <__fp_split3>:
    45be:	57 fd       	sbrc	r21, 7
    45c0:	90 58       	subi	r25, 0x80	; 128
    45c2:	44 0f       	add	r20, r20
    45c4:	55 1f       	adc	r21, r21
    45c6:	59 f0       	breq	.+22     	; 0x45de <__fp_splitA+0x10>
    45c8:	5f 3f       	cpi	r21, 0xFF	; 255
    45ca:	71 f0       	breq	.+28     	; 0x45e8 <__fp_splitA+0x1a>
    45cc:	47 95       	ror	r20

000045ce <__fp_splitA>:
    45ce:	88 0f       	add	r24, r24
    45d0:	97 fb       	bst	r25, 7
    45d2:	99 1f       	adc	r25, r25
    45d4:	61 f0       	breq	.+24     	; 0x45ee <__fp_splitA+0x20>
    45d6:	9f 3f       	cpi	r25, 0xFF	; 255
    45d8:	79 f0       	breq	.+30     	; 0x45f8 <__fp_splitA+0x2a>
    45da:	87 95       	ror	r24
    45dc:	08 95       	ret
    45de:	12 16       	cp	r1, r18
    45e0:	13 06       	cpc	r1, r19
    45e2:	14 06       	cpc	r1, r20
    45e4:	55 1f       	adc	r21, r21
    45e6:	f2 cf       	rjmp	.-28     	; 0x45cc <__fp_split3+0xe>
    45e8:	46 95       	lsr	r20
    45ea:	f1 df       	rcall	.-30     	; 0x45ce <__fp_splitA>
    45ec:	08 c0       	rjmp	.+16     	; 0x45fe <__fp_splitA+0x30>
    45ee:	16 16       	cp	r1, r22
    45f0:	17 06       	cpc	r1, r23
    45f2:	18 06       	cpc	r1, r24
    45f4:	99 1f       	adc	r25, r25
    45f6:	f1 cf       	rjmp	.-30     	; 0x45da <__fp_splitA+0xc>
    45f8:	86 95       	lsr	r24
    45fa:	71 05       	cpc	r23, r1
    45fc:	61 05       	cpc	r22, r1
    45fe:	08 94       	sec
    4600:	08 95       	ret

00004602 <__fp_zero>:
    4602:	e8 94       	clt

00004604 <__fp_szero>:
    4604:	bb 27       	eor	r27, r27
    4606:	66 27       	eor	r22, r22
    4608:	77 27       	eor	r23, r23
    460a:	cb 01       	movw	r24, r22
    460c:	97 f9       	bld	r25, 7
    460e:	08 95       	ret

00004610 <inverse>:
    4610:	9b 01       	movw	r18, r22
    4612:	ac 01       	movw	r20, r24
    4614:	60 e0       	ldi	r22, 0x00	; 0
    4616:	70 e0       	ldi	r23, 0x00	; 0
    4618:	80 e8       	ldi	r24, 0x80	; 128
    461a:	9f e3       	ldi	r25, 0x3F	; 63
    461c:	e5 c0       	rjmp	.+458    	; 0x47e8 <__divsf3>
    461e:	b0 df       	rcall	.-160    	; 0x4580 <__fp_pscA>
    4620:	28 f0       	brcs	.+10     	; 0x462c <inverse+0x1c>
    4622:	b5 df       	rcall	.-150    	; 0x458e <__fp_pscB>
    4624:	18 f0       	brcs	.+6      	; 0x462c <inverse+0x1c>
    4626:	95 23       	and	r25, r21
    4628:	09 f0       	breq	.+2      	; 0x462c <inverse+0x1c>
    462a:	7c cf       	rjmp	.-264    	; 0x4524 <__fp_inf>
    462c:	81 cf       	rjmp	.-254    	; 0x4530 <__fp_nan>
    462e:	11 24       	eor	r1, r1
    4630:	e9 cf       	rjmp	.-46     	; 0x4604 <__fp_szero>

00004632 <__mulsf3x>:
    4632:	c5 df       	rcall	.-118    	; 0x45be <__fp_split3>
    4634:	a0 f3       	brcs	.-24     	; 0x461e <inverse+0xe>

00004636 <__mulsf3_pse>:
    4636:	95 9f       	mul	r25, r21
    4638:	d1 f3       	breq	.-12     	; 0x462e <inverse+0x1e>
    463a:	95 0f       	add	r25, r21
    463c:	50 e0       	ldi	r21, 0x00	; 0
    463e:	55 1f       	adc	r21, r21
    4640:	62 9f       	mul	r22, r18
    4642:	f0 01       	movw	r30, r0
    4644:	72 9f       	mul	r23, r18
    4646:	bb 27       	eor	r27, r27
    4648:	f0 0d       	add	r31, r0
    464a:	b1 1d       	adc	r27, r1
    464c:	63 9f       	mul	r22, r19
    464e:	aa 27       	eor	r26, r26
    4650:	f0 0d       	add	r31, r0
    4652:	b1 1d       	adc	r27, r1
    4654:	aa 1f       	adc	r26, r26
    4656:	64 9f       	mul	r22, r20
    4658:	66 27       	eor	r22, r22
    465a:	b0 0d       	add	r27, r0
    465c:	a1 1d       	adc	r26, r1
    465e:	66 1f       	adc	r22, r22
    4660:	82 9f       	mul	r24, r18
    4662:	22 27       	eor	r18, r18
    4664:	b0 0d       	add	r27, r0
    4666:	a1 1d       	adc	r26, r1
    4668:	62 1f       	adc	r22, r18
    466a:	73 9f       	mul	r23, r19
    466c:	b0 0d       	add	r27, r0
    466e:	a1 1d       	adc	r26, r1
    4670:	62 1f       	adc	r22, r18
    4672:	83 9f       	mul	r24, r19
    4674:	a0 0d       	add	r26, r0
    4676:	61 1d       	adc	r22, r1
    4678:	22 1f       	adc	r18, r18
    467a:	74 9f       	mul	r23, r20
    467c:	33 27       	eor	r19, r19
    467e:	a0 0d       	add	r26, r0
    4680:	61 1d       	adc	r22, r1
    4682:	23 1f       	adc	r18, r19
    4684:	84 9f       	mul	r24, r20
    4686:	60 0d       	add	r22, r0
    4688:	21 1d       	adc	r18, r1
    468a:	82 2f       	mov	r24, r18
    468c:	76 2f       	mov	r23, r22
    468e:	6a 2f       	mov	r22, r26
    4690:	11 24       	eor	r1, r1
    4692:	9f 57       	subi	r25, 0x7F	; 127
    4694:	50 40       	sbci	r21, 0x00	; 0
    4696:	8a f0       	brmi	.+34     	; 0x46ba <__mulsf3_pse+0x84>
    4698:	e1 f0       	breq	.+56     	; 0x46d2 <__mulsf3_pse+0x9c>
    469a:	88 23       	and	r24, r24
    469c:	4a f0       	brmi	.+18     	; 0x46b0 <__mulsf3_pse+0x7a>
    469e:	ee 0f       	add	r30, r30
    46a0:	ff 1f       	adc	r31, r31
    46a2:	bb 1f       	adc	r27, r27
    46a4:	66 1f       	adc	r22, r22
    46a6:	77 1f       	adc	r23, r23
    46a8:	88 1f       	adc	r24, r24
    46aa:	91 50       	subi	r25, 0x01	; 1
    46ac:	50 40       	sbci	r21, 0x00	; 0
    46ae:	a9 f7       	brne	.-22     	; 0x469a <__mulsf3_pse+0x64>
    46b0:	9e 3f       	cpi	r25, 0xFE	; 254
    46b2:	51 05       	cpc	r21, r1
    46b4:	70 f0       	brcs	.+28     	; 0x46d2 <__mulsf3_pse+0x9c>
    46b6:	36 cf       	rjmp	.-404    	; 0x4524 <__fp_inf>
    46b8:	a5 cf       	rjmp	.-182    	; 0x4604 <__fp_szero>
    46ba:	5f 3f       	cpi	r21, 0xFF	; 255
    46bc:	ec f3       	brlt	.-6      	; 0x46b8 <__mulsf3_pse+0x82>
    46be:	98 3e       	cpi	r25, 0xE8	; 232
    46c0:	dc f3       	brlt	.-10     	; 0x46b8 <__mulsf3_pse+0x82>
    46c2:	86 95       	lsr	r24
    46c4:	77 95       	ror	r23
    46c6:	67 95       	ror	r22
    46c8:	b7 95       	ror	r27
    46ca:	f7 95       	ror	r31
    46cc:	e7 95       	ror	r30
    46ce:	9f 5f       	subi	r25, 0xFF	; 255
    46d0:	c1 f7       	brne	.-16     	; 0x46c2 <__mulsf3_pse+0x8c>
    46d2:	fe 2b       	or	r31, r30
    46d4:	88 0f       	add	r24, r24
    46d6:	91 1d       	adc	r25, r1
    46d8:	96 95       	lsr	r25
    46da:	87 95       	ror	r24
    46dc:	97 f9       	bld	r25, 7
    46de:	08 95       	ret

000046e0 <square>:
    46e0:	9b 01       	movw	r18, r22
    46e2:	ac 01       	movw	r20, r24
    46e4:	27 ca       	rjmp	.-2994   	; 0x3b34 <__mulsf3>

000046e6 <__eerd_byte_m2560>:
    46e6:	f9 99       	sbic	0x1f, 1	; 31
    46e8:	fe cf       	rjmp	.-4      	; 0x46e6 <__eerd_byte_m2560>
    46ea:	92 bd       	out	0x22, r25	; 34
    46ec:	81 bd       	out	0x21, r24	; 33
    46ee:	f8 9a       	sbi	0x1f, 0	; 31
    46f0:	99 27       	eor	r25, r25
    46f2:	80 b5       	in	r24, 0x20	; 32
    46f4:	08 95       	ret

000046f6 <__eerd_word_m2560>:
    46f6:	a8 e1       	ldi	r26, 0x18	; 24
    46f8:	b0 e0       	ldi	r27, 0x00	; 0
    46fa:	42 e0       	ldi	r20, 0x02	; 2
    46fc:	50 e0       	ldi	r21, 0x00	; 0
    46fe:	0c 94 f8 23 	jmp	0x47f0	; 0x47f0 <__eerd_blraw_m2560>

00004702 <__eewr_byte_m2560>:
    4702:	26 2f       	mov	r18, r22

00004704 <__eewr_r18_m2560>:
    4704:	f9 99       	sbic	0x1f, 1	; 31
    4706:	fe cf       	rjmp	.-4      	; 0x4704 <__eewr_r18_m2560>
    4708:	1f ba       	out	0x1f, r1	; 31
    470a:	92 bd       	out	0x22, r25	; 34
    470c:	81 bd       	out	0x21, r24	; 33
    470e:	20 bd       	out	0x20, r18	; 32
    4710:	0f b6       	in	r0, 0x3f	; 63
    4712:	f8 94       	cli
    4714:	fa 9a       	sbi	0x1f, 2	; 31
    4716:	f9 9a       	sbi	0x1f, 1	; 31
    4718:	0f be       	out	0x3f, r0	; 63
    471a:	01 96       	adiw	r24, 0x01	; 1
    471c:	08 95       	ret

0000471e <__subsf3>:
    471e:	50 58       	subi	r21, 0x80	; 128

00004720 <__addsf3>:
    4720:	bb 27       	eor	r27, r27
    4722:	aa 27       	eor	r26, r26
    4724:	0e d0       	rcall	.+28     	; 0x4742 <__addsf3x>
    4726:	3a cf       	rjmp	.-396    	; 0x459c <__fp_round>
    4728:	2b df       	rcall	.-426    	; 0x4580 <__fp_pscA>
    472a:	30 f0       	brcs	.+12     	; 0x4738 <__addsf3+0x18>
    472c:	30 df       	rcall	.-416    	; 0x458e <__fp_pscB>
    472e:	20 f0       	brcs	.+8      	; 0x4738 <__addsf3+0x18>
    4730:	31 f4       	brne	.+12     	; 0x473e <__addsf3+0x1e>
    4732:	9f 3f       	cpi	r25, 0xFF	; 255
    4734:	11 f4       	brne	.+4      	; 0x473a <__addsf3+0x1a>
    4736:	1e f4       	brtc	.+6      	; 0x473e <__addsf3+0x1e>
    4738:	fb ce       	rjmp	.-522    	; 0x4530 <__fp_nan>
    473a:	0e f4       	brtc	.+2      	; 0x473e <__addsf3+0x1e>
    473c:	e0 95       	com	r30
    473e:	e7 fb       	bst	r30, 7
    4740:	f1 ce       	rjmp	.-542    	; 0x4524 <__fp_inf>

00004742 <__addsf3x>:
    4742:	e9 2f       	mov	r30, r25
    4744:	3c df       	rcall	.-392    	; 0x45be <__fp_split3>
    4746:	80 f3       	brcs	.-32     	; 0x4728 <__addsf3+0x8>
    4748:	ba 17       	cp	r27, r26
    474a:	62 07       	cpc	r22, r18
    474c:	73 07       	cpc	r23, r19
    474e:	84 07       	cpc	r24, r20
    4750:	95 07       	cpc	r25, r21
    4752:	18 f0       	brcs	.+6      	; 0x475a <__addsf3x+0x18>
    4754:	71 f4       	brne	.+28     	; 0x4772 <__addsf3x+0x30>
    4756:	9e f5       	brtc	.+102    	; 0x47be <__addsf3x+0x7c>
    4758:	54 cf       	rjmp	.-344    	; 0x4602 <__fp_zero>
    475a:	0e f4       	brtc	.+2      	; 0x475e <__addsf3x+0x1c>
    475c:	e0 95       	com	r30
    475e:	0b 2e       	mov	r0, r27
    4760:	ba 2f       	mov	r27, r26
    4762:	a0 2d       	mov	r26, r0
    4764:	0b 01       	movw	r0, r22
    4766:	b9 01       	movw	r22, r18
    4768:	90 01       	movw	r18, r0
    476a:	0c 01       	movw	r0, r24
    476c:	ca 01       	movw	r24, r20
    476e:	a0 01       	movw	r20, r0
    4770:	11 24       	eor	r1, r1
    4772:	ff 27       	eor	r31, r31
    4774:	59 1b       	sub	r21, r25
    4776:	99 f0       	breq	.+38     	; 0x479e <__addsf3x+0x5c>
    4778:	59 3f       	cpi	r21, 0xF9	; 249
    477a:	50 f4       	brcc	.+20     	; 0x4790 <__addsf3x+0x4e>
    477c:	50 3e       	cpi	r21, 0xE0	; 224
    477e:	68 f1       	brcs	.+90     	; 0x47da <__addsf3x+0x98>
    4780:	1a 16       	cp	r1, r26
    4782:	f0 40       	sbci	r31, 0x00	; 0
    4784:	a2 2f       	mov	r26, r18
    4786:	23 2f       	mov	r18, r19
    4788:	34 2f       	mov	r19, r20
    478a:	44 27       	eor	r20, r20
    478c:	58 5f       	subi	r21, 0xF8	; 248
    478e:	f3 cf       	rjmp	.-26     	; 0x4776 <__addsf3x+0x34>
    4790:	46 95       	lsr	r20
    4792:	37 95       	ror	r19
    4794:	27 95       	ror	r18
    4796:	a7 95       	ror	r26
    4798:	f0 40       	sbci	r31, 0x00	; 0
    479a:	53 95       	inc	r21
    479c:	c9 f7       	brne	.-14     	; 0x4790 <__addsf3x+0x4e>
    479e:	7e f4       	brtc	.+30     	; 0x47be <__addsf3x+0x7c>
    47a0:	1f 16       	cp	r1, r31
    47a2:	ba 0b       	sbc	r27, r26
    47a4:	62 0b       	sbc	r22, r18
    47a6:	73 0b       	sbc	r23, r19
    47a8:	84 0b       	sbc	r24, r20
    47aa:	ba f0       	brmi	.+46     	; 0x47da <__addsf3x+0x98>
    47ac:	91 50       	subi	r25, 0x01	; 1
    47ae:	a1 f0       	breq	.+40     	; 0x47d8 <__addsf3x+0x96>
    47b0:	ff 0f       	add	r31, r31
    47b2:	bb 1f       	adc	r27, r27
    47b4:	66 1f       	adc	r22, r22
    47b6:	77 1f       	adc	r23, r23
    47b8:	88 1f       	adc	r24, r24
    47ba:	c2 f7       	brpl	.-16     	; 0x47ac <__addsf3x+0x6a>
    47bc:	0e c0       	rjmp	.+28     	; 0x47da <__addsf3x+0x98>
    47be:	ba 0f       	add	r27, r26
    47c0:	62 1f       	adc	r22, r18
    47c2:	73 1f       	adc	r23, r19
    47c4:	84 1f       	adc	r24, r20
    47c6:	48 f4       	brcc	.+18     	; 0x47da <__addsf3x+0x98>
    47c8:	87 95       	ror	r24
    47ca:	77 95       	ror	r23
    47cc:	67 95       	ror	r22
    47ce:	b7 95       	ror	r27
    47d0:	f7 95       	ror	r31
    47d2:	9e 3f       	cpi	r25, 0xFE	; 254
    47d4:	08 f0       	brcs	.+2      	; 0x47d8 <__addsf3x+0x96>
    47d6:	b3 cf       	rjmp	.-154    	; 0x473e <__addsf3+0x1e>
    47d8:	93 95       	inc	r25
    47da:	88 0f       	add	r24, r24
    47dc:	08 f0       	brcs	.+2      	; 0x47e0 <__addsf3x+0x9e>
    47de:	99 27       	eor	r25, r25
    47e0:	ee 0f       	add	r30, r30
    47e2:	97 95       	ror	r25
    47e4:	87 95       	ror	r24
    47e6:	08 95       	ret

000047e8 <__divsf3>:
    47e8:	42 de       	rcall	.-892    	; 0x446e <__divsf3x>
    47ea:	d8 ce       	rjmp	.-592    	; 0x459c <__fp_round>

000047ec <__eerd_block_m2560>:
    47ec:	dc 01       	movw	r26, r24
    47ee:	cb 01       	movw	r24, r22

000047f0 <__eerd_blraw_m2560>:
    47f0:	fc 01       	movw	r30, r24
    47f2:	f9 99       	sbic	0x1f, 1	; 31
    47f4:	fe cf       	rjmp	.-4      	; 0x47f2 <__eerd_blraw_m2560+0x2>
    47f6:	06 c0       	rjmp	.+12     	; 0x4804 <__eerd_blraw_m2560+0x14>
    47f8:	f2 bd       	out	0x22, r31	; 34
    47fa:	e1 bd       	out	0x21, r30	; 33
    47fc:	f8 9a       	sbi	0x1f, 0	; 31
    47fe:	31 96       	adiw	r30, 0x01	; 1
    4800:	00 b4       	in	r0, 0x20	; 32
    4802:	0d 92       	st	X+, r0
    4804:	41 50       	subi	r20, 0x01	; 1
    4806:	50 40       	sbci	r21, 0x00	; 0
    4808:	b8 f7       	brcc	.-18     	; 0x47f8 <__eerd_blraw_m2560+0x8>
    480a:	08 95       	ret

0000480c <__divmodsi4>:
    480c:	97 fb       	bst	r25, 7
    480e:	09 2e       	mov	r0, r25
    4810:	05 26       	eor	r0, r21
    4812:	0e d0       	rcall	.+28     	; 0x4830 <__divmodsi4_neg1>
    4814:	57 fd       	sbrc	r21, 7
    4816:	04 d0       	rcall	.+8      	; 0x4820 <__divmodsi4_neg2>
    4818:	14 d0       	rcall	.+40     	; 0x4842 <__udivmodsi4>
    481a:	0a d0       	rcall	.+20     	; 0x4830 <__divmodsi4_neg1>
    481c:	00 1c       	adc	r0, r0
    481e:	38 f4       	brcc	.+14     	; 0x482e <__divmodsi4_exit>

00004820 <__divmodsi4_neg2>:
    4820:	50 95       	com	r21
    4822:	40 95       	com	r20
    4824:	30 95       	com	r19
    4826:	21 95       	neg	r18
    4828:	3f 4f       	sbci	r19, 0xFF	; 255
    482a:	4f 4f       	sbci	r20, 0xFF	; 255
    482c:	5f 4f       	sbci	r21, 0xFF	; 255

0000482e <__divmodsi4_exit>:
    482e:	08 95       	ret

00004830 <__divmodsi4_neg1>:
    4830:	f6 f7       	brtc	.-4      	; 0x482e <__divmodsi4_exit>
    4832:	90 95       	com	r25
    4834:	80 95       	com	r24
    4836:	70 95       	com	r23
    4838:	61 95       	neg	r22
    483a:	7f 4f       	sbci	r23, 0xFF	; 255
    483c:	8f 4f       	sbci	r24, 0xFF	; 255
    483e:	9f 4f       	sbci	r25, 0xFF	; 255
    4840:	08 95       	ret

00004842 <__udivmodsi4>:
    4842:	a1 e2       	ldi	r26, 0x21	; 33
    4844:	1a 2e       	mov	r1, r26
    4846:	aa 1b       	sub	r26, r26
    4848:	bb 1b       	sub	r27, r27
    484a:	fd 01       	movw	r30, r26
    484c:	0d c0       	rjmp	.+26     	; 0x4868 <__udivmodsi4_ep>

0000484e <__udivmodsi4_loop>:
    484e:	aa 1f       	adc	r26, r26
    4850:	bb 1f       	adc	r27, r27
    4852:	ee 1f       	adc	r30, r30
    4854:	ff 1f       	adc	r31, r31
    4856:	a2 17       	cp	r26, r18
    4858:	b3 07       	cpc	r27, r19
    485a:	e4 07       	cpc	r30, r20
    485c:	f5 07       	cpc	r31, r21
    485e:	20 f0       	brcs	.+8      	; 0x4868 <__udivmodsi4_ep>
    4860:	a2 1b       	sub	r26, r18
    4862:	b3 0b       	sbc	r27, r19
    4864:	e4 0b       	sbc	r30, r20
    4866:	f5 0b       	sbc	r31, r21

00004868 <__udivmodsi4_ep>:
    4868:	66 1f       	adc	r22, r22
    486a:	77 1f       	adc	r23, r23
    486c:	88 1f       	adc	r24, r24
    486e:	99 1f       	adc	r25, r25
    4870:	1a 94       	dec	r1
    4872:	69 f7       	brne	.-38     	; 0x484e <__udivmodsi4_loop>
    4874:	60 95       	com	r22
    4876:	70 95       	com	r23
    4878:	80 95       	com	r24
    487a:	90 95       	com	r25
    487c:	9b 01       	movw	r18, r22
    487e:	ac 01       	movw	r20, r24
    4880:	bd 01       	movw	r22, r26
    4882:	cf 01       	movw	r24, r30
    4884:	08 95       	ret

00004886 <_exit>:
    4886:	f8 94       	cli

00004888 <__stop_program>:
    4888:	ff cf       	rjmp	.-2      	; 0x4888 <__stop_program>
