---
author: kevbroch
comments: false
date: 2012-05-18 18:58:00+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc07/
slug: hc07
title: "\n\t\t\t\tHC07 (1995)\t\t"
wordpress_id: 309
---


				

### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 7 (1995)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 13-15, 1995
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.Program.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Not Available
</td>
</tr>
</tbody>
</table>


### 




### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 14, 1995
</tr>
<tr valign="top" >

<td >**Opening Remarks**
09:00-9:15
</td>

<td >**General Chair: **Nam Ling [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.Welcome/HC7.Welcome-GC.pdf)
**Program Co-Chairs: **Hasan S. AlKhatib, Norman P. Jouppi [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.Welcome/HC7.Welcome-PC.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:15-10:45
</td>

<td >**Embedded Processors **
**Chair: **Robert Garner, Sun Microsystems
_The First Superscalar 29K™ Family Member_, B. McMinn (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S1/HC7.1.1.pdf)

_The Architecture of the NS486 Integrated Processor_, M. D. Nemirovsky (National Semiconductor) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S1/HC7.1.2.pdf)

_The MiniRISC™ CW4010: A Superscalar MIPS Processor ASIC Core_, P. Cobb, J. Cesana (LSI Logic) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S1/HC7.1.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="42" >**Keynote**
11:15-12:15
</td>

<td >**Nanometers and Gigabucks                                                                                                                                                                                                          
**Gordon Moore, Chairman, Intel Corporation
</td>
</tr>
<tr valign="top" >

<td height="154" >**Session 2**
13:45-15:15
</td>

<td >**x86 Processors                                                                                                                                                                                                                    
Chair:** Mark Horowitz, Stanford University 

_Optimizing the P6 Pipeline_, D. Papworth (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S2/HC7.2.1.pdf)

_AMD-K5™ Microprocessor_, D. Christie (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S2/HC7.2.2.pdf)

_Building a Better Beast: Native vs. RISC-like vs. VLIW Methods of Implementing x86 Microprocessors_, T. Garibay (Cyrix) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S2/HC7.2.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
15:45-17:15
</td>

<td >**RISC (Part 1) **
**Chair: **Winfried W. Wilcke (HaL Computer Systems)_Performance Evaluation of the Superscalar Speculative Exectution HaL SPARC64 Processor_, A. Essen, S. Goldstein (HaL Computer Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S3/HC7.3.1.pdf)

_SPARC64™+: HAL's Second Generation 64-bit SPARC Processor_, G.W. Shen (HaL Computer Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S3/HC7.3.2.pdf)

_Memory Performance Features of the 64-bit PA-8000_, B. Naas (Hewlett-Packard) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/2_Mon/HC7.S3/HC7.3.3.pdf)
</td>
</tr>
<tr valign="top" >

<td height="166" >**Panel Discussion**
19:00-21:00
</td>

<td >**What is the Role of Competing Architectures in an x86 World Order? **
**Moderators: **John Warton, Consultant/Analyst, Applications Research
**Panelists:**
Keith Diefendorff (Motorola)
David Ditzel (Transmeta Corp)
John Novitsky (Micro-Module Systems)
Nick Tredennick (TechNerds International)
Pete Wilson (Microsystems Architecture)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 15, 1995
</tr>
<tr valign="top" >

<td >**Session 4 **
09:00-10:30
</td>

<td >**MPEG**
**Chair: **Vivian Shen, Hewlett-Packard 

_A Two-Chip Real-Time MPEG2 Video Encoder with Wide Range Motion Estimation_, T. Kondo, K. Suguri, M. Ikeda, T. Abe, H. Matsuda, T. Okubo, K. Ogura (NTT LSI Laboratories); Y. Tashiro (NTT Human Interface Laboratories) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S4/HC7.4.1.pdf)

_VLSI Architecture of the I-Frame Encoder for the MPEG-2 Video Compression_, A. Ngai (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S4/HC7.4.2.pdf)

_S3 Single Chip MPEG-1 Audio/Video Decoder_, C. Steams (S3 Inc.) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S4/HC7.4.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 5 **
11:00-12:30
</td>

<td >**Graphics and Compression **
**Chair: **Shanker Singh (IBM)_3D Graphics Processor Chip Set_, M. Awaga (Fujitsu) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S5/HC7.5.1.pdf)

_A Single Chip Video CD with Hi-Fi Audio for Consumer Applications_, J. Fandrianto, B. Martin (Integrated Information Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S5/HC7.5.2.pdf)

_Fast and Highly Reliable IBMLZ1 Compression Chip_, J.M. Cheng, L.M. Duyanovich (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S5/HC7.5.3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6 **
14:00-16:00
</td>

<td >**Parallel and Vector Processing **
**Chair: **Alan Jay Smith, University of California, Berkeley 

_Hot Compilers for Future Hot Chips_, S.P. Amarisinghe, J.A. Anderson, R.S. French, M.W. Hall, M.S. Lam, S.W. Liao, B.R. Murphy, C.W. Tseng, C.S. Wilson (Stanford University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S6/HC7.6.1.pdf)

_Scylla: A Memory Controller with Integrated Protocol Engines for Distributed Shared Memory Support_, A. Nowatzyk, G. Aybay, M. Browne, S. Vishin (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S6/HC7.6.2.pdf)

_The T0 Vector Microprocessor_, K. Asanovic, J. Beck, B. Irissou, B.E.D. Kingsbury, N. Morgan, J. Wawrzynek (Univ. of California, Berkeley) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S6/HC7.6.3.pdf)

_A 150MHz Superscalar RISC Processor with Pseudo Vector Processing Feature_, K. Saito, M. Hashimoto, K. Matsubara, H. Sawamoto, R. Yamagata, T. Kumagai, E. Kamada, T. Hotta, T. Nakano (Hitatchi); K. Nakazawa (University of Tsukuba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S6/HC7.6.4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7 **
16:30-18:00
</td>

<td >**RISC (Part 2) **
**Chair: **Donald Alpert, Intel Corp._UltraSPARC™-1: A 64-bit Superscalar Processor with Multimedia Support_, M. Tremblay (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S7/HC7.7.1.pdf)

_Smaller, Faster, Cooler... Evolving the PowerPC Family_, D. Balser (Somerset Microprocessor Dev. Center, IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S7/HC7.7.3.pdf)

_R10000 Superscalar Microprocessor_, A. Ahi, A. Bodica, G. Shippen, H. Sucar, H. Su, J. Chuang, N. Vasseghi, R. Ramchandani, R. Martin, R. Conrad, Y. Chen, K. Yeager, W. Voegtli Jr., M. Seddighnezhad, Y. Van Atta (Silicon Graphics) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc07/3_Tue/HC7.S7/HC7.7.4.pdf)
</td>
</tr>
</tbody>
</table>









		
