DISPPLANE_TILED	,	V_358
skl_enable_sagv	,	F_895
"LCPLL still locked\n"	,	L_157
private_flags	,	V_1300
tiling	,	V_317
intel_crtc_active	,	F_50
PLANE_CTL_YUV422_UYVY	,	V_387
PF_PIPE_SEL_IVB	,	F_369
drm_accurate_vblank_count	,	F_882
TU_SIZE_SHIFT	,	V_996
intel_modeset_readout_hw_state	,	F_1018
intel_ddi_disable_pipe_clock	,	F_422
ilk_get_display_clock_speed	,	F_539
dev_cdclk	,	V_692
pipeconf	,	V_895
has_panel	,	V_940
"pll active mismatch (expected pipe %c in active mask 0x%02x)\n"	,	L_254
PIPEDSL	,	F_54
intel_pin_and_fence_fb_obj	,	F_186
plane_ctl	,	V_399
PCH_GTC_CTL	,	V_1023
DPLL_CTRL1_LINK_RATE_1620	,	V_660
assert_pch_hdmi_disabled	,	F_119
PORT_CLK_SEL_LCPLL_2700	,	V_1070
scratch	,	V_1175
"pipe state doesn't match!\n"	,	L_246
i9xx_pll_refclk	,	F_727
GMBUSFREQ_VLV	,	V_632
HPLLVCO	,	V_773
FDI_RX_CTL	,	F_71
i915_gem_object_attach_phys	,	F_912
DPLL_FPA01_P1_POST_DIV_MASK	,	V_1127
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_865
"  STAT: %08x\n"	,	L_328
intel_color_load_luts	,	F_403
page_flip_flags	,	V_1188
is_crtc_enabled	,	V_1203
"dot out of range\n"	,	L_14
BCS	,	V_1195
cursor_width	,	V_1457
size	,	V_247
for_each_crtc	,	F_216
drm_i915_get_pipe_from_crtc_id	,	V_1365
intel_fbc_init_pipe_state	,	F_1027
IS_845G	,	F_78
encoder_retry	,	V_1251
"trying to change cdclk frequency with cdclk not enabled\n"	,	L_163
drm_atomic_get_connector_state	,	F_723
intel_create_plane_state	,	F_922
DISPPLANE_SEL_PIPE_MASK	,	V_144
GFP_ATOMIC	,	V_1485
PCH_DP_D	,	V_173
PCH_DP_C	,	V_171
PLANE_STRIDE	,	F_255
err_most	,	V_76
POWER_DOMAIN_TRANSCODER	,	F_82
PCH_DP_B	,	V_169
lpt_bend_clkout_dp	,	F_634
max_dotclk_freq	,	V_628
broadwell_modeset_calc_cdclk	,	F_669
DISPPLANE_RGBX888	,	V_293
"applying lvds SSC disable quirk\n"	,	L_300
"FDI train 1 done, level %i.\n"	,	L_63
disable_plane	,	V_333
queue_flip	,	V_1197
was_visible	,	V_1206
haswell_get_display_clock_speed	,	F_536
a	,	V_1142
b	,	V_1143
c	,	V_324
intel_get_crtc_scanline	,	F_164
"[PLANE:%d:%s] enabled"	,	L_222
d	,	V_1429
i	,	V_142
PORT_CLK_SEL_LCPLL_810	,	V_1066
INTEL_OUTPUT_HDMI	,	V_214
j	,	V_466
intel_primary_formats	,	V_1341
m	,	V_46
"%s enabled but not in use, disabling\n"	,	L_319
n	,	V_51
assert_fdi_rx_disabled	,	F_154
p	,	V_48
q	,	V_1432
DPLL_DVO_2X_MODE	,	V_193
blue	,	V_1326
allow_fb_modifiers	,	V_1452
elk_vco	,	V_769
w	,	V_1181
x	,	V_274
y	,	V_275
"only 2 lanes on pipe %c: required %i lanes\n"	,	L_114
__i915_wait_request	,	F_773
"failed to enable transcoder %c\n"	,	L_40
FDI_LINK_TRAIN_AUTO	,	V_467
HTOTAL	,	F_336
cursor_base	,	V_1092
PCH_GTC_ENABLE	,	V_1024
chv_disable_pll	,	F_142
intel_fb_align_height	,	F_172
intel_atomic_commit	,	F_901
needs_modeset	,	F_25
PFIT_PIPE_SHIFT	,	V_923
DRM_FORMAT_XRGB1555	,	V_288
force_thru	,	V_610
dither	,	V_896
hsw_enable_ips	,	F_372
intel_modeset_update_connector_atomic_state	,	F_813
lret	,	V_1309
i915_ggtt	,	V_308
SDVO_PIPE_SEL_MASK_CPT	,	V_159
"Suspending crtc's failed with %i\n"	,	L_52
PLANE_SIZE	,	F_254
crtc_vblank_mask	,	V_1314
bxt_modeset_calc_cdclk	,	F_486
dpll_md	,	V_181
intel_irq_uninstall	,	F_1039
skl_max_scale	,	F_914
pp_reg	,	V_115
skl_primary_formats	,	V_1346
CURSOR_ENABLE	,	V_132
FDI_PLL_FB_CLOCK_MASK	,	V_41
HSW_PWR_WELL_DRIVER	,	V_1010
intel_framebuffer_create	,	F_701
trace_i915_flip_complete	,	F_320
FP1	,	F_499
FP0	,	F_498
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_455
get_hw_state	,	V_712
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_857
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_1131
intel_gen6_queue_flip	,	F_760
HAS_IPS	,	F_406
spin_unlock_irqrestore	,	F_749
intel_init_display_hooks	,	F_977
DPIO_DCLKP_EN	,	V_185
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_955
drm_modeset_lock	,	F_720
vlv_force_pll_off	,	F_600
vga_reg	,	V_1441
intel_display_port_power_domain	,	F_428
tile_height	,	V_241
modeset_commit_cdclk	,	V_1316
"[CONNECTOR:%d:%s] hw state readout: %s\n"	,	L_317
update_scanline_offset	,	F_862
GEN4_HDMIB	,	V_1399
drm_kms_helper_poll_fini	,	F_1040
intel_mode_max_pixclk	,	F_484
pipe_src_h	,	V_355
TRANS_DDI_EDP_INPUT_MASK	,	V_1075
drm_object_property_set_value	,	F_908
intel_limits_i8xx_lvds	,	V_908
"(expected (%u,%u), found (%u,%u))\n"	,	L_233
GEN4_HDMIC	,	V_1402
divider	,	V_16
MI_STORE_REGISTER_MEM	,	V_1174
compute_pipe_wm	,	V_1217
surf_addr	,	V_405
old_domains	,	V_615
"attached encoder crtc differs from connector crtc\n"	,	L_107
spin_unlock	,	F_785
BIT	,	F_226
bxt_sanitize_cdclk	,	F_454
CDCLK_FREQ_337_308	,	V_666
SKL_CDCLK_READY_FOR_CHANGE	,	V_669
"cdclk"	,	L_118
GC_DISPLAY_CLOCK_MASK	,	V_743
DPLL_VCO_ENABLE	,	V_106
intel_atomic_commit_work	,	F_899
port_sel	,	V_119
new_offset	,	V_278
PP_ON	,	V_1015
CHV_DP_D	,	V_1396
tribuf_calcntr	,	V_834
CURSOR_MODE_64_ARGB_AX	,	V_1096
PLANE_CTL_PIPE_GAMMA_ENABLE	,	V_411
valleyview_get_display_clock_speed	,	F_538
GAMMA_MODE_MODE_MASK	,	V_1087
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_68
req_vco	,	V_1050
intel_atomic_setup_scalers	,	F_812
cur_pipe	,	V_143
TRANS_DDI_PORT_MASK	,	V_1084
bestppm	,	V_82
flush_work	,	F_736
IS_I915GM	,	F_978
"  VBLANK: %08x\n"	,	L_345
scaler_state	,	V_374
vlv_bunit_write	,	F_481
round_up	,	F_205
has_reduced_clock	,	V_988
tmp	,	V_184
min_pixclk	,	V_690
BUILD_BUG_ON	,	F_835
intel_atomic_track_fbs	,	F_900
event_lock	,	V_436
"FDI train 2 done, level %i.\n"	,	L_65
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_332
"Utility pin enabled\n"	,	L_152
FDI_PCDCLK	,	V_472
intel_init_pm	,	F_1000
DRM_PLANE_HELPER_NO_SCALING	,	V_1337
DRM_ROTATE_0	,	V_393
lpt_get_iclkip	,	F_333
"  VTOTAL: %08x\n"	,	L_344
p2_slow	,	V_68
intel_vlv_hrawclk	,	F_12
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_18
mode_config	,	V_426
PORT_CLK_SEL_SPLL	,	V_1064
rawclk_freq	,	V_34
hsw_workaround_pipe	,	V_574
DVSCNTR	,	F_96
adjusted_x	,	V_363
drm_universal_plane_init	,	F_925
mdiv	,	V_815
pipe_src_w	,	V_356
"m out of range\n"	,	L_12
ironlake_enable_pch_transcoder	,	F_146
intel_encoder_has_connectors	,	F_1009
cmd	,	V_676
reservation_object	,	V_1176
adjusted_y	,	V_364
PIPECONF_6BPC	,	V_899
DRM_INFO	,	F_981
VGA_RSRC_LEGACY_IO	,	V_1442
restore_state	,	V_1112
drm_modeset_backoff	,	F_275
"timed out waiting for CDclk change\n"	,	L_100
intel_crtc_has_dp_encoder	,	F_361
FDI_TX_ENABLE	,	V_110
old_pri_state	,	V_560
DPLL_REF_CLK_ENABLE_VLV	,	V_195
"  STRIDE: %08x\n"	,	L_331
"PLL %d failed to lock\n"	,	L_38
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_456
to_intel_crtc_state	,	F_265
DPIO_M1DIV_SHIFT	,	V_824
i915_gem_object_pin_fence	,	F_193
intel_connector_init	,	F_513
crtc_vtotal	,	V_873
intel_shared_dpll_config_put	,	F_865
drm_atomic_crtc_needs_modeset	,	F_26
INTEL_OUTPUT_SDVO	,	V_219
MI_WAIT_FOR_PLANE_A_FLIP	,	V_1153
SBI_SSCAUXDIV6	,	V_496
intel_mode_funcs	,	V_1453
"New cdclk calculated to be atomic %u, actual %u\n"	,	L_261
PIXCLK_GATE_UNGATE	,	V_497
haswell_crtc_enable	,	F_407
crtc_hsync_start	,	V_731
GC_DISPLAY_CLOCK_333_MHZ	,	V_751
"legacy panic handler not supported any more.\n"	,	L_50
PIPECONF_INTERLACED_ILK	,	V_218
intel_crtc_page_flip	,	F_786
LCPLL1_CTL	,	V_653
"invalid cdclk frequency\n"	,	L_165
intel_pch_transcoder_get_m_n	,	F_643
DP_A	,	V_1372
DP_B	,	V_1400
DP_C	,	V_1403
"pipe %c"	,	L_279
DP_D	,	V_1404
bxt_calc_cdclk	,	F_456
snb_b_fdi_train_param	,	V_464
crtc_vsync_start	,	V_882
frontbuffer_bits	,	V_349
to_intel_crtc	,	F_47
disable	,	V_581
intel_update_cursor_plane	,	F_933
FDI_LINK_TRAIN_PATTERN_1	,	V_454
div_4000	,	V_776
hsw_fdi_link_train	,	V_1423
FDI_LINK_TRAIN_PATTERN_2	,	V_457
this_err	,	V_73
PLANE_CTL_PIPE_CSC_ENABLE	,	V_412
cpu_transcoder	,	V_97
div_5333	,	V_777
"pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_131
FP_M1_DIV_SHIFT	,	V_1119
intel_post_enable_primary	,	F_378
PLL_REF_INPUT_TVCLKINBC	,	V_868
GC_CLOCK_166_266	,	V_765
i85x_get_display_clock_speed	,	F_547
PLANE_CURSOR	,	V_1278
CURSOR_STRIDE	,	F_693
nlanes	,	V_787
"[failed]"	,	L_262
drm_atomic_get_existing_crtc_state	,	F_910
preserve_bios_swizzle	,	V_348
intel_dig_port	,	V_602
PRIMCNSTALPHA	,	F_225
POWER_DOMAIN_AUX_A	,	V_598
POWER_DOMAIN_AUX_B	,	V_599
i915_redisable_vga	,	F_268
POWER_DOMAIN_AUX_C	,	V_600
QUIRK_PIPEA_FORCE	,	V_137
intel_ddi_set_pipe_settings	,	F_414
POWER_DOMAIN_AUX_D	,	V_601
pitches	,	V_260
spin_lock_irq	,	F_286
pipe	,	V_95
skylake_get_display_clock_speed	,	F_532
DISPPLANE_BGRX101010	,	V_295
vlv_pllb_recal_opamp	,	F_564
intel_fb_obj_flush	,	F_969
"CRTC for pipe %c enabled\n"	,	L_143
cpp	,	V_235
skl_update_scaler	,	F_364
for_each_sprite	,	F_91
swap	,	F_200
DRM_FORMAT_RGB565	,	V_290
PIPECONF	,	F_59
crtc_htotal	,	V_877
POWER_DOMAIN_PORT_DDI_B_LANES	,	V_592
"Current CD clock rate: %d kHz\n"	,	L_90
dpio_channel	,	V_182
pipe_name	,	F_76
GC_CLOCK_166_250	,	V_761
DPIO_CHV_N_DIV_SHIFT	,	V_842
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_1076
BEND_IDX	,	F_635
i9xx_dpll_compute_fp	,	F_562
reservation_object_wait_timeout_rcu	,	F_774
IS_CRESTLINE	,	F_184
cxsr	,	V_558
"failed to allocate framebuffer for load-detection\n"	,	L_175
"Disabling package C8+\n"	,	L_162
intel_fbc_disable	,	F_505
list_for_each_entry	,	F_824
"FDI train done\n"	,	L_60
"flip queue: previous flip completed, continuing\n"	,	L_183
err_pm	,	V_269
PLANE_CTL_TILED_X	,	V_390
drm_crtc_vblank_on	,	F_404
PLANE_CTL_TILED_Y	,	V_391
degamma_lut_property	,	V_1327
dst_y	,	V_408
skl_plane_ctl_rotation	,	F_249
dst_x	,	V_407
dst_w	,	V_409
coreclk	,	V_821
LCPLL_CLK_FREQ_MASK	,	V_735
FDI_LINK_TRAIN_NONE	,	V_443
quirk	,	T_10
PANEL_PORT_SELECT_MASK	,	V_122
I915_SET_COLORKEY_NONE	,	V_542
TRANS_PROGRESSIVE	,	V_222
dst_h	,	V_410
CLKCFG_FSB_MASK	,	V_25
lane	,	V_721
"hw max bpp: %i, pipe bpp: %i, dithering: %i\n"	,	L_230
min_width	,	V_1448
crtc_vblank_end	,	V_874
"Cursor dimension %dx%d not supported\n"	,	L_274
PLL_P1_DIVIDE_BY_TWO	,	V_871
crt	,	V_1465
"Enabling package C8+\n"	,	L_161
PIXCLK_GATE	,	V_480
PIPE_CONF_CHECK_P	,	F_841
IS_BROADWELL	,	F_235
GC_DISPLAY_CLOCK_167_MHZ_PNV	,	V_749
PIPE_CONF_CHECK_I	,	F_840
port_name	,	F_145
PIPE_CONF_CHECK_X	,	F_839
pll	,	V_990
"[sw state]"	,	L_248
"DSI PLL state assertion failure (expected %s, current %s)\n"	,	L_17
LCPLL_ROOT_CD_CLOCK_DISABLE	,	V_1044
CDCLK_FREQ	,	V_1048
"m2 out of range\n"	,	L_8
VLV_PIPE_PP_CONTROL	,	F_75
"Plane [%d]:\n"	,	L_329
FP_M2_DIV_SHIFT	,	V_1123
IS_ERR	,	F_278
"Restoring old state failed with %i\n"	,	L_53
nonblock	,	V_1302
DSPFREQGUAR_SHIFT_CHV	,	V_685
old_crtc_state	,	V_438
"Invalid cursor width/stride, width=%u, stride=%u\n"	,	L_170
ADPA_PIPE_SELECT_MASK	,	V_166
"size is out of scaler range\n"	,	L_76
DRM_MODE_TYPE_DRIVER	,	V_892
intel_tile_dims	,	F_171
"Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n"	,	L_122
CLKCFG_FSB_1333	,	V_31
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_521
intel_unpin_work_fn	,	F_734
len	,	V_1161
gamma_lut	,	V_1332
POWER_DOMAIN_PORT_CRT	,	V_606
reduced_clock	,	V_801
ctl	,	V_1180
state	,	V_43
ctm	,	V_1330
ilk_disable_lp_wm	,	F_391
chv_enable_pll	,	F_134
chv_find_best_dpll	,	F_48
intel_PLL_is_valid	,	F_34
ctx	,	V_424
"pll hw state mismatch\n"	,	L_257
vlv_wait_port_ready	,	F_143
bxt_get_dsi_transcoder_state	,	F_681
adjusted_mode	,	V_92
IS_I945GM	,	F_603
drm_get_format_name	,	F_825
skylake_disable_primary_plane	,	F_260
intel_link_m_n	,	V_790
intel_create_rotation_property	,	F_926
ironlake_crtc_disable	,	F_418
"[CRTC:%d:%s] wrong plane connection detected!\n"	,	L_310
pnv_find_best_dpll	,	F_41
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_902
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_864
pixclk	,	V_691
intel_sbi_read	,	F_326
cur	,	V_1200
div_table	,	V_778
quirk_pipeb_force	,	F_982
TRANS_INTERLACE_MASK	,	V_216
IS_CHERRYVIEW	,	F_17
"applying pipe a force quirk\n"	,	L_298
drm_connector_index	,	F_1019
ctrl	,	V_1266
TRANS_DP_CTL	,	F_105
PORT_CLK_SEL_WRPLL1	,	V_1060
PORT_CLK_SEL_WRPLL2	,	V_1062
uv_offset	,	V_262
DPIO_CHV_FRAC_DIV_EN	,	V_844
CDCLK_CTL	,	V_647
PIPE_LINK_M2	,	F_577
PIPE_LINK_M1	,	F_573
"IBX PCH dp port still using transcoder B\n"	,	L_32
MI_DISPLAY_FLIP	,	V_1156
found	,	V_75
ctm_property	,	V_1329
BUG	,	F_144
pos	,	V_544
intel_ring_emit_reg	,	F_765
lpt_program_iclkip	,	F_328
PLANE_C	,	V_1165
drm_atomic_helper_commit_cleanup_done	,	F_897
I915_HI_DISPBASE	,	F_780
intel_limits_g4x_hdmi	,	V_914
intel_enable_gt_powersave	,	F_996
need_scaling	,	V_527
DREF_SSC_SOURCE_MASK	,	V_951
i915_gem_obj_ggtt_offset	,	F_217
bxt_de_pll_update	,	F_533
SPRCTL	,	F_95
gm45_get_display_clock_speed	,	F_554
M1_N1	,	V_571
GEN3_SDVOC	,	V_1401
GEN3_SDVOB	,	V_1398
ppm	,	V_83
skl_dpll0_update	,	F_458
CCK_DISPLAY_REF_CLOCK_CONTROL	,	V_22
"connector enabled without attached crtc\n"	,	L_104
PIPE_LINK_N2	,	F_578
LCPLL_POWER_DOWN_ALLOW	,	V_1034
check_digital_port_conflicts	,	F_826
out_unref_obj	,	V_322
FDI_TX_CTL	,	F_69
intel_limits_pineview_sdvo	,	V_918
"attached crtc is active, but connector isn't\n"	,	L_108
intel_limits_g4x_dual_channel_lvds	,	V_912
i9xx_pfit_enable	,	F_424
PIPE_LINK_N1	,	F_574
PCH_DPLL	,	F_626
dmi_system_id	,	V_1426
div_u64	,	F_45
"pipe %c vblank wait timed out\n"	,	L_265
for_each_connector_on_encoder	,	F_1010
intel_ddi_set_vc_payload_alloc	,	F_416
"waiting returns %li\n"	,	L_269
clips	,	V_1411
DISPLAY_PLANE_ENABLE	,	V_141
"pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n"	,	L_214
PIPE_MULT	,	F_409
divsel	,	V_485
intel_atomic_prepare_commit	,	F_877
source	,	V_1491
intel_crtc_state	,	V_37
intel_default_queue_flip	,	F_777
align	,	V_1335
BXT_DE_PLL_CTL	,	V_637
"pipe %c didn't start\n"	,	L_45
cdclk_freq	,	V_627
turn_on	,	V_1205
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_444
DRM_MODE_FLAG_PHSYNC	,	V_520
intel_tile_width_bytes	,	F_167
bestn	,	V_816
div_3200	,	V_775
assert_fdi_rx_pll	,	F_73
intel_crtc_disable_noatomic	,	F_503
intel_dmi_quirks	,	V_1438
DPLL_ID_SKL_DPLL1	,	V_1054
FORCEWAKE_ALL	,	V_1035
DPLL_ID_SKL_DPLL0	,	V_1052
verify_disabled_dpll_state	,	F_860
IS_I865G	,	F_79
DPIO_CHV_PROP_COEFF_SHIFT	,	V_849
DPLL_ID_SKL_DPLL3	,	V_1059
DPLL_ID_SKL_DPLL2	,	V_1056
"Unknown DPLL mode %08x in programmed "	,	L_179
clear_intel_crtc_state	,	F_829
lane_count	,	V_1224
"type: 0x%x flags: 0x%x\n"	,	L_193
GC_DISPLAY_CLOCK_133_MHZ_PNV	,	V_748
intel_modeset_init	,	F_998
intel_modeset_vga_set_state	,	F_1050
"failed to find PLL for pipe %c\n"	,	L_141
TU_SIZE_MASK	,	V_510
intel_runtime_pm_enable_interrupts	,	F_284
FDI_COMPOSITE_SYNC	,	V_469
"Requesting pfit without getting a scaler first\n"	,	L_83
"plane 1%c"	,	L_271
intel_check_cursor_plane	,	F_930
vlv_get_cck_clock	,	F_6
DPIO_PHY_STATUS	,	V_209
"failed to inform pcode about cdclk change\n"	,	L_164
drm_atomic_add_affected_planes	,	F_869
"PWR_WELL_CTL2: %08x\n"	,	L_324
crtc_hsync_end	,	V_880
kzalloc	,	F_516
using_ssc_source	,	V_943
czclk_freq	,	V_35
dp_encoder_is_mst	,	V_578
"failed to inform PCU about cdclk change\n"	,	L_99
bxt_modeset_commit_cdclk	,	F_666
intel_dp_is_edp	,	F_954
PF_FILTER_MED_3x3	,	V_546
"best encoder set without crtc!\n"	,	L_109
has_ck505	,	V_941
DRM_FORMAT_ABGR2101010	,	V_1417
vdisplay	,	V_884
FDI_MPHY_IOSFSB_RESET_STATUS	,	V_961
SKL_DFSM_CDCLK_LIMIT_675	,	V_622
"Unsupported fb modifier 0x%llx!\n"	,	L_289
rotation	,	V_252
start	,	V_369
vlv_cck_read	,	F_4
"ggtt vma for display object not found! (view=%u)\n"	,	L_49
hsync	,	V_893
PFI_CREDIT	,	F_489
SOUTH_CHICKEN2	,	V_959
SOUTH_CHICKEN1	,	V_503
skl_cdclk_decimal	,	F_448
func	,	V_4
DRM_FORMAT_XBGR2101010	,	V_298
"Timed out waiting for IPS disable\n"	,	L_86
PORT_TRANS_SEL_MASK	,	V_163
for_each_plane_in_state	,	F_880
get_initial_plane_config	,	V_1422
IPS_ENABLE	,	V_552
intel_crtc	,	V_81
modeset	,	V_566
ddi_pll_sel	,	V_1051
flip_queued_req	,	V_1141
mmio_flip	,	V_1189
output_types	,	V_1250
intel_limits_ironlake_dual_lvds	,	V_992
dotclock	,	V_1267
drm_plane_cleanup	,	F_920
"swapping pipes &amp; planes for FBC\n"	,	L_280
"unsupported pixel format: %s\n"	,	L_295
SWF_ILK	,	F_475
"LCPLL not locked yet\n"	,	L_159
intel_is_dual_link_lvds	,	F_39
drm_encoder_cleanup	,	F_511
old_obj	,	V_1319
VSYNC	,	F_346
skl_set_preferred_cdclk_vco	,	F_464
MI_NOOP	,	V_1155
compute_config	,	V_1253
"fdi link B uses too many lanes to enable link C\n"	,	L_115
"SPLL enabled\n"	,	L_145
"WRPLL2 enabled\n"	,	L_147
haswell_set_pipeconf	,	F_410
"CHV cursor C not allowed to straddle the left screen edge\n"	,	L_277
hw_entry	,	V_1273
DRM_DEBUG_DRIVER	,	F_20
"intel fb init failed\n"	,	L_47
BXT_CDCLK_CD2X_DIV_SEL_1_5	,	V_642
intel_atomic_wait_for_vblanks	,	F_883
"HPLL VCO %u kHz\n"	,	L_121
DPIO_CHV_S1_DIV_SHIFT	,	V_837
"PCH PWM1 enabled\n"	,	L_151
intel_user_framebuffer_create	,	F_973
intel_engine_cs	,	V_1149
i9xx_enable_pll	,	F_137
CLKCFG_FSB_533	,	V_27
"PLL state assertion failure (expected %s, current %s)\n"	,	L_16
connection_mutex	,	V_1114
old_state	,	V_559
intel_rotation_info	,	V_245
drm_calc_timestamping_constants	,	F_1021
assert_pll_enabled	,	F_162
primary	,	V_89
"requested pixel clock (%d kHz) too high (max: %d kHz, double wide: %s)\n"	,	L_117
intel_get_crtc_for_pipe	,	F_520
DP_PIPE_MASK_CHV	,	V_156
intel_pipe_config_sanity_check	,	F_847
GC_CLOCK_133_200_2	,	V_759
vlv_enable_pll	,	F_126
ERR_CAST	,	F_708
dport	,	V_199
ggtt	,	V_309
hsw_compute_ips_config	,	F_527
DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE	,	V_847
DISPPLANE_SEL_PIPE_SHIFT	,	V_145
CHV_CANVAS	,	F_493
GC_DISPLAY_CLOCK_444_MHZ_PNV	,	V_746
PORT_CLK_SEL	,	F_679
"m1 &lt;= m2\n"	,	L_10
PF_ENABLE	,	V_545
CURSOR_X_SHIFT	,	V_1103
PLANE_CTL_FORMAT_INDEXED	,	V_378
intel_limits_g4x_sdvo	,	V_915
ironlake_needs_fb_cb_tune	,	F_639
intel_helper_funcs	,	V_1362
get_vblank_counter	,	V_1306
drm_for_each_encoder_mask	,	F_434
tiling_mode	,	V_316
"FDI_RX_IIR 0x%x\n"	,	L_55
INTEL_FRONTBUFFER_PRIMARY	,	F_923
DSPFREQSTAT_MASK	,	V_680
intel_runtime_pm_disable_interrupts	,	F_283
DP_PIPEB_SELECT	,	V_167
clip	,	V_1340
verify_wm_state	,	F_848
skl_results	,	V_1321
load_detect_mode	,	V_1116
pch_transcoder	,	V_227
chv_dpll_md	,	V_189
"No valid intermediate pipe watermarks are possible\n"	,	L_188
BXT_DE_PLL_RATIO	,	F_452
intel_link_compute_m_n	,	F_524
GC_CLOCK_133_266_2	,	V_764
drm_clip_rect	,	V_1410
i915_disable_vga	,	F_989
IS_BROADWATER	,	F_183
PLANE_CTL_TILED_LINEAR	,	V_1002
SDVO_PIPE_SEL_MASK_CHV	,	V_160
PIPECONF_DITHER_TYPE_SP	,	V_898
DPLL_MD_UDI_MULTIPLIER_MASK	,	V_935
atomic_dec	,	F_739
"cursor %c"	,	L_278
PLANE_B	,	V_357
PLANE_A	,	V_1162
SBI_SSCCTL6	,	V_482
DPIO_P1_SHIFT	,	V_826
degamma_lut	,	V_1328
format	,	V_284
"scaler_user index %u.%u: "	,	L_73
intel_modeset_pipe_config	,	F_830
drm_atomic_helper_legacy_gamma_set	,	F_907
intel_fb_pitch_limit	,	F_970
lpt_disable_iclkip	,	F_325
_chv_enable_pll	,	F_129
HAS_FBC	,	F_924
enable_ips	,	V_729
intel_pipe_to_cpu_transcoder	,	F_51
intel_atomic_commit_tail	,	F_888
DSPFREQSTAT_SHIFT	,	V_681
alt_name	,	T_9
intel_initial_plane_config	,	V_306
"[ENCODER:%d:%s] manually disabled\n"	,	L_312
first_pipe	,	V_1293
"planes on this crtc\n"	,	L_220
update_wm_pre	,	V_570
broadwell_modeset_commit_cdclk	,	F_670
i845_update_cursor	,	F_691
enabled_power_domains	,	V_616
request	,	V_1190
pipe_to_crtc_mapping	,	V_96
intel_cstate	,	V_1311
intel_modeset_init_hw	,	F_285
gmch_pfit	,	V_584
p2_fast	,	V_67
mappable_base	,	V_1464
intel_mark_page_flip_active	,	F_751
intel_check_plane_mapping	,	F_1007
fdi_link_train	,	V_511
htotal	,	V_886
for_each_intel_encoder	,	F_625
"connector's atomic encoder doesn't match legacy encoder\n"	,	L_235
DISPPLANE_BGRX888	,	V_291
lpt_disable_clkout_dp	,	F_633
CURSIZE	,	V_1094
vrefresh	,	V_894
DPLL_PORTD_READY_MASK	,	V_208
pipe_dsl_stopped	,	F_52
ironlake_get_pfit_config	,	F_649
DSPFREQGUAR_MASK_CHV	,	V_684
target_freq	,	V_77
assert_cursor	,	F_77
FP_M2_DIV_MASK	,	V_1125
temp	,	V_440
ddb	,	V_1276
GC_LOW_FREQUENCY_ENABLE	,	V_750
skl_set_cdclk	,	F_471
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_1126
refclk	,	V_44
WARN_ON	,	F_28
INTEL_OUTPUT_DP_MST	,	V_604
pcu_ack	,	V_671
SFUSE_STRAP	,	V_1375
g4x_flip_count_after_eq	,	F_740
drm_atomic_get_existing_plane_state	,	F_385
for_each_plane	,	F_850
round_down	,	F_204
min_t	,	F_559
intel_crtc_compute_config	,	F_530
PIPECONF_PROGRESSIVE	,	V_904
funcs	,	V_1008
intel_crtc_destroy	,	F_731
pending_flip_queue	,	V_475
"%s\n"	,	L_249
freq_select	,	V_670
DPIO_CHV_P2_DIV_SHIFT	,	V_839
intel_ring_cacheline_align	,	F_763
ident	,	V_1427
TRANS_DP_PORT_SEL_NONE	,	V_583
stride	,	V_319
den	,	V_782
gmch_ctrl	,	V_1478
upper_32_bits	,	F_240
skl_ddb_get_hw_state	,	F_849
i9xx_find_best_dpll	,	F_40
assert_dsi_pll_enabled	,	F_161
dev	,	V_57
SUPPORTS_TV	,	F_960
PLL_REF_INPUT_DREFCLK	,	V_870
SKL_DPLL0	,	V_657
"[CRTC:%d:%s] hw state readout: %s\n"	,	L_314
SKL_DPLL2	,	V_1055
DERRMR	,	V_1168
DPLL_INTEGRATED_REF_CLK_VLV	,	V_194
SKL_DPLL1	,	V_1053
drm_framebuffer_init	,	F_972
SKL_DPLL3	,	V_1058
ARRAY_SIZE	,	F_176
intel_fuzzy_clock_check	,	F_833
intel_release_load_detect_pipe	,	F_726
vlv_wm_get_hw_state	,	F_1022
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_459
intel_fbc_pre_update	,	F_390
IS_HASWELL	,	F_234
active	,	V_88
intel_crtc_funcs	,	V_1360
"m1 out of range\n"	,	L_9
yesno	,	F_531
num_clips	,	V_1412
intel_update_primary_planes	,	F_264
DSPPOS	,	F_222
intel_crtc_scaler_state	,	V_373
bestm2_frac	,	V_835
sanitize_watermarks	,	F_997
domain	,	V_612
FP_N_PINEVIEW_DIV_MASK	,	V_1120
busaddr	,	V_1354
plane_offset	,	V_401
for_each_intel_crtc	,	F_136
drm_plane	,	V_323
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_862
DRM_FORMAT_UYVY	,	V_386
pci_read_config_word	,	F_544
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_866
""	,	L_308
drm_mode_hsync	,	F_608
drm_format_plane_cpp	,	F_173
"FDI train 1 fail!\n"	,	L_57
LCPLL_PLL_LOCK	,	V_655
hdisplay	,	V_885
drm_atomic_helper_prepare_planes	,	F_879
i915_redisable_vga_power_on	,	F_1015
stolen_usable_size	,	V_315
assert_pch_ports_disabled	,	F_120
"cursor cannot be tiled\n"	,	L_276
drm_atomic_helper_wait_for_dependencies	,	F_889
reg_val	,	V_805
IS_GEN2	,	F_55
i915_get_display_clock_speed	,	F_541
ironlake_fdi_link_train	,	F_300
IS_GEN8	,	F_762
skylake_scaler_disable	,	F_367
IS_GEN7	,	F_650
wait_for	,	F_61
IS_GEN9	,	F_1023
IS_GEN3	,	F_1001
IS_GEN6	,	F_308
IS_GEN5	,	F_24
subsystem_device	,	V_1436
"%d display pipe%s available.\n"	,	L_306
"  SIZE: %08x\n"	,	L_332
lpt_enable_pch_transcoder	,	F_151
INTEL_OUTPUT_LVDS	,	V_66
SNB_GMCH_CTRL	,	V_1476
num_shared_dpll	,	V_945
drm_atomic_set_fb_for_plane	,	F_717
vblank	,	V_1185
drm_modeset_unlock_all	,	F_1005
drm_atomic_set_crtc_for_connector	,	F_724
intel_dotclock_calculate	,	F_729
crtc_vblank_start	,	V_881
BXT_CDCLK_CD2X_DIV_SEL_MASK	,	V_651
vsync_end	,	V_891
SBI_MPHY	,	V_962
DPLL_ID_LCPLL_810	,	V_1067
"flip queue: crtc already busy\n"	,	L_184
LCPLL_CLK_FREQ_675_BDW	,	V_1047
intel_plane	,	V_327
"Unknown pnv display core clock 0x%04x\n"	,	L_119
intel_display_power_domain	,	V_134
match_clock	,	V_70
intel_wait_for_register	,	F_60
pending_flip_obj	,	V_478
active_pipe_changes	,	V_1295
CBR_DPLLBMD_PIPE_B	,	V_187
drm_crtc_cleanup	,	F_733
assert_vblank_disabled	,	F_97
user_mode_cmd	,	V_1420
SR01	,	V_1443
valleyview_get_vco	,	F_2
plane_name	,	F_87
vlv_dpio_read	,	F_131
PLANE_SURF	,	F_259
intel_linear_alignment	,	F_182
pre_pll_enable	,	V_575
valid_fb	,	V_330
phaseinc	,	V_486
DPLL_CTRL1_HDMI_MODE	,	F_459
SFUSE_STRAP_DDIB_DETECTED	,	V_1381
intel_update_rawclk	,	F_14
CBR_DPLLBMD_PIPE_C	,	V_188
PCH_TRANS_LINK_M1	,	F_570
verify_crtc_state	,	F_854
info	,	V_257
IS_SKYLAKE	,	F_442
GC_CLOCK_133_266	,	V_763
drm_object_attach_property	,	F_929
i915_gem_track_fb	,	F_797
DRM_MODE_FLAG_NHSYNC	,	V_1248
SPLL_CTL	,	V_1011
count	,	V_191
"Bad HPLL VCO (HPLLVCO=0x%02x)\n"	,	L_120
best_clock	,	V_71
PLANE_CTL_FORMAT_YUV422	,	V_382
intel_plane_state	,	V_328
link_m_n_set	,	V_809
vlv_crtc_compute_clock	,	F_617
max_scale	,	V_1336
I915_MODE_FLAG_INHERITED	,	V_1475
link_freq	,	V_1134
vga_get_uninterruptible	,	F_991
pch_pfit	,	V_439
final	,	V_937
to_intel_connector	,	F_819
haswell_get_pipe_config	,	F_688
assert_fdi_tx_disabled	,	F_153
gcfgc	,	V_740
intel_plane_destroy	,	F_919
FDI_FE_ERRC_ENABLE	,	V_448
skl_modeset_calc_cdclk	,	F_671
TRANS_LEGACY_INTERLACED_ILK	,	V_220
PLANE_CTL_ALPHA_MASK	,	V_1000
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_27
FDI_RX_CHICKEN	,	F_304
i9xx_crtc_enable	,	F_500
CDCLK_FREQ_450_432	,	V_672
intel_gen4_queue_flip	,	F_759
ddi_port_info	,	V_1384
"%sabling fdi C rx\n"	,	L_69
drm_atomic_get_existing_connector_state	,	F_828
intel_update_cdclk	,	F_447
cancel_work_sync	,	F_732
i915_gem_request_alloc	,	F_794
alpha	,	V_300
assert_pch_transcoder_disabled	,	F_101
retry	,	V_458
assert_fdi_tx_enabled	,	F_148
ironlake_fdi_compute_config	,	F_522
"FDI_RX_IIR before link train 0x%x\n"	,	L_62
"transitional active state does not match atomic hw state "	,	L_243
i865_get_display_clock_speed	,	F_546
intel_atomic_state	,	V_689
crtc_vsync_end	,	V_883
DRM_ROTATE_90	,	V_394
CDCLK_FREQ_675_617	,	V_674
pre_enable	,	V_573
prefer_shadow	,	V_1451
best_error_ppm	,	V_79
valleyview_set_cdclk	,	F_476
ORIGIN_DIRTYFB	,	V_1413
HAS_DDI	,	F_23
intel_frontbuffer_flip	,	F_386
ironlake_fdi_pll_disable	,	F_311
intel_modeset_verify_crtc	,	F_859
PFI_CREDIT_RESEND	,	V_699
SDVO_PIPE_SEL	,	F_110
PCH_TRANS_LINK_N1	,	F_571
tile_width	,	V_240
VGA_SR_DATA	,	V_1445
INTEL_ERR_OR_DBG_KMS	,	F_838
PCI_ANY_ID	,	V_1435
intel_limits_chv	,	V_920
intel_wait_for_vblank	,	F_315
intel_atomic_get_crtc_state	,	F_521
enable_execlists	,	V_1178
ENOMEM	,	V_716
PFIT_PIPE_MASK	,	V_922
skylake_get_initial_plane_config	,	F_648
GC_DISPLAY_CLOCK_267_MHZ_PNV	,	V_744
has_edp	,	V_1390
compute_baseline_pipe_bpp	,	F_818
cursor_cntl	,	V_1091
shared_dpll	,	V_211
trans_edp_pipe	,	V_1074
"pipe %c sprite %c init failed: %d\n"	,	L_309
tiles	,	V_279
hook	,	V_1437
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_1078
vtot	,	V_1136
POWER_DOMAIN_MODESET	,	V_1315
"pipe_off wait timed out\n"	,	L_15
"CPU PWM2 enabled\n"	,	L_150
intel_limits_i8xx_dac	,	V_910
pitch	,	V_280
intel_get_pipe_from_crtc_id	,	F_942
IS_G33	,	F_553
m_n	,	V_791
"Failed to write to D_COMP\n"	,	L_155
calc_watermark_data	,	F_872
"CPU transcoder: %s\n"	,	L_339
drm_modeset_unlock	,	F_721
has_vga	,	V_975
intel_crt_init	,	F_951
get_crtc_power_domains	,	F_431
"enabling CxSR downclocking\n"	,	L_126
"fp0: 0x%x, fp1: 0x%x\n"	,	L_219
hsw_disable_ips	,	F_375
PCH_TRANS_HSYNC	,	F_339
encoder	,	V_507
"[CRTC:%d:%s]%s config %p for pipe %c\n"	,	L_194
intel_update_czclk	,	F_21
intel_check_cpu_fifo_underruns	,	F_380
"more active pll users than references: %x vs %x\n"	,	L_253
DSPSTRIDE	,	F_227
intel_ddi_init	,	F_952
DPIO_ENABLE_CALIBRATION	,	V_832
intel_cursor_plane_create	,	F_934
plane_bit	,	V_1160
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_861
PCH_RAWCLK_FREQ	,	V_20
"timeout waiting for DE PLL lock\n"	,	L_92
intel_fb	,	V_927
best_encoder	,	V_715
hpllcc	,	V_753
max_pixel_rate	,	V_1040
intel_plane_init	,	F_1002
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_1164
ebb4	,	V_1229
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_1163
ebb0	,	V_1228
DRM_PLANE_TYPE_PRIMARY	,	V_1350
vga_put	,	F_994
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_1166
dot	,	V_53
has_infoframe	,	V_1226
vlv_crtc_clock_get	,	F_619
modeset_put_power_domains	,	F_439
"FDI train done.\n"	,	L_61
file	,	V_1364
intel_cursor_formats	,	V_1356
"Disabling SSC source\n"	,	L_136
CLKCFG_FSB_1600_ALT	,	V_33
cursor_addr	,	V_1101
SDVO_PIPE_SEL_MASK	,	V_161
pageflip_finished	,	F_746
max	,	V_61
"disabling CxSR downclocking\n"	,	L_127
HSW_BLC_PWM2_CTL	,	V_1018
drm_connector_state	,	V_713
"Num Pipes: %d\n"	,	L_323
intel_digital_port	,	V_198
DISPPLANE_GAMMA_ENABLE	,	V_353
drm_mode_legacy_fb_format	,	F_709
sw_ddb	,	V_1271
bxt_uninit_cdclk	,	F_457
cstate	,	V_1039
"CPU PWM1 enabled\n"	,	L_149
LCPLL_PLL_DISABLE	,	V_1031
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_1079
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_1038
intel_queue_rps_boost_for_request	,	F_784
CDCLK_FREQ_540	,	V_673
__work	,	V_1139
DPLL_MODE_MASK	,	V_1128
QUIRK_LVDS_SSC_DISABLE	,	V_800
crtc_enable	,	V_1317
vsync_start	,	V_890
intel_limits_pineview_lvds	,	V_917
flip_queued_vblank	,	V_1146
err_unpin	,	V_273
ilk_pipe_pixel_rate	,	F_526
intel_shared_dpll_config	,	V_1290
i915_gem_request_completed	,	F_779
SBI_DBUFF0	,	V_968
SDVO_PIPE_B_SELECT	,	V_168
BXT_PIPE_SELECT	,	F_686
intel_display_capture_error_state	,	F_1052
DVS_ENABLE	,	V_150
drm_atomic_helper_setup_commit	,	F_902
framebuffer_references	,	V_1406
drm	,	V_114
intel_framebuffer_create_for_mode	,	F_706
SKL_PS_CTRL	,	F_243
pipe_from_crtc_id	,	V_1366
filp	,	V_1419
FDI_BC_BIFURCATION_SELECT	,	V_504
steps	,	V_970
VGA_SR_INDEX	,	V_1444
haswell_crtc_disable	,	F_420
SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT	,	V_501
intel_ddi_fdi_disable	,	F_423
intel_quirks	,	V_1430
ADPA_DAC_ENABLE	,	V_165
SBI_SSCDIVINTPHASE_DIR	,	F_330
new_domains	,	V_614
MI_STORE_REGISTER_MEM_GEN8	,	V_1172
cleanup	,	V_1193
drm_plane_helper_add	,	F_927
intel_connector_attach_encoder	,	F_1048
position	,	V_1488
ironlake_update_primary_plane	,	F_233
LVDS_PORT_EN	,	V_162
update_state_fb	,	F_209
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_31
compute_m_n	,	F_558
dst	,	V_346
WARN_ON_ONCE	,	F_44
dp_m2_n2	,	V_811
__drm_atomic_helper_crtc_destroy_state	,	F_855
has_active_crtc	,	V_1470
PIPE_DATA_M_G4X	,	F_579
intel_dmi_reverse_brightness	,	F_986
active_mask	,	V_1286
IS_G4X	,	F_18
dpll_hw_state	,	V_179
can_ssc	,	V_942
optimize_watermarks	,	V_1209
need_postvbl_update	,	V_1210
subsystem_vendor	,	V_1434
max_downscale	,	V_1344
"plane %c assertion failure (expected %s, current %s)\n"	,	L_25
drm_mode_create_rotation_property	,	F_928
haswell_set_pipemisc	,	F_411
clock_limit	,	V_730
MI_DISPLAY_FLIP_I915	,	V_1157
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_752
container_of	,	F_735
SBI_SSCCTL_DISABLE	,	V_484
drm_file	,	V_1363
with_spread	,	V_963
DISPLAY_RATE_SELECT_FPA1	,	V_1117
"rawclk rate: %d kHz\n"	,	L_3
intel_encoder_destroy	,	F_510
drm_atomic_state_alloc	,	F_722
verify_shared_dpll_state	,	F_858
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_446
VGA_DISP_DISABLE	,	V_1446
has_edp_a	,	F_945
"ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n"	,	L_216
CCK_FREQUENCY_STATUS	,	V_18
CLKCFG_FSB_800	,	V_29
vlv_cck_write	,	F_479
"FDI train 1 done.\n"	,	L_56
intel_fbc_enable	,	F_893
FUSE_STRAP	,	V_625
gamma_lut_property	,	V_1331
pixel_format	,	V_244
"IRQs enabled\n"	,	L_154
intel_encoder_clones	,	F_944
__intel_display_power_is_enabled	,	F_1053
SBI_ICLK	,	V_483
drm_atomic_helper_check_planes	,	F_875
"[CRTC:%d:%s] crtc restore failed, out of memory"	,	L_268
GEN2_CURSOR_HEIGHT	,	V_1460
hsw_crtc_supports_ips	,	F_405
fdi_m_n	,	V_572
crtc_clock	,	V_93
intel_scanout_needs_vtd_wa	,	F_189
height	,	V_243
drm_atomic_state_clear	,	F_802
ret_n	,	V_785
new_crtc_state	,	V_1279
intel_modeset_clear_plls	,	F_863
PS_PLANE_SEL_MASK	,	V_997
"unknown pipe linked to edp transcoder\n"	,	L_169
"[ENCODER:%d:%s]\n"	,	L_236
dpio_val	,	V_836
intel_ring_emit	,	F_756
DPLL_CTRL1	,	V_656
to_intel_encoder	,	F_435
ret_m	,	V_784
color_mgmt_changed	,	V_1215
compute_global_watermarks	,	V_1298
uint8_t	,	T_6
intel_dump_pipe_config	,	F_821
num_scalers	,	V_375
PIPEMISC_DITHER_10_BPC	,	V_979
ivybridge_update_fdi_bc_bifurcation	,	F_350
DPLL_CTRL2	,	V_1057
flip_mask	,	V_1151
src_h	,	V_337
freq	,	V_734
BXT_MIPI_PORT_CTRL	,	F_684
skl_hw	,	V_1275
i9xx_get_pfit_config	,	F_618
DPLL_ID_LCPLL_2700	,	V_1071
DPLL_ID_WRPLL1	,	V_1061
DPIO_CHV_FEEDFWD_GAIN_MASK	,	V_843
DPLL_ID_WRPLL2	,	V_1063
can_scale	,	V_1343
PIPECONF_INTERLACE_MASK	,	V_217
min	,	V_60
DPLL_CTRL1_LINK_RATE_1080	,	V_662
src_x	,	V_334
src_w	,	V_336
vlv_bunit_read	,	F_480
PCH_TRANS_DATA_M1	,	F_567
src_y	,	V_335
DISPPLANE_BGRX565	,	V_289
intel_ddi_disable_transcoder_func	,	F_421
ironlake_crtc_enable	,	F_395
stat	,	V_1492
intel_pre_plane_update	,	F_389
drm_framebuffer_reference	,	F_211
needs_scaling	,	F_804
IS_VALLEYVIEW	,	F_16
CURSOR_GAMMA_ENABLE	,	V_1089
port_to_power_domain	,	F_426
drm_i915_private	,	V_5
connected_sink_compute_bpp	,	F_817
"ips: %i\n"	,	L_210
VLV_HDMIB	,	V_1393
PLANE_CTL_FORMAT_MASK	,	V_999
VLV_HDMIC	,	V_1395
vlv_disable_pll	,	F_141
CURSOR_FORMAT_ARGB	,	V_1090
i9xx_get_initial_plane_config	,	F_620
intel_display_port_aux_power_domain	,	F_430
intel_tile_height	,	F_170
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_863
PCH_TRANSCONF	,	F_102
DSPSIZE	,	F_221
current_config	,	V_1261
"rejecting conflicting digital port configuration\n"	,	L_260
"sprite %c assertion failure, should be off on pipe %c but is still active\n"	,	L_29
DISPPLANE_BGRX555	,	V_287
ratio	,	V_634
"Using SSC on panel\n"	,	L_133
drm_atomic_helper_duplicate_state	,	F_277
irq_lock	,	V_430
num_formats	,	V_1342
intel_limit	,	V_58
intel_surf_alignment	,	F_185
intel_mmio_flip_work_func	,	F_772
cloneable	,	V_1212
CCK_FREQUENCY_STATUS_SHIFT	,	V_19
intel_check_page_flip	,	F_781
"mode set failed: pipe %c stuck\n"	,	L_72
drm_mode_debug_printmodeline	,	F_823
"[PLANE:%d:%s] scaling with color key not allowed"	,	L_80
intel_crtc_dpms_overlay_disable	,	F_376
FDI_DP_PORT_WIDTH_MASK	,	V_452
LCPLL_PLL_ENABLE	,	V_654
DPIO_N_SHIFT	,	V_828
quirk_invert_brightness	,	F_984
SBI_SSCDIVINTPHASE_INCVAL_SHIFT	,	V_499
assert_sprites_disabled	,	F_90
PAGE_ALIGN	,	F_705
"applying backlight present quirk\n"	,	L_302
I915_TILING_NONE	,	V_347
vsync	,	V_1137
"No Y tiling for legacy addfb\n"	,	L_287
drm_atomic_state	,	V_420
intel_limits_bxt	,	V_86
intel_overlay_switch_off	,	F_377
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_463
"[CONNECTOR:%d:%s] checking for sink bpp constrains\n"	,	L_189
PRIMSIZE	,	F_223
SKL_PCODE_CDCLK_CONTROL	,	V_668
intel_uncore_forcewake_get	,	F_662
CHV_HDMID	,	V_1397
intel_user_framebuffer_destroy	,	F_964
intel_dp_set_m_n	,	F_398
intel_connector_alloc	,	F_515
PCH_TRANS_DATA_N1	,	F_569
i9xx_crtc_disable	,	F_502
"Incorrect port type\n"	,	L_168
"panel assertion failure, pipe %c regs locked\n"	,	L_22
idx	,	V_971
index_mask	,	V_1370
possible_clones	,	V_1405
has_audio	,	V_1225
SKL_MIN_DST_H	,	V_532
"for crtc_state = %p\n"	,	L_82
wm_results	,	V_1322
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_24
DPLL_CTRL2_DDI_CLK_SEL_MASK	,	F_677
bxt_find_best_dpll	,	F_49
MAX_CURSOR_HEIGHT	,	V_1462
"gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n"	,	L_206
DRM_FORMAT_NV12	,	V_261
mask	,	V_609
flip_work	,	V_437
skl_ddb_entry	,	V_1272
active_crtcs	,	V_693
hblank	,	V_1495
LCPLL_CD_SOURCE_FCLK	,	V_736
intel_dsi_init	,	F_953
hpll_freq	,	V_7
HSW_PCODE_DE_WRITE_FREQ_REQ	,	V_644
DPLL_VGA_MODE_DIS	,	V_190
chv_crtc_compute_clock	,	F_616
PCH_TRANS_HBLANK	,	F_337
intel_fbdev_output_poll_changed	,	F_976
BXT_DE_PLL_ENABLE	,	V_635
pitch_limit	,	V_1414
BXT_CDCLK_SSA_PRECHARGE_ENABLE	,	V_646
flush_workqueue	,	F_789
intel_set_memory_cxsr	,	F_383
fb_bits	,	V_561
"pitch (%d) must be at least %u byte aligned\n"	,	L_290
LPT_TRANSCONF	,	V_226
wake_up_all	,	F_318
SKL_MIN_DST_W	,	V_531
page_flip_completed	,	F_316
"\tscaler:%d src %dx%d+%d+%d dst %dx%d+%d+%d\n"	,	L_224
base	,	V_64
quirks	,	V_136
intel_atomic_check	,	F_873
skl_init_scalers	,	F_690
"audio: %i, infoframes: %i\n"	,	L_200
IS_IVYBRIDGE	,	F_299
mmioflips	,	V_1182
intel_tile_size	,	F_166
vlv_punit_write	,	F_478
SBI_GEN0	,	V_967
PIPE_LINK_N_G4X	,	F_582
ironlake_pfit_enable	,	F_296
skl_init_cdclk	,	F_473
CLKCFG_FSB_400	,	V_26
enable	,	V_502
DISPPLANE_RGBX101010	,	V_297
PIPEMISC_DITHER_12_BPC	,	V_980
D_COMP_BDW	,	V_1026
"SSC %sabled by BIOS, overriding VBT which says %sabled\n"	,	L_305
drm_atomic_helper_update_legacy_modeset_state	,	F_890
dpms	,	V_1471
PCH_PP_CONTROL	,	V_120
val	,	V_15
dpll	,	V_45
i915	,	V_728
work	,	V_2
assert_pch_dp_disabled	,	F_116
PIPE_DATA_M2	,	F_575
PIPE_DATA_M1	,	F_356
"Max CD clock rate: %d kHz\n"	,	L_87
fail	,	V_779
intel_modeset_setup_plane_state	,	F_713
IS_KABYLAKE	,	F_443
SBI_SSCCTL_PATHALT	,	V_966
intel_prepare_reset	,	F_272
FP_M2_PINEVIEW_DIV_MASK	,	V_1122
WARN_ONCE	,	F_324
"has_panel %d has_lvds %d has_ck505 %d using_ssc_source %d\n"	,	L_132
"[PLANE:%d:%s] visible %i -&gt; %i, off %i, on %i, ms %i\n"	,	L_186
is_mmio_work	,	F_1
i915_reset_counter	,	F_292
intel_connector_get_hw_state	,	F_517
DSL_LINEMASK_GEN3	,	V_102
ENODEV	,	V_418
intel_plane_helper_funcs	,	V_1351
PIPE_DATA_N1	,	F_572
"Using SSC on eDP\n"	,	L_134
BLC_PWM_CPU_CTL2	,	V_1016
LCPLL_CD_CLOCK_DISABLE	,	V_1043
flip_count	,	V_1145
I915_READ	,	F_11
intel_color_set_csc	,	F_412
bestm1	,	V_817
mutex	,	V_427
vbt	,	V_798
PIPE_DATA_N2	,	F_576
bestm2	,	V_818
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_20
intel_begin_crtc_commit	,	F_917
POWER_DOMAIN_PIPE	,	F_432
"primary %c"	,	L_272
intel_limits_ironlake_dual_lvds_100m	,	V_991
BLM_PCH_PWM_ENABLE	,	V_1020
needs_recompute	,	V_724
haswell_get_ddi_pll	,	F_678
update_plane	,	V_419
skl_disable_sagv	,	F_892
intel_panel_destroy_backlight	,	F_1036
supports_hdmi	,	V_1387
iclk_pi_range	,	V_490
DDI_BUF_CTL	,	F_948
DSPTILEOFF	,	F_229
event	,	V_474
div_4800	,	V_780
CCK_FREQUENCY_VALUES	,	V_17
intel_connector_verify_state	,	F_512
PORT_CLK_SEL_LCPLL_1350	,	V_1068
vco	,	V_52
CHV_PLL_DW9	,	F_596
ips_enabled	,	V_547
CHV_PLL_DW8	,	F_598
has_port	,	V_1391
i915_gem_object_sync	,	F_793
"pipe bpp: %i, dithering: %i\n"	,	L_196
assert_cursor_disabled	,	F_158
EDEADLK	,	V_271
"Updating scaler for [PLANE:%d:%s] scaler_user index %u.%u\n"	,	L_79
CCK_DISPLAY_CLOCK_CONTROL	,	V_682
CHV_PLL_DW6	,	F_597
CHV_PLL_DW1	,	F_593
CHV_PLL_DW0	,	F_592
CHV_PLL_DW3	,	F_595
CHV_PLL_DW2	,	F_594
DRM_FORMAT_YUYV	,	V_381
drm_atomic_state_free	,	F_281
drm_framebuffer_cleanup	,	F_965
intel_dvo_init	,	F_959
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_470
DRM_FORMAT_XRGB2101010	,	V_296
udelay	,	F_124
DRM_FORMAT_XBGR8888	,	V_294
vsyncshift	,	V_875
MI_SRM_LRM_GLOBAL_GTT	,	V_1173
PCH_TRANS_VBLANK	,	F_343
FDI_RX_TP1_TO_TP2_48	,	V_461
hsw_disable_lcpll	,	F_659
"clamping display bpp (was %d) to EDID reported max of %d\n"	,	L_190
DSL_LINEMASK_GEN2	,	V_101
"pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n"	,	L_142
"  TILEOFF: %08x\n"	,	L_336
PS_SCALER_EN	,	V_415
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_952
intel_dsi_pll_is_enabled	,	F_683
atomic_inc	,	F_792
assert_planes_disabled	,	F_88
LCPLL_CTL	,	V_733
PIPE_CONF_CHECK_M_N_ALT	,	F_843
intel_dpll_id	,	V_1004
"n out of range\n"	,	L_6
"failed to write control word\n"	,	L_322
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_30
drm_helper_move_panel_connectors_to_head	,	F_963
power_domain	,	V_135
reset_ctx	,	V_425
skl_calc_cdclk	,	F_444
i915_add_request_no_flush	,	F_796
enc_to_dig_port	,	F_353
ironlake_init_pch_refclk	,	F_624
"only 2 lanes on haswell, required: %i lanes\n"	,	L_112
IS_I945G	,	F_602
intel_get_pipe_timings	,	F_605
i9xx_update_pll_dividers	,	F_563
TRANS_DP_SYNC_MASK	,	V_517
BCLRPAT	,	F_425
bw_constrained	,	V_726
scaler_user	,	V_526
DSPOFFSET	,	F_236
offset	,	V_281
bestp1	,	V_819
TRANS_INTERLACED	,	V_221
bestp2	,	V_820
ilk	,	V_1219
force_detach	,	V_525
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_33
PTR_ERR	,	F_279
revision	,	V_754
i9xx_update_cursor	,	F_695
drm_i915_error_state_buf	,	V_1496
intel_crtc_wait_for_pending_flips	,	F_321
modeset_get_crtc_power_domains	,	F_436
__intel_framebuffer_create	,	F_699
intel_get_load_detect_pipe	,	F_718
CURCNTR	,	F_80
hsw_restore_lcpll	,	F_661
LVDS	,	V_128
intel_update_watermarks	,	F_387
PIPE_FLIPCOUNT_G4X	,	F_743
schedule_work	,	F_795
TRANS_ENABLE	,	V_152
for_each_crtc_in_state	,	F_269
htot	,	V_1135
vlv_dpio_write	,	F_133
drm_crtc_init_with_planes	,	F_937
TRANS_CHICKEN2	,	F_150
atomic_cdclk_freq	,	V_1297
chv_calc_dpll_params	,	F_32
intel_limits_g4x_single_channel_lvds	,	V_913
BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ	,	V_1046
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_523
drm_gem_object_lookup	,	F_975
FDI_RX_ENABLE	,	V_111
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_460
"  ADDR: %08x\n"	,	L_334
legacy_cursor_update	,	V_1303
old_plane_state	,	V_1201
to_intel_atomic_state	,	F_270
DSI_PLL_VCO_EN	,	V_108
PLANE_CTL_ALPHA_SW_PREMULTIPLY	,	V_380
ironlake_get_fdi_m_n_config	,	F_646
PIXCLK_GATE_GATE	,	V_481
SFUSE_STRAP_CRT_DISABLED	,	V_1376
plane_state	,	V_326
SKL_PS_WIN_SZ	,	F_245
intel_frontbuffer_flip_complete	,	F_738
sw_entry	,	V_1274
inb	,	F_993
intel_backlight_device_register	,	F_1033
"failed to alloc fb\n"	,	L_130
VLV_REF_DW13	,	V_806
readout_plane_state	,	F_1017
GC_CLOCK_133_200	,	V_758
INTEL_GEN	,	F_276
PIPEMISC	,	F_638
PCH_HDMIC	,	V_177
PCH_HDMIB	,	V_176
drm_atomic_helper_check_modeset	,	F_874
PIPECONF_12BPC	,	V_976
"[fastset]"	,	L_264
PCH_HDMID	,	V_178
"probing SDVOC\n"	,	L_283
intel_pre_disable_primary_noatomic	,	F_219
skl_plane_ctl_tiling	,	F_248
intel_user_framebuffer_dirty	,	F_968
DIV_ROUND_CLOSEST_ULL	,	F_33
intel_hdmi_init	,	F_957
wrpll	,	V_1242
drm_i915_gem_request	,	V_1147
"CRTC fixup failed\n"	,	L_227
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_35
crtc_id	,	V_1368
TRANS_DDI_FUNC_CTL	,	F_68
intel_hpd_init	,	F_288
crtc_mask	,	V_1283
cfgcr2	,	V_1241
cdclk_pll	,	V_630
cfgcr1	,	V_1240
DPLL_CTRL1_LINK_RATE_2700	,	V_661
assert_can_disable_lcpll	,	F_654
optimal	,	V_1221
unpin_work	,	V_477
i9xx_crtc_compute_clock	,	F_615
for_each_intel_plane_on_crtc	,	F_1013
intel_set_pipe_timings	,	F_399
drm_atomic_get_plane_state	,	F_714
intel_g4x_hrawclk	,	F_13
fbdev	,	V_1106
DREF_NONSPREAD_CK505_ENABLE	,	V_949
bxt_set_cdclk	,	F_453
VBLANK	,	F_344
HAS_PCH_LPT	,	F_159
SDVO_ENABLE	,	V_158
mode_fits_in_fbdev	,	F_711
quirk_pipea_force	,	F_980
drm_plane_state	,	V_325
fb_base	,	V_1463
drm_mode_set_name	,	F_610
assert_plane	,	F_85
intel_modeset_setup_hw_state	,	F_267
drm_atomic_add_affected_connectors	,	F_868
i945_get_display_clock_speed	,	F_540
aligned_height	,	V_925
CURSOR_POS_SIGN	,	V_1102
intel_crt_present	,	F_946
PIPEMISC_DITHER_ENABLE	,	V_981
GEN6_PCODE_WRITE_D_COMP	,	V_1027
scaler_id	,	V_406
FDI_PLL_BIOS_0	,	V_40
haswell_crtc_compute_clock	,	F_673
CURSOR_MODE_128_ARGB_AX	,	V_1097
_wait_for	,	F_470
sprite	,	V_146
BXT_DE_PLL_LOCK	,	V_636
"[CRTC:%d:%s] hw state adjusted, was enabled, now disabled\n"	,	L_102
tile_offset	,	V_1490
PIPESRC	,	F_294
INVALID_PIPE	,	V_579
drm_crtc	,	V_87
WRPLL_PLL_ENABLE	,	V_1013
DSPFREQGUAR_MASK	,	V_678
PANEL_PORT_SELECT_LVDS	,	V_123
PF_WIN_POS	,	F_370
drm_i915_gem_object	,	V_264
PCH_TRANS_VTOTAL	,	F_341
ENOENT	,	V_1369
"invalid shared fdi lane config on pipe %c: %i lanes\n"	,	L_113
PIPECONF_CXSR_DOWNCLOCK	,	V_901
wait_req	,	V_1304
PLL_P2_DIVIDE_BY_4	,	V_872
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_956
"crtc timings: %d %d %d %d %d %d %d %d %d, "	,	L_192
userptr	,	V_1408
intel_init_pch_refclk	,	F_637
intel_unregister_dsm_handler	,	F_1041
vlv	,	V_557
cdclk	,	V_633
hw_ddb	,	V_1270
system_unbound_wq	,	V_1323
"rejecting invalid cloning configuration\n"	,	L_225
m2_n2	,	V_807
DERRMR_PIPEA_PRI_FLIP_DONE	,	V_1169
intel_get_shared_dpll_by_id	,	F_359
vma	,	V_367
"crtc active state doesn't match with hw state "	,	L_242
post_pll_disable	,	V_706
"tiled"	,	L_292
FP_N_DIV_SHIFT	,	V_1121
red	,	V_1324
"timed out waiting for port %c ready: got 0x%x, expected 0x%x\n"	,	L_39
i9xx_crtc_clock_get	,	F_623
ref	,	V_631
reg	,	V_13
drm_crtc_mask	,	F_871
"encoder's enabled state mismatch "	,	L_238
intel_crtc_has_type	,	F_38
has_hdmi_sink	,	V_1263
line2	,	V_99
line1	,	V_98
old_primary_state	,	V_565
req	,	V_1148
ret	,	V_267
TRANS_DP_BPC_MASK	,	V_518
pnv_get_display_clock_speed	,	F_543
enabled_pipe	,	V_1294
intel_user_framebuffer_create_handle	,	F_966
assert_dsi_pll	,	F_66
PTR_ERR_OR_ZERO	,	F_509
spll	,	V_1243
pixel_rate	,	V_1041
POSTING_READ	,	F_123
ironlake_check_fdi_lanes	,	F_519
vco_table	,	V_771
i915_vgacntrl_reg	,	F_990
"pll in active use but not on in sw tracking\n"	,	L_250
LVDS_PIPE	,	F_113
DATA_LINK_M_N_MASK	,	V_783
port	,	V_183
vlv_prepare_pll	,	F_496
intel_plane_obj_offset	,	F_238
intel_display_print_error_state	,	F_1055
PF_CTL	,	F_368
DDI_A_4_LANES	,	V_1377
alignment	,	V_266
PIPECONF_FRAME_START_DELAY_MASK	,	V_1467
SDVO_PIPE_SEL_CPT	,	F_108
skylake_get_ddi_pll	,	F_676
drm_helper_mode_fill_fb_struct	,	F_971
drm_crtc_vblank_get	,	F_99
train_done	,	V_471
intel_cleanup_overlay	,	F_1045
switch_to_fclk	,	V_1028
pci_write_config_word	,	F_1051
roundup_pow_of_two	,	F_692
intel_connector_unregister	,	F_1034
CLKCFG_FSB_667	,	V_28
drm_gem_object_reference	,	F_790
last_write_req	,	V_1179
DISPPLANE_8BPP	,	V_285
PS_PLANE_SEL	,	F_256
engine	,	V_1150
flip_ready_vblank	,	V_1186
smp_rmb	,	F_747
end	,	V_1277
ERESTARTSYS	,	V_1333
supports_dvi	,	V_1386
"ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,"	,	L_212
valleyview_crtc_enable	,	F_491
"Failed to disable PCH transcoder\n"	,	L_43
sandybridge_pcode_write	,	F_374
intel_fdi_link_freq	,	F_22
i9xx_set_pipeconf	,	F_494
plane_mask	,	V_332
DPLL_CTRL1_LINK_RATE_MASK	,	F_462
drm_atomic_helper_commit_planes_on_crtc	,	F_894
crtc_h	,	V_341
iclk_virtual_root_freq	,	V_489
"%s change in progress\n"	,	L_1
"Failed to enable PCH transcoder\n"	,	L_41
FP_N_DIV_MASK	,	V_1124
crtc_y	,	V_339
IS_PINEVIEW	,	F_19
intel_runtime_pm_get	,	F_190
old_offset	,	V_277
"FDI train 2 fail!\n"	,	L_59
crtc_w	,	V_340
PLANE_CTL_PLANE_GAMMA_DISABLE	,	V_413
TRANSCODER_C	,	V_1484
crtc_x	,	V_338
PLANE_CTL_ORDER_RGBX	,	V_379
clock_set	,	V_911
DRM_DEBUG	,	F_931
TRANSCODER_B	,	V_1483
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_19
vlv_pipe_to_channel	,	F_130
use_mmio_flip	,	F_766
tries	,	V_449
drm_crtc_vblank_count	,	F_884
SBI_SSCDITHPHASE	,	V_973
ILK_eDP_A_DISABLE	,	V_1374
skl_uninit_cdclk	,	F_472
haswell_mode_set_planes_workaround	,	F_866
IS_I830	,	F_139
TRANSCODER_A	,	V_224
"Encoder config failure\n"	,	L_226
intel_compare_link_m_n	,	F_836
bxt_de_pll_disable	,	F_450
gmch_m	,	V_793
gmch_n	,	V_794
y_offset	,	V_404
sb_lock	,	V_9
DRM_FORMAT_C8	,	V_286
POWER_DOMAIN_PORT_OTHER	,	V_597
max_width	,	V_1455
HZ	,	V_479
double_wide	,	V_232
intel_limits_ironlake_single_lvds	,	V_994
assert_plane_enabled	,	F_373
i9xx_get_pipe_config	,	F_622
drm_mode_config	,	V_1111
intel_dump_crtc_timings	,	F_820
CURSOR_ROTATE_180	,	V_1100
tile_width_bytes	,	V_242
PFIT_CONTROL	,	V_586
CURBASE	,	F_694
gen6_fdi_link_train	,	F_306
"loop in pipe configuration computation\n"	,	L_228
"Pipe [%d]:\n"	,	L_325
"[CONNECTOR:%d:%s]\n"	,	L_103
ironlake_crtc_compute_clock	,	F_641
cursor_size	,	V_1093
cursor_needs_physical	,	V_1334
phasedir	,	V_488
drm_mode_vrefresh	,	F_609
handle	,	V_1407
wait_event_timeout	,	F_885
i915_reg_t	,	T_3
cherryview_set_cdclk	,	F_482
PFIT_PGM_RATIOS	,	V_588
i8xx_compute_dpll	,	F_604
DISPLAY_IPS_CONTROL	,	V_550
DERRMR_PIPEB_PRI_FLIP_DONE	,	V_1170
connector	,	V_711
"[ENCODER:%i] active %i with crtc active %i\n"	,	L_244
driver	,	V_1305
"p out of range\n"	,	L_11
intel_cpu_transcoder_set_m_n	,	F_401
FDI_RX_MISC	,	F_307
primary_state	,	V_564
GEN2_CURSOR_WIDTH	,	V_1459
get_pipe_config	,	V_1281
intel_framebuffer_init	,	F_207
drm_crtc_get_hv_timing	,	F_715
ironlake_pch_clock_get	,	F_653
drm_for_each_connector	,	F_827
ps_ctrl	,	V_414
vlv_find_best_dpll	,	F_46
SBI_SSCCTL	,	V_965
haswell_get_ddi_port_state	,	F_687
HAS_PCH_LPT_H	,	F_947
i9xx_disable_primary_plane	,	F_232
GAMMA_MODE	,	F_689
can_position	,	V_1339
num_transcoders	,	V_1493
QUIRK_INVERT_BRIGHTNESS	,	V_1424
skl_ddb_entry_equal	,	F_851
err	,	V_72
"[ENCODER:%d:%s] hw state readout: %s, pipe %c\n"	,	L_316
PIPECONF_INTERLACE_MASK_HSW	,	V_225
DPIO_K_SHIFT	,	V_829
"plane %c assertion failure, should be disabled but not\n"	,	L_26
plane_config	,	V_307
"framebuffer init failed %d\n"	,	L_296
assert_fdi_rx_pll_enabled	,	F_163
min_height	,	V_1449
cleanup_unpin	,	V_1198
drm_plane_helper_check_update	,	F_916
hsw_enable_pc8	,	F_664
PIPESTAT	,	F_1054
trans_dp_ctl	,	V_154
intel_modeset_gem_init	,	F_1029
onoff	,	F_65
DISPPLANE_ROTATE_180	,	V_362
"  Power: %s\n"	,	L_326
tile_rows	,	V_283
cl_vco	,	V_768
modifier	,	V_259
intel_backlight_device_unregister	,	F_1035
drm_crtc_send_vblank_event	,	F_317
i915_ggtt_view_rotated	,	V_253
intel_sbi_write	,	F_327
LCPLL_CD2X_CLOCK_DISABLE	,	V_1045
i915_terminally_wedged	,	F_787
HPLLCC	,	V_756
mode	,	V_416
SKL_NUM_SCALERS	,	V_1359
DSPFREQSTAT_MASK_CHV	,	V_686
"CZ clock rate: %d kHz\n"	,	L_5
supports_dp	,	V_1385
HAS_128_BYTE_Y_TILING	,	F_168
intel_pipe_update_start	,	F_775
CCK_REG_DSI_PLL_CONTROL	,	V_107
gtt_offset	,	V_1144
DPLL_SSC_REF_CLK_CHV	,	V_197
DPIO_CHV_M1_DIV_BY_2	,	V_841
is_lvds	,	V_1130
drm_crtc_index	,	F_857
GC_CLOCK_100_200	,	V_760
g4x_crtc_compute_clock	,	F_613
PCH_TRANS_HTOTAL	,	F_335
"connector is active, but attached crtc isn't\n"	,	L_105
i915_gem_request_assign	,	F_737
DRM_FORMAT_VYUY	,	V_388
modeset_restore_state	,	V_428
IPS_CTL	,	V_551
intel_display_power_get	,	F_438
new	,	V_1199
mmio_work	,	V_3
"connector's crtc doesn't match encoder crtc\n"	,	L_237
domains	,	V_613
"FDI requires downspread\n"	,	L_139
"[PLANE:%d:%s] FB:%d unsupported scaling format 0x%x\n"	,	L_81
first_crtc_state	,	V_1292
DDI_INIT_DISPLAY_DETECTED	,	V_1380
INTEL_OUTPUT_DP	,	V_508
"staged scaling request for %ux%u-&gt;%ux%u scaler_users = 0x%x\n"	,	L_77
crtc_disable	,	V_707
uint16_t	,	T_7
DPLL_PORTB_READY_MASK	,	V_204
DSPFREQGUAR_SHIFT	,	V_679
struct_mutex	,	V_268
skl_detach_scaler	,	F_242
skl_update_scaler_crtc	,	F_365
allow_power_down	,	V_1029
"encoder detached but still enabled on pipe %c.\n"	,	L_240
intel_check_pch_fifo_underruns	,	F_381
DRM_FORMAT_ABGR8888	,	V_303
CHV_BLEND_LEGACY	,	V_703
"dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_198
D_COMP_RCOMP_IN_PROGRESS	,	V_1033
ironlake_fdi_pll_enable	,	F_310
intel_finish_page_flip_mmio	,	F_750
SFUSE_STRAP_DDID_DETECTED	,	V_1383
DRM_MODE_FB_MODIFIERS	,	V_321
"double wide: %i\n"	,	L_211
PRIMPOS	,	F_224
INTEL_OUTPUT_UNKNOWN	,	V_603
FDI_TX_PLL_ENABLE	,	V_112
verify_connector_state	,	F_852
VLV_CMN_DW0	,	V_823
crtc_compute_clock	,	V_1214
linear_offset	,	V_351
PANEL_UNLOCK_REGS	,	V_131
TRANS_STATE_ENABLE	,	V_223
intel_connector	,	V_710
credits	,	V_694
SDVO_PIPE_SEL_CHV	,	F_109
PIPECONF_DITHER_EN	,	V_897
intel_sanitize_crtc	,	F_1011
new_state	,	V_1268
"initial plane fb obj %p\n"	,	L_48
INTEL_DPLL_ALWAYS_ON	,	V_1284
"enabled"	,	L_208
skl_preferred_vco_freq	,	V_621
i9xx_disable_pll	,	F_140
drm_modeset_is_locked	,	F_941
to_intel_plane	,	F_213
PLANE_CTL_FORMAT_RGB_565	,	V_301
SKL_CDCLK_PREPARE_FOR_CHANGE	,	V_667
DPLL_CTRL1_LINK_RATE	,	F_463
"PCode CDCLK freq set failed, (err %d, freq %d)\n"	,	L_95
req_cdclk	,	V_701
pci_bus_read_config_word	,	F_548
rps	,	V_548
old_dpll	,	V_1291
INTEL_FRONTBUFFER_ALL_MASK	,	F_394
CLKCFG_FSB_1600	,	V_32
POWER_DOMAIN_PORT_DDI_C_LANES	,	V_593
out_hang	,	V_1191
PIPECONF_8BPC	,	V_215
blb_vco	,	V_766
ironlake_get_lanes_required	,	F_523
intel_prepare_plane_fb	,	F_909
_vlv_enable_pll	,	F_121
intel_gen3_queue_flip	,	F_758
"mismatch in DDB state pipe %c cursor "	,	L_234
FDI_DP_PORT_WIDTH	,	F_303
lpt_pch_enable	,	F_362
ilk_do_mmio_flip	,	F_771
DIV_ROUND_UP	,	F_181
intel_pre_disable_primary	,	F_382
drm_atomic_helper_connector_reset	,	F_514
SKL_CRTC_INDEX	,	V_538
PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS	,	V_1264
"%s pitch (%u) must be at less than %d\n"	,	L_291
msleep	,	F_56
mode_changed	,	V_421
intel_panel_use_ssc	,	F_560
dp_m_n	,	V_810
PLANE_CTL_FORMAT_XRGB_2101010	,	V_305
"pll is on but not used by any active crtc\n"	,	L_251
DSPCNTR	,	F_86
vlv_punit_read	,	F_477
base_bpp	,	V_1247
DRM_ROTATE_270	,	V_397
SPLL_PLL_ENABLE	,	V_1012
"plane %c"	,	L_273
fb_changed	,	V_1208
intel_adjust_tile_offset	,	F_198
intel_num_dvo_pipes	,	F_135
pnv_calc_dpll_params	,	F_27
"[modeset]"	,	L_263
expected	,	V_649
i965gm_get_display_clock_speed	,	F_555
PIPEMISC_DITHER_6_BPC	,	V_977
DRM_MODE_DPMS_OFF	,	V_1472
SPCNTR	,	F_93
valleyview_modeset_commit_cdclk	,	F_490
assert_shared_dpll_enabled	,	F_147
PCH_LVDS	,	V_124
transcoders	,	V_1482
GFP_KERNEL	,	V_717
skl_dpll0_enable	,	F_465
drm_atomic_set_mode_for_crtc	,	F_504
"Staged freeing scaler id %d scaler_users = 0x%x\n"	,	L_74
MAX_CURSOR_WIDTH	,	V_1461
TRANS_DPLL_ENABLE	,	F_357
compute_intermediate_wm	,	V_1218
intel_get_shared_dpll	,	F_642
skl_detach_scalers	,	F_246
intel_finish_reset	,	F_282
intel_modeset_update_crtc_state	,	F_832
intel_enable_pipe	,	F_156
drm_mode_connector_attach_encoder	,	F_1049
mutex_unlock	,	F_5
intel_fill_fb_info	,	F_180
"  SURF: %08x\n"	,	L_335
pll10	,	V_1237
DPLL_MD	,	F_128
intel_dpll_hw_state	,	V_1246
intel_attached_encoder	,	F_719
dpd_is_edp	,	V_1379
intel_plane_funcs	,	V_1349
DSPADDR	,	F_231
scaler_users	,	V_528
POWER_DOMAIN_PLLS	,	V_611
"pipe src size: %dx%d\n"	,	L_204
for_each_power_domain	,	F_437
get_display_clock_speed	,	V_629
PLANE_CTL_ROTATE_270	,	V_395
intel_atomic_get_shared_dpll_state	,	F_864
DSPSURF	,	F_228
drm_gem_object_unreference_unlocked	,	F_710
PIPE_CONF_CHECK_CLOCK_FUZZY	,	F_845
FDI_RX_IMR	,	F_302
"clamping display bpp (was %d) to default limit of 24\n"	,	L_191
PLANE_POS	,	F_258
intel_shared_dpll_commit	,	F_904
pnv_crtc_compute_clock	,	F_614
skl_sanitize_cdclk	,	F_474
i915_gem_object_wait_rendering	,	F_911
mutex_lock	,	F_3
dspaddr_offset	,	V_360
MIPI_CTRL	,	F_685
I915_FORMAT_MOD_Y_TILED	,	V_238
intel_uncore_forcewake_put	,	F_663
ERR_PTR	,	F_700
intel_crtc_init	,	F_936
DPIO_M2DIV_MASK	,	V_825
intel_disable_pipe	,	F_165
sandybridge_pcode_read	,	F_468
CURSOR_Y_SHIFT	,	V_1104
drm_for_each_plane_mask	,	F_393
primary_get_hw_state	,	F_1016
size_aligned	,	V_314
encoders_cloneable	,	F_807
view	,	V_250
intel_crtc_supports_double_wide	,	F_528
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n"	,	L_123
TRANSCODER_EDP	,	V_576
BXT_DE_PLL_PLL_ENABLE	,	V_639
IS_I85X	,	F_979
overlay	,	V_553
DPLLB_MODE_LVDS	,	V_855
"pll enabled crtcs mismatch (found %x in enabled mask)\n"	,	L_259
crtc_state	,	V_62
SKL_DFSM_CDCLK_LIMIT_450	,	V_624
intel_framebuffer_pitch_for_width	,	F_703
i9xx_calc_dpll_params	,	F_30
WARN	,	F_7
pci_dev	,	V_1428
update_pipe	,	V_1288
mutex_lock_interruptible	,	F_878
pipe_config_supports_ips	,	F_525
transcoder_name	,	F_822
"Unsupported tiling 0x%llx!\n"	,	L_288
name	,	V_12
PLANE_CTL	,	F_92
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_869
"FDI RX PLL assertion failure (expected %s, current %s)\n"	,	L_21
cdclk_pll_vco	,	V_1049
drm_atomic_helper_swap_state	,	F_903
dmi_id_list	,	V_1439
intel_modeset_all_pipes	,	F_867
for_each_intel_connector	,	F_814
D_COMP_COMP_DISABLE	,	V_1032
intel_trans_dp_port_sel	,	F_351
INTEL_GMCH_VGA_DISABLE	,	V_1480
color	,	V_1409
lowfreq_avail	,	V_804
bxt_de_pll_enable	,	F_451
"tiling_mode doesn't match fb modifier\n"	,	L_286
"checking fdi config on pipe %c, lanes %i\n"	,	L_110
"Timed out waiting for IPS enable\n"	,	L_85
DRM_MODE_FLAG_PVSYNC	,	V_522
BLM_PWM_ENABLE	,	V_1017
cpt_verify_modeset	,	F_363
skl_ddb_allocation	,	V_1269
factor	,	V_985
intel_dp_get_m_n	,	F_645
outb	,	F_992
valleyview_modeset_calc_cdclk	,	F_485
green	,	V_1325
"failed to pin boot fb on pipe %d\n"	,	L_320
BLC_PWM_PCH_CTL1	,	V_1019
DP_DETECTED	,	V_1373
intel_init_gt_powersave	,	F_1030
target	,	V_63
DPLL_LOCK_VLV	,	V_180
enc_to_mst	,	F_429
clock2	,	V_1256
"applying pipe b force quirk\n"	,	L_299
i9xx_format_to_fourcc	,	F_201
FDI_RX_IIR	,	F_305
intel_quirk	,	V_1431
clock1	,	V_1255
drm_crtc_vblank_off	,	F_419
"pitch (%d) must match tiling stride (%d)\n"	,	L_294
ggtt_view	,	V_370
PIPECONF_DOUBLE_WIDE	,	V_233
adpa_pipe_enabled	,	F_114
HSYNC	,	F_340
max_cdclk_freq	,	V_617
DRM_MODE_FLAG_INTERLACE	,	V_876
FDI_DP_PORT_WIDTH_SHIFT	,	V_1006
DPLL_ID_LCPLL_1350	,	V_1069
uint64_t	,	V_55
commit_work	,	V_1318
waitqueue_active	,	F_322
broadwell_get_display_clock_speed	,	F_535
max_height	,	V_1456
DPIO_P2_SHIFT	,	V_827
g33_get_display_clock_speed	,	F_556
intel_gen2_queue_flip	,	F_754
clkcfg	,	V_23
loopfilter	,	V_833
drm_device	,	V_56
PIPECONF_COLOR_RANGE_SELECT	,	V_906
PCH_TRANS_VSYNCSHIFT	,	F_347
any_ms	,	V_1299
"Switching to FCLK failed\n"	,	L_156
intel_update_max_cdclk	,	F_441
intel_sdvo_init	,	F_956
intel_check_primary_plane	,	F_915
intel_crtc_has_pending_flip	,	F_291
intel_fbc_post_update	,	F_388
phys_handle	,	V_1353
BXT_CDCLK_CD2X_DIV_SEL_4	,	V_640
broadwell_set_cdclk	,	F_667
assert_pipe	,	F_81
intel_limits_ironlake_dac	,	V_995
BXT_CDCLK_CD2X_DIV_SEL_1	,	V_643
DPIO_CHV_INT_COEFF_SHIFT	,	V_850
BXT_CDCLK_CD2X_DIV_SEL_2	,	V_641
lpt_reset_fdi_mphy	,	F_628
intel_wm_need_update	,	F_803
skl_cdclk_pcu_ready	,	F_467
desired_divisor	,	V_491
crtc_vdisplay	,	V_540
link_m	,	V_795
link_n	,	V_796
free_work	,	V_1192
crtc	,	V_65
DRM_FORMAT_YVYU	,	V_384
HAS_PCH_IBX	,	F_118
pipesrc	,	V_1159
DRM_FORMAT_ARGB8888	,	V_304
PAGE_SIZE	,	V_313
drm_rect_width	,	F_251
lcpll	,	V_732
pipeconf_val	,	V_210
i915gm_get_display_clock_speed	,	F_545
CURPOS	,	F_697
to_intel_bo	,	F_974
DPLL_INTEGRATED_CRI_CLK_VLV	,	V_196
"applying inverted panel brightness quirk\n"	,	L_301
intel_scaler	,	V_1357
post_disable	,	V_582
"Couldn't find PLL settings for mode!\n"	,	L_129
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_957
flags	,	V_320
vlv_get_cck_clock_hpll	,	F_9
I915_GGTT_VIEW_NORMAL	,	V_270
"unknown plane in flip command\n"	,	L_181
ironlake_get_initial_plane_config	,	F_651
I965_PIPECONF_ACTIVE	,	V_104
enabled	,	V_151
HBLANK	,	F_338
intel_uncore_arm_unclaimed_mmio_detection	,	F_898
stride_alignment	,	V_1415
"  SRC: %08x\n"	,	L_327
"atomic encoder doesn't match attached encoder\n"	,	L_106
INT_MAX	,	V_84
stride_mult	,	V_998
intel_disable_gt_powersave	,	F_1038
drm_atomic_commit	,	F_271
num_pipes	,	V_720
spin_unlock_irq	,	F_287
"%s hw state readout: crtc_mask 0x%08x, on %i\n"	,	L_315
cxsr_allowed	,	V_562
DPIO_CHV_TDC_TARGET_CNT_MASK	,	V_852
DPLL_ID_SPLL	,	V_1065
display	,	V_431
intel_setup_overlay	,	F_1031
__pageflip_stall_check_cs	,	F_778
GC_CLOCK_CONTROL_MASK	,	V_757
intel_ddi_pll_select	,	F_674
intel_crtc_update_cursor	,	F_696
interruptible	,	V_555
intel_init_clock_gating	,	F_995
has_pch_encoder	,	V_229
width	,	V_248
intel_find_initial_plane_obj	,	F_212
vtotal	,	V_889
IS_HSW_ULT	,	F_537
"dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "	,	L_218
"pll on state mismatch (expected %i, found %i)\n"	,	L_252
"  HBLANK: %08x\n"	,	L_342
IS_MOBILE	,	F_138
num	,	V_781
bxt_get_ddi_pll	,	F_675
TRANS_DDI_FUNC_ENABLE	,	V_109
mode_cmd	,	V_311
PORT_CLK_SEL_NONE	,	V_1072
"probing SDVOB\n"	,	L_281
"  POS: %08x\n"	,	L_333
vlv_PLL_is_optimal	,	F_43
BUNIT_REG_BISOC	,	V_683
panel_use_ssc	,	V_797
PCH_PP_STATUS	,	V_1014
intel_crtc_has_encoders	,	F_1008
gpu_error	,	V_435
intel_cleanup_gt_powersave	,	F_1046
freq_320	,	V_688
skip_intermediate_wm	,	V_422
max_cdclk	,	V_620
chv_compute_dpll	,	F_584
PLANE_CTL_YUV422_YVYU	,	V_385
"Changing CDCLK to %d kHz (VCO %d kHz)\n"	,	L_93
used_ports	,	V_1244
"enabling pipe %c\n"	,	L_44
"pll enabled crtcs mismatch (expected 0x%x in 0x%02x)\n"	,	L_256
CBR4_VLV	,	V_186
for_each_pipe	,	F_89
visible	,	V_331
drm_pending_vblank_event	,	V_1187
power_domain_on	,	V_1487
intel_limits_i8xx_dvo	,	V_909
PIPE_CONF_CHECK_M_N	,	F_842
UTIL_PIN_ENABLE	,	V_1022
intel_bios_is_port_present	,	F_958
"  HTOTAL: %08x\n"	,	L_341
ffs	,	F_728
skylake_get_pfit_config	,	F_647
check_single_encoder_cloning	,	F_808
intel_complete_page_flips	,	F_262
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_495
SKL_MIN_SRC_W	,	V_529
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_987
skl_update_scaler_plane	,	F_366
cdctl	,	V_648
"nonblocking commit for modeset not yet implemented.\n"	,	L_266
fdi_dotclock	,	V_723
SKL_DFSM_CDCLK_LIMIT_MASK	,	V_619
chv_crtc_clock_get	,	F_621
"requested cdclk (%d kHz) exceeds max (%d kHz)\n"	,	L_167
ironlake_get_pipe_config	,	F_652
MI_WAIT_FOR_PLANE_B_FLIP	,	V_1152
POWER_DOMAIN_PIPE_A	,	V_702
pnv_vco	,	V_767
DPIO_AFC_RECAL	,	V_854
valleyview_calc_cdclk	,	F_483
intel_update_pipe_config	,	F_293
"creating tmp fb for load-detection\n"	,	L_173
SKL_MIN_SRC_H	,	V_530
"Duplicating state failed with %i\n"	,	L_51
drm_connector	,	V_1107
"dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n"	,	L_199
lvds_ssc_freq	,	V_907
"adjusted mode:\n"	,	L_202
err_printf	,	F_1056
intel_framebuffer	,	V_926
PORT_TRANS_SEL_CPT	,	F_112
__intel_display_resume	,	F_266
intel_fdi_normal_train	,	F_298
VLV_DP_B	,	V_1392
PIPEMISC_DITHER_8_BPC	,	V_978
VLV_DP_C	,	V_1394
POWER_DOMAIN_VGA	,	V_1473
intel_fill_fb_ggtt_view	,	F_177
HSW_CDCLK_LIMIT	,	V_626
unpin_work_count	,	V_473
lpt_enable_clkout_dp	,	F_631
addr	,	V_1184
RAWCLK_FREQ_MASK	,	V_21
DPLL_CTRL1_OVERRIDE	,	F_461
hpd_irq_setup	,	V_432
DPIO_CHV_P1_DIV_SHIFT	,	V_838
resv	,	V_1177
DSPLINOFF	,	F_230
int_crt_support	,	V_1378
frontbuffer_bit	,	V_350
"Max dotclock rate: %d kHz\n"	,	L_88
PCH_DREF_CONTROL	,	V_947
"reusing fbdev for load-detection framebuffer\n"	,	L_174
queue_work	,	F_319
hsw_read_dcomp	,	F_657
GC_DISPLAY_CLOCK_333_MHZ_PNV	,	V_745
other_crtc	,	V_718
"probing HDMI on SDVOC\n"	,	L_284
limited_color_range	,	V_905
HAS_PIPE_CXSR	,	F_611
plane	,	V_140
encoder_mask	,	V_709
atomic_set	,	F_753
intel_fb_obj	,	F_187
intel_rotation_info_size	,	F_175
pll_dw1	,	V_931
pll_dw0	,	V_930
cntl	,	V_1088
x_offset	,	V_403
cursor_size_ok	,	F_698
pll_dw3	,	V_933
pll_dw2	,	V_932
SBI_SSCDIVINTPHASE_DIVSEL	,	F_329
DRM_DEBUG_ATOMIC	,	F_806
"Target pipe watermarks are invalid\n"	,	L_187
drm_atomic_helper_suspend	,	F_508
error_ppm	,	V_80
"Unsupported divider value\n"	,	L_125
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_442
DPLL_PORTC_READY_MASK	,	V_206
cpu_fifo_underrun_disabled	,	V_1468
intel_unpin_fb_obj	,	F_196
i9xx_misc_get_display_clock_speed	,	F_542
IS_I915G	,	F_529
PANEL_POWER_ON	,	V_129
HAS_PCH_SPLIT	,	F_15
CDCLK_FREQ_SEL_MASK	,	V_675
EIO	,	V_1194
tmp_state	,	V_1245
diff	,	V_1257
CONFIG_DRM_FBDEV_EMULATION	,	F_712
PS_SCALER_MODE_DYN	,	V_1358
"Updating scaler for [CRTC:%d:%s] scaler_user index %u.%u\n"	,	L_78
link_bw	,	V_722
DPIO_CHV_INT_LOCK_THRESHOLD_MASK	,	V_846
DRM_FORMAT_MOD_NONE	,	V_236
intermediate	,	V_1220
QUIRK_BACKLIGHT_PRESENT	,	V_1425
base_aligned	,	V_312
intel_fbc_choose_crtc	,	F_876
LVDS_PIPEB_SELECT	,	V_125
"invalid fdi lane config on pipe %c: %i lanes\n"	,	L_111
RCS	,	V_1167
TRANS_DP_PORT_SEL_MASK	,	V_155
put_domains	,	V_1313
"plane %d assertion failure, should be off on pipe %c but is still active\n"	,	L_28
skl_plane_ctl_format	,	F_247
drm_atomic_set_crtc_for_plane	,	F_716
PCH_ADPA	,	V_175
intel_has_pending_fb_unpin	,	F_313
PCH_SDVOB	,	V_1389
BXT_PIPE_SELECT_MASK	,	V_1083
intel_init_quirks	,	F_987
"  CONF: %08x\n"	,	L_340
quirk_backlight_present	,	F_985
ironlake_set_pipeconf	,	F_402
"PCH GTC enabled\n"	,	L_153
EBUSY	,	V_272
intel_prepare_shared_dpll	,	F_397
sel	,	V_512
DREF_NONSPREAD_SOURCE_ENABLE	,	V_950
skl_do_mmio_flip	,	F_770
hw_lock	,	V_549
PANEL_UNLOCK_MASK	,	V_130
INIT_WORK	,	F_788
"Panel power on\n"	,	L_148
sw_config	,	V_1280
fourcc	,	V_924
skylake_pfit_enable	,	F_295
crtc_hblank_start	,	V_878
gamma_mode	,	V_1086
CURSOR_MODE	,	V_133
intel_pipe_config_compare	,	F_837
cs	,	V_1447
"IBX PCH hdmi port still using transcoder B\n"	,	L_34
scanline_offset	,	V_231
i915_gem_object_create_stolen_for_preallocated	,	F_206
pll6	,	V_1234
vlv_program_pfi_credits	,	F_488
pll0	,	V_1230
pll1	,	V_1231
uv_start_page	,	V_371
pll2	,	V_1232
pll3	,	V_1233
i8xx_crtc_compute_clock	,	F_612
pll8	,	V_1235
config	,	V_91
pll9	,	V_1236
ilk_wm_get_hw_state	,	F_1025
DRM_DEBUG_KMS	,	F_157
intel_runtime_pm_put	,	F_194
last_vblank_count	,	V_1307
drmmode_crtc	,	V_1367
intel_color_init	,	F_939
i9xx_pfit_disable	,	F_501
DPLL_CTRL1_LINK_RATE_810	,	V_658
pll_id	,	V_1005
intel_psr_init	,	F_962
fmt	,	T_8
intel_modeset_checks	,	F_870
fastboot	,	V_1301
DP_PIPE_SELECT_CHV	,	F_106
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_492
"for crtc_state = %p scaler_id = %d\n"	,	L_84
HPLLVCO_MOBILE	,	V_772
DP_PORT_EN	,	V_153
TRANS_DP_OUTPUT_ENABLE	,	V_519
i915_gem_request_get_engine	,	F_769
in_interrupt	,	F_782
INTEL_FRONTBUFFER_CURSOR	,	F_935
intel_atomic_legacy_gamma_set	,	F_906
drm_crtc_vblank_put	,	F_100
intel_modeset_verify_disabled	,	F_861
dslreg	,	V_524
intel_teardown_gmbus	,	F_1047
vco_freq	,	V_8
intel_set_pipe_src_size	,	F_400
intel_primary_plane_create	,	F_921
intel_shared_dpll	,	V_989
calculated_clock	,	V_78
I915_FORMAT_MOD_Yf_TILED	,	V_239
fp1	,	V_705
fp0	,	V_704
fp2	,	V_803
i9xx_compute_dpll	,	F_601
broxton_get_display_clock_speed	,	F_534
was_crtc_enabled	,	V_1202
target_clock	,	V_85
"czclk"	,	L_4
ndelay	,	F_660
hdmi_pipe_enabled	,	F_107
INTEL_OUTPUT_DSI	,	V_228
WRPLL_CTL	,	F_655
CCK_CZ_CLOCK_CONTROL	,	V_36
DRM_ERROR	,	F_125
dot_limit	,	V_69
adjust	,	V_1260
"Couldn't release load detect pipe: %i\n"	,	L_178
line_mask	,	V_100
SBI_SSCDIVINTPHASE_INCVAL	,	F_331
fb	,	V_90
i915_mutex_lock_interruptible	,	F_702
intel_display_suspend	,	F_507
"FDI train 1 fail on vswing %d\n"	,	L_64
intel_opregion_notify_encoder	,	F_417
SOUTH_DSPCLK_GATE_D	,	V_1037
work_struct	,	V_1138
cursor	,	V_1355
SKL_PS_WIN_POS	,	F_244
reset_counter	,	V_433
"[CRTC:%d:%s] has [PLANE:%d:%s] with fb %i\n"	,	L_185
DPIO_POST_DIV_HDMIDP	,	V_830
power_domain_mask	,	V_1073
"Encoder connected to wrong pipe %c\n"	,	L_245
fp	,	V_802
"  CNTR: %08x\n"	,	L_330
intel_shared_dpll_init	,	F_1003
"Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n"	,	L_124
pipe_required_fdi_lanes	,	F_518
drm_modeset_lock_all	,	F_1004
DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT	,	V_848
PLL_REF_SDVO_HDMI_MULTIPLIER_MASK	,	V_1009
INTEL_OUTPUT_DVO	,	V_192
pgm_ratios	,	V_589
"vco out of range\n"	,	L_13
intel_get_pipe_src_size	,	F_606
i8xx_primary_formats	,	V_1348
intel_disable_cursor_plane	,	F_932
needs_vblank_wait	,	F_887
"Preparing state failed with %i\n"	,	L_267
hsw_get_transcoder_state	,	F_680
GC_CLOCK_100_133	,	V_762
lpt_init_pch_refclk	,	F_636
rotated	,	V_255
i915_gem_obj_to_ggtt_view	,	F_239
"Cursor [%d]:\n"	,	L_337
scalers	,	V_376
intel_dp_init	,	F_955
intel_fb_stride_alignment	,	F_237
obj	,	V_265
FDI_FS_ERRC_ENABLE	,	V_447
"Something enabled VGA plane, disabling it\n"	,	L_313
intel_sanitize_encoder	,	F_1014
intel_disable_shared_dpll	,	F_506
PIPECONF_BPC_MASK	,	V_213
"FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n"	,	L_231
intel_irqs_enabled	,	F_656
drm_connector_unreference	,	F_815
PORT_A	,	V_590
"[ENCODER:%d:%s] has active connectors but no active pipe!\n"	,	L_311
PORT_E	,	V_595
PORT_D	,	V_207
PORT_C	,	V_205
PORT_B	,	V_203
sprite_name	,	F_94
crtc_hdisplay	,	V_539
DPIO_CHV_K_DIV_SHIFT	,	V_840
MISSING_CASE	,	F_169
fb_modifier	,	V_234
intel_ddi_enable_pipe_clock	,	F_413
"FDI mPHY reset de-assert timeout\n"	,	L_138
g4x_find_best_dpll	,	F_42
mutex_is_locked	,	F_188
bits_per_pixel	,	V_786
drm_atomic_helper_cleanup_planes	,	F_881
transcoder_is_dsi	,	F_408
intel_limits_vlv	,	V_921
"Power well on\n"	,	L_144
dev_priv	,	V_6
skylake_update_primary_plane	,	F_250
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_1133
min_scale	,	V_1338
context	,	V_1223
FDI_RX_SYMBOL_LOCK	,	V_450
id	,	V_372
broadwell_calc_cdclk	,	F_668
drm_modeset_drop_locks	,	F_289
PLANE_CTL_TILED_MASK	,	V_1001
"mismatch in DDB state pipe %c plane %d "	,	L_232
"Kicking stuck page flip: queued at %d, now %d\n"	,	L_182
intel_fb_funcs	,	V_1418
PLL_REF_INPUT_MASK	,	V_946
FDI_MPHY_IOSFSB_RESET_CTL	,	V_960
"cdclk requested %d kHz but got %d kHz\n"	,	L_166
intel_load_detect_pipe	,	V_1108
surface	,	V_1489
PLANE_OFFSET	,	F_253
"disabled"	,	L_209
"en"	,	L_70
FP_CB_TUNE	,	V_986
skl_wm_get_hw_state	,	F_1024
params	,	V_254
"failed to disable transcoder %c\n"	,	L_42
i915_ggtt_view	,	V_249
"\tFB:%d, fb = %ux%u format = %s"	,	L_223
drm_modeset_acquire_ctx	,	V_423
skl_cdclk_wait_for_pcu_ready	,	F_469
DREF_NONSPREAD_SOURCE_MASK	,	V_948
IS_BROXTON	,	F_36
planes_changed	,	V_1216
has_cpu_edp	,	V_939
i830_get_display_clock_speed	,	F_550
"[hw state]"	,	L_247
intel_finish_crtc_commit	,	F_918
"linear"	,	L_293
LCPLL_CLK_FREQ_337_5_BDW	,	V_739
DPLL_CTRL1_LINK_RATE_1350	,	V_659
GCFGC	,	V_742
"[PLANE:%d:%s] disabled, scaler_id = %d\n"	,	L_221
ALIGN	,	F_174
intel_limits_i9xx_lvds	,	V_919
ivb_manual_fdi_link_train	,	F_309
"CRTC bw constrained, retrying\n"	,	L_229
drm_atomic_get_crtc_state	,	F_725
i915_gem_object_get_dmabuf_resv	,	F_767
PIPE_DATA_N_G4X	,	F_580
GC_DISPLAY_CLOCK_200_MHZ_PNV	,	V_747
"num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n"	,	L_205
u16	,	T_5
PIPE_B	,	V_126
PIPE_A	,	V_117
"no pipe available for load-detect\n"	,	L_172
crtc_hblank_end	,	V_879
intel_pipe_update_end	,	F_776
PIPE_C	,	V_505
drm_gem_object_unreference	,	F_208
SKL_MAX_DST_W	,	V_535
m1	,	V_54
m2	,	V_47
flush_scheduled_work	,	F_1043
VLV_PLL_DW10	,	F_587
VLV_PLL_DW11	,	F_590
"WRPLL1 enabled\n"	,	L_146
PFIT_ENABLE	,	V_587
ctg_vco	,	V_770
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_859
smp_mb__before_atomic	,	F_752
to_i915	,	F_53
intel_tv_init	,	F_961
expected_mask	,	V_200
i915_gem_object_unpin_from_display_plane	,	F_195
SBI_SSCDIVINTPHASE	,	V_974
DPI_ENABLE	,	V_1082
intel_display_power_put	,	F_84
power_well_driver	,	V_1486
SKL_MAX_DST_H	,	V_536
ironlake_pch_transcoder_set_timings	,	F_334
default_credits	,	V_695
wait_event_interruptible_timeout	,	F_323
POWER_DOMAIN_PIPE_PANEL_FITTER	,	F_433
SP_ENABLE	,	V_148
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_493
hsync_end	,	V_888
n2	,	V_1258
intel_hpll_vco	,	F_551
has_drrs	,	V_808
possible_crtcs	,	V_1115
i915_vma	,	V_366
vlv_force_pll_on	,	F_599
bxt_init_cdclk	,	F_455
pdev	,	V_741
dmi_check_system	,	F_988
for_each_encoder_on_crtc	,	F_352
drm_encoder	,	V_608
drm_crtc_vblank_reset	,	F_1012
port_mask	,	V_201
PUNIT_REG_DSPFREQ	,	V_677
hsw_disable_pc8	,	F_665
"ddi_pll_sel: %u; dpll_hw_state: "	,	L_215
u32	,	T_1
SBI_GEN0_CFG_BUFFENABLE_DISABLE	,	V_969
PP_CONTROL	,	V_127
I915_FORMAT_MOD_X_TILED	,	V_237
limit	,	V_59
"failed to set mode on load-detect pipe\n"	,	L_177
CHV_CMN_DW14	,	F_132
CHV_CMN_DW13	,	F_591
locked	,	V_118
intel_cleanup_plane_fb	,	F_913
"(expected %i, found %i)\n"	,	L_239
skl_can_enable_sagv	,	F_891
mm	,	V_554
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_36
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_359
intel_enable_pipe_a	,	F_1006
FDI_RX_BIT_LOCK	,	V_451
drm_connector_reference	,	F_816
drm_modeset_acquire_init	,	F_273
ironlake_fdi_disable	,	F_312
BXT_DE_PLL_RATIO_MASK	,	V_638
entry	,	V_1371
"s"	,	L_307
intel_display_set_init_power	,	F_1026
"  BASE: %08x\n"	,	L_338
sr1	,	V_1440
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_860
I915_STATE_WARN	,	F_64
POWER_DOMAIN_PORT_DDI_E_LANES	,	V_596
spin_lock_irqsave	,	F_748
"cursor on pipe %c assertion failure (expected %s, current %s)\n"	,	L_23
DREF_SSC1_ENABLE	,	V_953
DRM_PLANE_TYPE_CURSOR	,	V_1207
intel_set_cpu_fifo_underrun_reporting	,	F_379
intel_gen7_queue_flip	,	F_761
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_814
disable_cxsr	,	V_567
p1	,	V_49
p2	,	V_50
DPIO_CHV_TDC_TARGET_CNT_SHIFT	,	V_853
"pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "	,	L_213
drm_crtc_state	,	V_42
i915_gem_object_get_fence	,	F_192
__i915_reset_in_progress_or_wedged	,	F_791
intel_color_check	,	F_811
vlv_compute_dpll	,	F_583
dsi_pll	,	V_1265
PLANE_CTL_YUV422_VYUY	,	V_389
verify_encoder_state	,	F_853
drm_modeset_lock_all_ctx	,	F_274
"pch pfit: pos: 0x%08x, size: 0x%08x, %s\n"	,	L_207
"attempting to use a userptr for a framebuffer, denied\n"	,	L_285
drm_framebuffer	,	V_251
"Updating pipe size %ix%i -&gt; %ix%i\n"	,	L_54
POWER_DOMAIN_PORT_DDI_D_LANES	,	V_594
assert_pll	,	F_62
for_each_connector_in_state	,	F_809
wait_for_us	,	F_629
bpc	,	V_516
conn_state	,	V_714
intel_limits_ironlake_single_lvds_100m	,	V_993
for_each_port_masked	,	F_682
on	,	V_1285
bpp	,	V_983
bps	,	V_984
src	,	V_342
"Could not determine valid watermarks for inherited state\n"	,	L_304
control	,	V_585
intel_pipe_set_base_atomic	,	F_261
cdclk_sel	,	V_774
cleanup_pending	,	V_1196
dspcntr	,	V_352
QUIRK_PIPEB_FORCE	,	V_138
u64	,	T_4
offsets	,	V_263
pf	,	V_1158
PLANE_CTL_ENABLE	,	V_147
"pll active mismatch (didn't expect pipe %c in active mask 0x%02x)\n"	,	L_255
update_wm_post	,	V_563
FDI_LINK_TRAIN_NONE_IVB	,	V_441
VGA_FAST_MODE_DISABLE	,	V_698
handles	,	V_1421
DPLL_EXT_BUFFER_ENABLE_VLV	,	V_813
PIPEMISC_DITHER_TYPE_SP	,	V_982
I915_TILING_X	,	V_318
TRANS_DPLLB_SEL	,	F_358
assert_pipe_enabled	,	F_301
"Sanitizing cdclk programmed by pre-os\n"	,	L_96
I915_WRITE	,	F_122
in_use	,	V_377
FDI_RX_TUSIZE1	,	F_355
plane_size	,	V_402
TRANS_DDI_PORT_SHIFT	,	V_1085
DPLL_CTRL1_SSC	,	F_460
DPIO_CHV_GAIN_CTRL_SHIFT	,	V_851
ADPA_PIPE_SELECT	,	F_115
SDVO_MULTIPLIER_MASK	,	V_936
VLV_PLL_DW9	,	F_565
intel_rotation_90_or_270	,	F_178
intel_state	,	V_329
intel_ring_begin	,	F_755
VLV_PLL_DW5	,	F_588
HAS_PCH_CPT	,	F_104
HAS_GMCH_DISPLAY	,	F_160
VLV_PLL_DW7	,	F_589
VLV_PLL_DW8	,	F_585
old_intel_state	,	V_700
"scaler_user index %u.%u: src %ux%u dst %ux%u "	,	L_75
pipe_bpp	,	V_725
I915_TILING_Y	,	V_1416
VLV_PLL_DW3	,	F_586
dp_pipe_enabled	,	F_103
lvds_border_bits	,	V_1227
old	,	V_1109
intel_mode_from_pipe_config	,	F_607
PIPECONF_10BPC	,	V_900
RETRY	,	V_727
"cpu_transcoder: %s\n"	,	L_195
intel_display_resume	,	F_1028
intel_crtc_mode_get	,	F_730
ref_freq	,	V_14
node	,	V_368
DPLL_CTRL1_LINK_RATE_2160	,	V_663
"  VSYNC: %08x\n"	,	L_346
DRM_PLANE_TYPE_OVERLAY	,	V_1211
drm_mode_config_init	,	F_999
intel_fbc_global_disable	,	F_1042
FP_M1_DIV_MASK	,	V_1118
skl_format_to_fourcc	,	F_202
device	,	V_1433
reservation_object_test_signaled_rcu	,	F_768
POWER_DOMAIN_PORT_DDI_A_LANES	,	V_591
POWER_DOMAIN_PORT_DSI	,	V_607
link_clock	,	V_789
VSYNCSHIFT	,	F_348
to_intel_plane_state	,	F_214
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_465
PCI_DEVFN	,	F_549
hw_state	,	V_1287
INTEL_OUTPUT_EDP	,	V_509
drm_mode_set_crtcinfo	,	F_831
"[CRTC:%d:%s]\n"	,	L_241
display_info	,	V_1222
lpt_disable_pch_transcoder	,	F_155
intel_get_pipe_from_connector	,	F_940
PLANE_CTL_TILED_YF	,	V_392
initial_watermarks	,	V_569
INTEL_GMCH_CTRL	,	V_1477
"Switching back to LCPLL failed\n"	,	L_160
offset_aligned	,	V_282
pipe_config	,	V_38
drm_framebuffer_unreference	,	F_210
"FDI mPHY reset assert timeout\n"	,	L_137
intel_crtc_get_vblank_counter	,	F_745
sscdivintphase	,	V_972
intel_wait_for_pipe_off	,	F_57
INTEL_INFO	,	F_58
old_fb	,	V_1140
cur_state	,	V_105
atomic_read	,	F_314
u8	,	T_11
intel_connector_register	,	F_1032
uint32_t	,	T_2
panel_pipe	,	V_116
drm_rect_height	,	F_252
intel_crtc_disable_planes	,	F_392
"DPLL0 not locked\n"	,	L_97
check_plane	,	V_1345
"Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n"	,	L_89
SBI_SSCDIVINTPHASE6	,	V_494
IS_ERR_OR_NULL	,	F_800
load_detect_temp	,	V_1466
INTEL_OUTPUT_ANALOG	,	V_605
i9xx_dpll_compute_m	,	F_29
i9xx_update_primary_plane	,	F_220
i915_mmio_reg_offset	,	F_117
"dis"	,	L_71
cursor_height	,	V_1458
max_n	,	V_74
HAS_PCH_LPT_LP	,	F_632
has_lvds	,	V_938
bus	,	V_755
tu	,	V_792
TRANSCODER_DSI_C	,	V_1081
DPIO_POST_DIV_SHIFT	,	V_831
TRANSCODER_DSI_A	,	V_1080
mode_set_atomic	,	V_417
intel_setup_outputs	,	F_949
"fdi link bw constraint, reducing pipe bpp to %i\n"	,	L_116
ctrl1	,	V_1239
intel_frontbuffer_flip_prepare	,	F_798
"PCode CDCLK freq change notify failed (err %d, freq %d)\n"	,	L_94
hsync_start	,	V_887
PLANE_CTL_ROTATE_90	,	V_398
transcoder	,	V_94
MI_LOAD_REGISTER_IMM	,	F_764
plane_to_crtc_mapping	,	V_1361
"  HSYNC: %08x\n"	,	L_343
lpt_program_fdi_mphy	,	F_630
"failed to read control word\n"	,	L_321
drm_display_mode	,	V_515
DPLL_SDVO_HIGH_SPEED	,	V_858
CLKCFG	,	V_24
intel_limits_i9xx_sdvo	,	V_916
"port clock: %d\n"	,	L_203
turn_off	,	V_1204
MI_WAIT_FOR_EVENT	,	V_1154
verify_single_dpll_state	,	F_856
"disabling pfit, current: 0x%08x\n"	,	L_101
VLV_PLL_DW9_BCAST	,	V_822
pixel_multiplier	,	V_577
other_crtc_state	,	V_719
SKL_DFSM	,	V_618
x1	,	V_343
i9xx_select_p2_div	,	F_37
pitch_tiles	,	V_276
x2	,	V_344
intel_crtc_restore_mode	,	F_905
pnv_dpll_compute_fp	,	F_561
"Unknown platform. Assuming 133 MHz CDCLK\n"	,	L_297
disable_lp_wm	,	V_568
DRM_ROTATE_180	,	V_361
intel_ddi_enable_transcoder_func	,	F_415
changed	,	V_664
DRM_MODE_DPMS_ON	,	V_1474
intel_flip_work	,	V_1
BUG_ON	,	F_627
MAX_SCHEDULE_TIMEOUT	,	V_1183
pending	,	V_434
"buffer is too small\n"	,	L_275
SKL_DFSM_CDCLK_LIMIT_540	,	V_623
M2_N2	,	V_812
D_COMP_HSW	,	V_1025
intel_crtc_atomic_check	,	F_810
"Removing stuck page flip\n"	,	L_67
ironlake_compute_dpll	,	F_640
"LP PCH doesn't have FDI\n"	,	L_140
intel_modeset_cleanup	,	F_1037
"disabling pipe %c\n"	,	L_46
wm	,	V_556
y2	,	V_345
wq	,	V_476
BXT_CDCLK_CD2X_PIPE_NONE	,	V_645
DERRMR_PIPEC_PRI_FLIP_DONE	,	V_1171
acquire_ctx	,	V_429
"mode\n"	,	L_180
intel_compute_max_dotclk	,	F_440
connector_mask	,	V_708
DSPSURFLIVE	,	F_742
"DPLL %d failed to lock\n"	,	L_37
SBI_SSCAUXDIV_FINALDIV2SEL_MASK	,	V_500
drm_mode_fb_cmd2	,	V_310
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_171
port_clock	,	V_39
DSPFREQSTAT_SHIFT_CHV	,	V_687
DISPPLANE_SEL_PIPE_B	,	V_354
pcsdw12	,	V_1238
DRM_FORMAT_XRGB8888	,	V_292
drm_modeset_acquire_fini	,	F_290
"failed to attach phys object\n"	,	L_270
__pageflip_finished_cs	,	F_741
CURSOR_MODE_256_ARGB_AX	,	V_1098
INTELPllInvalid	,	F_35
intel_encoder	,	V_506
intel_set_pch_fifo_underrun_reporting	,	F_396
TRANS_DDI_EDP_INPUT_A_ON	,	V_1077
DPLL_ID_PCH_PLL_A	,	V_1007
connector_state	,	V_1113
TU_SIZE	,	F_568
DPLL_ID_PCH_PLL_B	,	V_514
hwmode	,	V_1254
conf	,	V_1494
VTOTAL	,	F_342
modeset_calc_cdclk	,	V_1296
FDI_LINK_TRAIN_NORMAL_CPT	,	V_445
get_config	,	V_1282
max_pixclk	,	V_652
possible_crtc	,	V_1110
PIPE_CONF_CHECK_FLAGS	,	F_844
"requested mode:\n"	,	L_201
shared_dplls	,	V_1289
drm_atomic_helper_disable_all	,	F_280
DIV_ROUND_CLOSEST	,	F_8
PCH_PP_ON_DELAYS	,	V_121
i915_gem_object_create	,	F_707
intel_pch_rawclk	,	F_10
SKL_MAX_SRC_H	,	V_534
UTIL_PIN_CTL	,	V_1021
intel_framebuffer_size_for_mode	,	F_704
i915_gem_object_pin_to_display_plane	,	F_191
assert_panel_unlocked	,	F_74
i915_ggtt_view_normal	,	V_256
chv_prepare_pll	,	F_495
lvds_use_ssc	,	V_799
intel_pch_transcoder_set_m_n	,	F_566
assert_fdi_tx	,	F_67
cmn_dw13	,	V_929
DPLL	,	F_63
assert_fdi_rx_enabled	,	F_149
SKL_MAX_SRC_W	,	V_533
ckey	,	V_541
bios_lvds_use_ssc	,	V_1454
"FDI train 2 done.\n"	,	L_58
intel_compare_m_n	,	F_834
PS_FILTER_MEDIUM	,	V_543
port_to_aux_power_domain	,	F_427
sdvo_tv_clock	,	V_867
DISPPLANE_PIPE_CSC_ENABLE	,	V_365
PF_WIN_SZ	,	F_371
exact	,	V_1259
lane_lat_optim_mask	,	V_1262
TRANS_DP_PORT_SEL_B	,	V_170
force	,	V_580
intel_plane_atomic_calc_changes	,	F_805
CLKCFG_FSB_1067	,	V_30
TRANS_DP_PORT_SEL_C	,	V_172
TRANS_DP_PORT_SEL_D	,	V_174
stride_div	,	V_400
bridge_dev	,	V_1479
trace_i915_flip_request	,	F_799
kfree	,	F_215
ilk_max_pixel_rate	,	F_487
"ddi_pll_sel: 0x%x; dpll_hw_state: wrpll: 0x%x spll: 0x%x\n"	,	L_217
I915_STATE_WARN_ON	,	F_98
drm_gem_handle_create	,	F_967
intel_compute_tile_offset	,	F_199
"D_COMP RCOMP still in progress\n"	,	L_158
MI_DISPLAY_FLIP_PLANE	,	F_757
FDI_RX_FDI_DELAY_90	,	V_462
out	,	V_934
gen	,	V_103
LVDS_CLKB_POWER_UP	,	V_1132
drm_crtc_helper_add	,	F_938
"Disabling CPU source output\n"	,	L_135
intel_alloc_initial_plane_obj	,	F_203
DPLLB_MODE_DAC_SERIAL	,	V_856
LCPLL_CLK_FREQ_450	,	V_737
source_encoder	,	V_1213
drm_plane_index	,	F_218
"probing HDMI on SDVOB\n"	,	L_282
PLANE_CTL_FORMAT_XRGB_8888	,	V_302
PLANE_CTL_YUV422_YUYV	,	V_383
"p1 out of range\n"	,	L_7
"Couldn't disable DPLL0\n"	,	L_98
rot_info	,	V_246
cpt_set_fdi_bc_bifurcation	,	F_349
auxdiv	,	V_487
to_intel_framebuffer	,	F_179
PCH_TRANS_VSYNC	,	F_345
i915_gem_object_unpin_fence	,	F_197
assert_fdi_rx	,	F_70
drm_modeset_legacy_acquire_ctx	,	F_801
CURSOR_PIPE_CSC_ENABLE	,	V_1099
assert_pipe_disabled	,	F_127
SFUSE_STRAP_DDIC_DETECTED	,	V_1382
EINVAL	,	V_537
DISPPLANE_PIXFORMAT_MASK	,	V_928
PIPECONF_INTERLACE_W_SYNC_SHIFT	,	V_903
depth	,	V_1105
intel_lvds_init	,	F_950
SBI_SSCDIVINTPHASE_DIVSEL_SHIFT	,	V_498
CHV_BLEND	,	F_492
assert_fdi_tx_pll_enabled	,	F_72
DRM_MODE_FLAG_NVSYNC	,	V_1249
hsw_write_dcomp	,	F_658
IS_GM45	,	F_552
intel_display_power_get_if_enabled	,	F_83
DP_PIPE_MASK	,	V_157
ironlake_pfit_disable	,	F_297
"hrawclk"	,	L_2
queue	,	V_1310
sanitize	,	V_650
with_fdi	,	V_964
ironlake_pch_enable	,	F_354
PIPE_LINK_M_G4X	,	F_581
"pll active mismatch (didn't expect pipe %c in active mask)\n"	,	L_258
data	,	V_1042
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_468
MCURSOR_GAMMA_ENABLE	,	V_1095
skl_modeset_commit_cdclk	,	F_672
CCK_FUSE_REG	,	V_10
PLANE_CTL_ROTATE_180	,	V_396
lower_32_bits	,	F_241
CRTC_STEREO_DOUBLE	,	V_1252
IS_BDW_ULT	,	F_446
pch_fifo_underrun_disabled	,	V_1469
__pageflip_finished_mmio	,	F_744
hw_check	,	V_1312
i9xx_set_pll_dividers	,	F_497
DPIO_CHV_FEEDFWD_GAIN_SHIFT	,	V_845
"timeout waiting for DE PLL unlock\n"	,	L_91
ironlake_disable_pch_transcoder	,	F_152
lvds	,	V_1129
LVDS_PIPE_MASK	,	V_164
drm_mode_config_cleanup	,	F_1044
IS_BDW_ULX	,	F_445
PF_PIPE_SEL_MASK_IVB	,	V_1003
preferred_depth	,	V_1450
lvds_pipe_enabled	,	F_111
intel_finish_page_flip_cs	,	F_263
LCPLL_CD_SOURCE_FCLK_DONE	,	V_1030
distrust_bios_wm	,	V_1320
tile_size	,	V_258
PIPECONF_ENABLE	,	V_139
"Backlight polarity reversed on %s\n"	,	L_303
CCK_FUSE_HPLL_FREQ_MASK	,	V_11
max_vblank_count	,	V_230
bxt_de_pll_vco	,	F_449
drm_encoder_index	,	F_1020
intel_reduce_m_n_ratio	,	F_557
intel_display_error_state	,	V_1481
I915_MAX_PIPES	,	V_1308
drm_crtc_find	,	F_943
DREF_SSC_SOURCE_ENABLE	,	V_954
msecs_to_jiffies	,	F_886
SKL_PS_PWR_GATE	,	F_257
SPRITE_ENABLE	,	V_149
intel_post_plane_update	,	F_384
PIPE_CONF_QUIRK	,	F_846
fdi_lanes	,	V_453
GCI_CONTROL	,	V_697
"using SSC reference clock of %d kHz\n"	,	L_128
quirk_ssc_force_disable	,	F_983
D_COMP_COMP_FORCE	,	V_1036
FDI_RX_PLL_ENABLE	,	V_113
spin_lock	,	F_783
drm_atomic_helper_commit_hw_done	,	F_896
PFI_CREDIT_63	,	V_696
"Failed to create a copy of old state to restore: %i\n"	,	L_176
min_cdclk	,	V_665
i965_primary_formats	,	V_1347
skl_dpll0_disable	,	F_466
vlv_calc_dpll_params	,	F_31
PCH_DPLL_SEL	,	V_513
LCPLL_CLK_FREQ_54O_BDW	,	V_738
"FDI train 2 fail on vswing %d\n"	,	L_66
pixel_clock	,	V_788
intel_cpu_transcoder_get_m_n	,	F_644
"[setup_hw_state]"	,	L_318
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_212
rotation_property	,	V_1352
dpll_reg	,	V_202
DREF_SSC_SOURCE_DISABLE	,	V_958
SDVO_DETECTED	,	V_1388
intel_enable_shared_dpll	,	F_360
rgb_order	,	V_299
display_clock_mode	,	V_944
"fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n"	,	L_197
