#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f09c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ed7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1edea90 .functor NOT 1, L_0x1f35f90, C4<0>, C4<0>, C4<0>;
L_0x1f35d70 .functor XOR 2, L_0x1f35c10, L_0x1f35cd0, C4<00>, C4<00>;
L_0x1f35e80 .functor XOR 2, L_0x1f35d70, L_0x1f35de0, C4<00>, C4<00>;
v0x1f32390_0 .net *"_ivl_10", 1 0, L_0x1f35de0;  1 drivers
v0x1f32490_0 .net *"_ivl_12", 1 0, L_0x1f35e80;  1 drivers
v0x1f32570_0 .net *"_ivl_2", 1 0, L_0x1f35b50;  1 drivers
v0x1f32630_0 .net *"_ivl_4", 1 0, L_0x1f35c10;  1 drivers
v0x1f32710_0 .net *"_ivl_6", 1 0, L_0x1f35cd0;  1 drivers
v0x1f32840_0 .net *"_ivl_8", 1 0, L_0x1f35d70;  1 drivers
v0x1f32920_0 .net "a", 0 0, v0x1f30030_0;  1 drivers
v0x1f329c0_0 .net "b", 0 0, v0x1f300d0_0;  1 drivers
v0x1f32a60_0 .net "c", 0 0, v0x1f30170_0;  1 drivers
v0x1f32b00_0 .var "clk", 0 0;
v0x1f32ba0_0 .net "d", 0 0, v0x1f302b0_0;  1 drivers
v0x1f32c40_0 .net "out_pos_dut", 0 0, L_0x1f359c0;  1 drivers
v0x1f32ce0_0 .net "out_pos_ref", 0 0, L_0x1f34320;  1 drivers
v0x1f32d80_0 .net "out_sop_dut", 0 0, L_0x1f34b90;  1 drivers
v0x1f32e20_0 .net "out_sop_ref", 0 0, L_0x1f0b1a0;  1 drivers
v0x1f32ec0_0 .var/2u "stats1", 223 0;
v0x1f32f60_0 .var/2u "strobe", 0 0;
v0x1f33110_0 .net "tb_match", 0 0, L_0x1f35f90;  1 drivers
v0x1f331e0_0 .net "tb_mismatch", 0 0, L_0x1edea90;  1 drivers
v0x1f33280_0 .net "wavedrom_enable", 0 0, v0x1f30580_0;  1 drivers
v0x1f33350_0 .net "wavedrom_title", 511 0, v0x1f30620_0;  1 drivers
L_0x1f35b50 .concat [ 1 1 0 0], L_0x1f34320, L_0x1f0b1a0;
L_0x1f35c10 .concat [ 1 1 0 0], L_0x1f34320, L_0x1f0b1a0;
L_0x1f35cd0 .concat [ 1 1 0 0], L_0x1f359c0, L_0x1f34b90;
L_0x1f35de0 .concat [ 1 1 0 0], L_0x1f34320, L_0x1f0b1a0;
L_0x1f35f90 .cmp/eeq 2, L_0x1f35b50, L_0x1f35e80;
S_0x1edb7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ed7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1edee70 .functor AND 1, v0x1f30170_0, v0x1f302b0_0, C4<1>, C4<1>;
L_0x1edf250 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1edf630 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1edf8b0 .functor AND 1, L_0x1edf250, L_0x1edf630, C4<1>, C4<1>;
L_0x1ef6c10 .functor AND 1, L_0x1edf8b0, v0x1f30170_0, C4<1>, C4<1>;
L_0x1f0b1a0 .functor OR 1, L_0x1edee70, L_0x1ef6c10, C4<0>, C4<0>;
L_0x1f337a0 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f33810 .functor OR 1, L_0x1f337a0, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f33920 .functor AND 1, v0x1f30170_0, L_0x1f33810, C4<1>, C4<1>;
L_0x1f339e0 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1f33ab0 .functor OR 1, L_0x1f339e0, v0x1f300d0_0, C4<0>, C4<0>;
L_0x1f33b20 .functor AND 1, L_0x1f33920, L_0x1f33ab0, C4<1>, C4<1>;
L_0x1f33ca0 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f33d10 .functor OR 1, L_0x1f33ca0, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f33c30 .functor AND 1, v0x1f30170_0, L_0x1f33d10, C4<1>, C4<1>;
L_0x1f33ea0 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1f33fa0 .functor OR 1, L_0x1f33ea0, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f34060 .functor AND 1, L_0x1f33c30, L_0x1f33fa0, C4<1>, C4<1>;
L_0x1f34210 .functor XNOR 1, L_0x1f33b20, L_0x1f34060, C4<0>, C4<0>;
v0x1ede3c0_0 .net *"_ivl_0", 0 0, L_0x1edee70;  1 drivers
v0x1ede7c0_0 .net *"_ivl_12", 0 0, L_0x1f337a0;  1 drivers
v0x1edeba0_0 .net *"_ivl_14", 0 0, L_0x1f33810;  1 drivers
v0x1edef80_0 .net *"_ivl_16", 0 0, L_0x1f33920;  1 drivers
v0x1edf360_0 .net *"_ivl_18", 0 0, L_0x1f339e0;  1 drivers
v0x1edf740_0 .net *"_ivl_2", 0 0, L_0x1edf250;  1 drivers
v0x1edf9c0_0 .net *"_ivl_20", 0 0, L_0x1f33ab0;  1 drivers
v0x1f2e5a0_0 .net *"_ivl_24", 0 0, L_0x1f33ca0;  1 drivers
v0x1f2e680_0 .net *"_ivl_26", 0 0, L_0x1f33d10;  1 drivers
v0x1f2e760_0 .net *"_ivl_28", 0 0, L_0x1f33c30;  1 drivers
v0x1f2e840_0 .net *"_ivl_30", 0 0, L_0x1f33ea0;  1 drivers
v0x1f2e920_0 .net *"_ivl_32", 0 0, L_0x1f33fa0;  1 drivers
v0x1f2ea00_0 .net *"_ivl_36", 0 0, L_0x1f34210;  1 drivers
L_0x7f93adb3d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f2eac0_0 .net *"_ivl_38", 0 0, L_0x7f93adb3d018;  1 drivers
v0x1f2eba0_0 .net *"_ivl_4", 0 0, L_0x1edf630;  1 drivers
v0x1f2ec80_0 .net *"_ivl_6", 0 0, L_0x1edf8b0;  1 drivers
v0x1f2ed60_0 .net *"_ivl_8", 0 0, L_0x1ef6c10;  1 drivers
v0x1f2ee40_0 .net "a", 0 0, v0x1f30030_0;  alias, 1 drivers
v0x1f2ef00_0 .net "b", 0 0, v0x1f300d0_0;  alias, 1 drivers
v0x1f2efc0_0 .net "c", 0 0, v0x1f30170_0;  alias, 1 drivers
v0x1f2f080_0 .net "d", 0 0, v0x1f302b0_0;  alias, 1 drivers
v0x1f2f140_0 .net "out_pos", 0 0, L_0x1f34320;  alias, 1 drivers
v0x1f2f200_0 .net "out_sop", 0 0, L_0x1f0b1a0;  alias, 1 drivers
v0x1f2f2c0_0 .net "pos0", 0 0, L_0x1f33b20;  1 drivers
v0x1f2f380_0 .net "pos1", 0 0, L_0x1f34060;  1 drivers
L_0x1f34320 .functor MUXZ 1, L_0x7f93adb3d018, L_0x1f33b20, L_0x1f34210, C4<>;
S_0x1f2f500 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ed7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f30030_0 .var "a", 0 0;
v0x1f300d0_0 .var "b", 0 0;
v0x1f30170_0 .var "c", 0 0;
v0x1f30210_0 .net "clk", 0 0, v0x1f32b00_0;  1 drivers
v0x1f302b0_0 .var "d", 0 0;
v0x1f303a0_0 .var/2u "fail", 0 0;
v0x1f30440_0 .var/2u "fail1", 0 0;
v0x1f304e0_0 .net "tb_match", 0 0, L_0x1f35f90;  alias, 1 drivers
v0x1f30580_0 .var "wavedrom_enable", 0 0;
v0x1f30620_0 .var "wavedrom_title", 511 0;
E_0x1eea5c0/0 .event negedge, v0x1f30210_0;
E_0x1eea5c0/1 .event posedge, v0x1f30210_0;
E_0x1eea5c0 .event/or E_0x1eea5c0/0, E_0x1eea5c0/1;
S_0x1f2f830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f2f500;
 .timescale -12 -12;
v0x1f2fa70_0 .var/2s "i", 31 0;
E_0x1eea460 .event posedge, v0x1f30210_0;
S_0x1f2fb70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f2f500;
 .timescale -12 -12;
v0x1f2fd70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f2fe50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f2f500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f30800 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ed7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f344d0 .functor AND 1, v0x1f30170_0, v0x1f302b0_0, C4<1>, C4<1>;
L_0x1f34780 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1f34810 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f34990 .functor AND 1, L_0x1f34780, L_0x1f34810, C4<1>, C4<1>;
L_0x1f34ad0 .functor AND 1, L_0x1f34990, v0x1f30170_0, C4<1>, C4<1>;
L_0x1f34b90 .functor OR 1, L_0x1f344d0, L_0x1f34ad0, C4<0>, C4<0>;
L_0x1f34d30 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f34da0 .functor OR 1, L_0x1f34d30, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f34eb0 .functor AND 1, v0x1f30170_0, L_0x1f34da0, C4<1>, C4<1>;
L_0x1f34f70 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1f35150 .functor OR 1, L_0x1f34f70, v0x1f300d0_0, C4<0>, C4<0>;
L_0x1f351c0 .functor AND 1, L_0x1f34eb0, L_0x1f35150, C4<1>, C4<1>;
L_0x1f35340 .functor NOT 1, v0x1f300d0_0, C4<0>, C4<0>, C4<0>;
L_0x1f353b0 .functor OR 1, L_0x1f35340, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f352d0 .functor AND 1, v0x1f30170_0, L_0x1f353b0, C4<1>, C4<1>;
L_0x1f35540 .functor NOT 1, v0x1f30030_0, C4<0>, C4<0>, C4<0>;
L_0x1f35640 .functor OR 1, L_0x1f35540, v0x1f302b0_0, C4<0>, C4<0>;
L_0x1f35700 .functor AND 1, L_0x1f352d0, L_0x1f35640, C4<1>, C4<1>;
L_0x1f358b0 .functor XNOR 1, L_0x1f351c0, L_0x1f35700, C4<0>, C4<0>;
v0x1f309c0_0 .net *"_ivl_12", 0 0, L_0x1f34d30;  1 drivers
v0x1f30aa0_0 .net *"_ivl_14", 0 0, L_0x1f34da0;  1 drivers
v0x1f30b80_0 .net *"_ivl_16", 0 0, L_0x1f34eb0;  1 drivers
v0x1f30c70_0 .net *"_ivl_18", 0 0, L_0x1f34f70;  1 drivers
v0x1f30d50_0 .net *"_ivl_2", 0 0, L_0x1f34780;  1 drivers
v0x1f30e80_0 .net *"_ivl_20", 0 0, L_0x1f35150;  1 drivers
v0x1f30f60_0 .net *"_ivl_24", 0 0, L_0x1f35340;  1 drivers
v0x1f31040_0 .net *"_ivl_26", 0 0, L_0x1f353b0;  1 drivers
v0x1f31120_0 .net *"_ivl_28", 0 0, L_0x1f352d0;  1 drivers
v0x1f31290_0 .net *"_ivl_30", 0 0, L_0x1f35540;  1 drivers
v0x1f31370_0 .net *"_ivl_32", 0 0, L_0x1f35640;  1 drivers
v0x1f31450_0 .net *"_ivl_36", 0 0, L_0x1f358b0;  1 drivers
L_0x7f93adb3d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f31510_0 .net *"_ivl_38", 0 0, L_0x7f93adb3d060;  1 drivers
v0x1f315f0_0 .net *"_ivl_4", 0 0, L_0x1f34810;  1 drivers
v0x1f316d0_0 .net *"_ivl_6", 0 0, L_0x1f34990;  1 drivers
v0x1f317b0_0 .net "a", 0 0, v0x1f30030_0;  alias, 1 drivers
v0x1f31850_0 .net "b", 0 0, v0x1f300d0_0;  alias, 1 drivers
v0x1f31a50_0 .net "c", 0 0, v0x1f30170_0;  alias, 1 drivers
v0x1f31b40_0 .net "d", 0 0, v0x1f302b0_0;  alias, 1 drivers
v0x1f31c30_0 .net "out_pos", 0 0, L_0x1f359c0;  alias, 1 drivers
v0x1f31cf0_0 .net "out_sop", 0 0, L_0x1f34b90;  alias, 1 drivers
v0x1f31db0_0 .net "pos0", 0 0, L_0x1f351c0;  1 drivers
v0x1f31e70_0 .net "pos1", 0 0, L_0x1f35700;  1 drivers
v0x1f31f30_0 .net "sop1", 0 0, L_0x1f344d0;  1 drivers
v0x1f31ff0_0 .net "sop2", 0 0, L_0x1f34ad0;  1 drivers
L_0x1f359c0 .functor MUXZ 1, L_0x7f93adb3d060, L_0x1f351c0, L_0x1f358b0, C4<>;
S_0x1f32170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ed7320;
 .timescale -12 -12;
E_0x1ed39f0 .event anyedge, v0x1f32f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f32f60_0;
    %nor/r;
    %assign/vec4 v0x1f32f60_0, 0;
    %wait E_0x1ed39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f2f500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f303a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f30440_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f2f500;
T_4 ;
    %wait E_0x1eea5c0;
    %load/vec4 v0x1f304e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f303a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f2f500;
T_5 ;
    %wait E_0x1eea460;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %wait E_0x1eea460;
    %load/vec4 v0x1f303a0_0;
    %store/vec4 v0x1f30440_0, 0, 1;
    %fork t_1, S_0x1f2f830;
    %jmp t_0;
    .scope S_0x1f2f830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f2fa70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f2fa70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1eea460;
    %load/vec4 v0x1f2fa70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f2fa70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f2fa70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f2f500;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eea5c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f302b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f30170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f300d0_0, 0;
    %assign/vec4 v0x1f30030_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f303a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f30440_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ed7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f32f60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ed7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f32b00_0;
    %inv;
    %store/vec4 v0x1f32b00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ed7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f30210_0, v0x1f331e0_0, v0x1f32920_0, v0x1f329c0_0, v0x1f32a60_0, v0x1f32ba0_0, v0x1f32e20_0, v0x1f32d80_0, v0x1f32ce0_0, v0x1f32c40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ed7320;
T_9 ;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ed7320;
T_10 ;
    %wait E_0x1eea5c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f32ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
    %load/vec4 v0x1f33110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f32ec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f32e20_0;
    %load/vec4 v0x1f32e20_0;
    %load/vec4 v0x1f32d80_0;
    %xor;
    %load/vec4 v0x1f32e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f32ce0_0;
    %load/vec4 v0x1f32ce0_0;
    %load/vec4 v0x1f32c40_0;
    %xor;
    %load/vec4 v0x1f32ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f32ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f32ec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/machine/ece241_2013_q2/iter0/response0/top_module.sv";
