##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Bluetooth_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PSOC_IntClock
		4.4::Critical Path Report for RFID_IntClock
		4.5::Critical Path Report for RS232_IntClock
		4.6::Critical Path Report for Surtidor_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PSOC_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. RS232_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Bluetooth_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. RFID_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Surtidor_IntClock:R)
		5.6::Critical Path Report for (PSOC_IntClock:R vs. PSOC_IntClock:R)
		5.7::Critical Path Report for (RS232_IntClock:R vs. RS232_IntClock:R)
		5.8::Critical Path Report for (Bluetooth_IntClock:R vs. Bluetooth_IntClock:R)
		5.9::Critical Path Report for (RFID_IntClock:R vs. RFID_IntClock:R)
		5.10::Critical Path Report for (Surtidor_IntClock:R vs. Surtidor_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Bluetooth_IntClock         | Frequency: 46.95 MHz  | Target: 0.08 MHz   | 
Clock: Clock_1                    | N/A                   | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 74.73 MHz  | Target: 66.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 66.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 66.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 66.00 MHz  | 
Clock: PSOC_IntClock              | Frequency: 56.23 MHz  | Target: 0.92 MHz   | 
Clock: RFID_IntClock              | Frequency: 56.98 MHz  | Target: 0.08 MHz   | 
Clock: RS232_IntClock             | Frequency: 48.22 MHz  | Target: 0.92 MHz   | 
Clock: Surtidor_IntClock          | Frequency: 37.65 MHz  | Target: 0.04 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Bluetooth_IntClock  Bluetooth_IntClock  1.30152e+007     12993854    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Bluetooth_IntClock  15151.5          2174        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           PSOC_IntClock       15151.5          1771        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           RFID_IntClock       15151.5          1934        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           RS232_IntClock      15151.5          1900        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Surtidor_IntClock   15151.5          2101        N/A              N/A         N/A              N/A         N/A              N/A         
PSOC_IntClock       PSOC_IntClock       1.09091e+006     1073126     N/A              N/A         N/A              N/A         N/A              N/A         
RFID_IntClock       RFID_IntClock       1.30152e+007     12997601    N/A              N/A         N/A              N/A         N/A              N/A         
RS232_IntClock      RS232_IntClock      1.09091e+006     1070172     N/A              N/A         N/A              N/A         N/A              N/A         
Surtidor_IntClock   Surtidor_IntClock   2.60455e+007     26018891    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  25454         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25364         CyBUS_CLK(fixed-function):R  
Tx_Blue(0)_PAD    34869         Bluetooth_IntClock:R         
Tx_PSOC(0)_PAD    27298         PSOC_IntClock:R              
Tx_RFID(0)_PAD    29280         RFID_IntClock:R              
Tx_RS232(0)_PAD   30173         RS232_IntClock:R             
Tx_Surt(0)_PAD    32742         Surtidor_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Bluetooth_IntClock
************************************************
Clock: Bluetooth_IntClock
Frequency: 46.95 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12993854p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q                      macrocell91      1250   1250  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/main_1           macrocell26      8220   9470  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/q                macrocell26      3350  12820  12993854  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2288  15108  12993854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.73 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1771p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out                     synccell        1020   1020   1771  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell22     3238   4258   1771  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell22     3350   7608   1771  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2302   9911   1771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PSOC_IntClock
*******************************************
Clock: PSOC_IntClock
Frequency: 56.23 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PSOC:BUART:sTX:TxSts\/clock
Path slack     : 1073126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17283
-------------------------------------   ----- 
End-of-path arrival time (ps)           17283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1073126  RISE       1
\PSOC:BUART:tx_status_0\/main_3                 macrocell19     6709  10289  1073126  RISE       1
\PSOC:BUART:tx_status_0\/q                      macrocell19     3350  13639  1073126  RISE       1
\PSOC:BUART:sTX:TxSts\/status_0                 statusicell5    3644  17283  1073126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for RFID_IntClock
*******************************************
Clock: RFID_IntClock
Frequency: 56.98 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q                      macrocell58     1250   1250  12997601  RISE       1
\RFID:BUART:counter_load_not\/main_0           macrocell10     3845   5095  12997601  RISE       1
\RFID:BUART:counter_load_not\/q                macrocell10     3350   8445  12997601  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2915  11360  12997601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for RS232_IntClock
********************************************
Clock: RS232_IntClock
Frequency: 48.22 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS232:BUART:sRX:RxBitCounter\/clock
Path slack     : 1070172p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q            macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_counter_load\/main_1  macrocell5    7873   9123  1070172  RISE       1
\RS232:BUART:rx_counter_load\/q       macrocell5    3350  12473  1070172  RISE       1
\RS232:BUART:sRX:RxBitCounter\/load   count7cell    2905  15378  1070172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Surtidor_IntClock
***********************************************
Clock: Surtidor_IntClock
Frequency: 37.65 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26018891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20374
-------------------------------------   ----- 
End-of-path arrival time (ps)           20374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q                      macrocell108     1250   1250  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/main_3           macrocell34      8873  10123  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell34      3350  13473  26018891  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6900  20374  26018891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PSOC_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1771p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out                     synccell        1020   1020   1771  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell22     3238   4258   1771  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell22     3350   7608   1771  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2302   9911   1771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. RS232_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1900p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out                     synccell        1020   1020   1900  RISE       1
\RS232:BUART:rx_postpoll\/main_2         macrocell6      3121   4141   1900  RISE       1
\RS232:BUART:rx_postpoll\/q              macrocell6      3350   7491   1900  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291   9781   1900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Bluetooth_IntClock:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out                          synccell         1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_postpoll\/main_2         macrocell30      2879   3899   2174  RISE       1
\Bluetooth:BUART:rx_postpoll\/q              macrocell30      3350   7249   2174  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2258   9507   2174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. RFID_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1934p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out                     synccell        1020   1020   1934  RISE       1
\RFID:BUART:rx_postpoll\/main_2         macrocell14     3073   4093   1934  RISE       1
\RFID:BUART:rx_postpoll\/q              macrocell14     3350   7443   1934  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2304   9747   1934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Surtidor_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                         synccell         1020   1020   2101  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2         macrocell38      2898   3918   2101  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell38      3350   7268   2101  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2312   9580   2101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.6::Critical Path Report for (PSOC_IntClock:R vs. PSOC_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PSOC:BUART:sTX:TxSts\/clock
Path slack     : 1073126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17283
-------------------------------------   ----- 
End-of-path arrival time (ps)           17283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1073126  RISE       1
\PSOC:BUART:tx_status_0\/main_3                 macrocell19     6709  10289  1073126  RISE       1
\PSOC:BUART:tx_status_0\/q                      macrocell19     3350  13639  1073126  RISE       1
\PSOC:BUART:sTX:TxSts\/status_0                 statusicell5    3644  17283  1073126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1


5.7::Critical Path Report for (RS232_IntClock:R vs. RS232_IntClock:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS232:BUART:sRX:RxBitCounter\/clock
Path slack     : 1070172p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q            macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_counter_load\/main_1  macrocell5    7873   9123  1070172  RISE       1
\RS232:BUART:rx_counter_load\/q       macrocell5    3350  12473  1070172  RISE       1
\RS232:BUART:sRX:RxBitCounter\/load   count7cell    2905  15378  1070172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.8::Critical Path Report for (Bluetooth_IntClock:R vs. Bluetooth_IntClock:R)
*****************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12993854p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q                      macrocell91      1250   1250  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/main_1           macrocell26      8220   9470  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/q                macrocell26      3350  12820  12993854  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2288  15108  12993854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1


5.9::Critical Path Report for (RFID_IntClock:R vs. RFID_IntClock:R)
*******************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q                      macrocell58     1250   1250  12997601  RISE       1
\RFID:BUART:counter_load_not\/main_0           macrocell10     3845   5095  12997601  RISE       1
\RFID:BUART:counter_load_not\/q                macrocell10     3350   8445  12997601  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2915  11360  12997601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1


5.10::Critical Path Report for (Surtidor_IntClock:R vs. Surtidor_IntClock:R)
****************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26018891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20374
-------------------------------------   ----- 
End-of-path arrival time (ps)           20374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q                      macrocell108     1250   1250  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/main_3           macrocell34      8873  10123  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell34      3350  13473  26018891  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6900  20374  26018891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1771p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9911
-------------------------------------   ---- 
End-of-path arrival time (ps)           9911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out                     synccell        1020   1020   1771  RISE       1
\PSOC:BUART:rx_postpoll\/main_2         macrocell22     3238   4258   1771  RISE       1
\PSOC:BUART:rx_postpoll\/q              macrocell22     3350   7608   1771  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2302   9911   1771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1900p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out                     synccell        1020   1020   1900  RISE       1
\RS232:BUART:rx_postpoll\/main_2         macrocell6      3121   4141   1900  RISE       1
\RS232:BUART:rx_postpoll\/q              macrocell6      3350   7491   1900  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291   9781   1900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1934p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out                     synccell        1020   1020   1934  RISE       1
\RFID:BUART:rx_postpoll\/main_2         macrocell14     3073   4093   1934  RISE       1
\RFID:BUART:rx_postpoll\/q              macrocell14     3350   7443   1934  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2304   9747   1934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                         synccell         1020   1020   2101  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2         macrocell38      2898   3918   2101  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell38      3350   7268   2101  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2312   9580   2101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2174p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11682

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out                          synccell         1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_postpoll\/main_2         macrocell30      2879   3899   2174  RISE       1
\Bluetooth:BUART:rx_postpoll\/q              macrocell30      3350   7249   2174  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2258   9507   2174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:rx_state_0\/main_10
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 6488p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out              synccell      1020   1020   1771  RISE       1
\PSOC:BUART:rx_state_0\/main_10  macrocell79   4134   5154   6488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:rx_state_2\/main_9
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 6488p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out             synccell      1020   1020   1771  RISE       1
\PSOC:BUART:rx_state_2\/main_9  macrocell82   4134   5154   6488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:rx_state_2\/main_9
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 6573p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out             synccell      1020   1020   1900  RISE       1
\RS232:BUART:rx_state_2\/main_9  macrocell50   4048   5068   6573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:rx_last\/main_0
Capture Clock  : \RS232:BUART:rx_last\/clock_0
Path slack     : 6573p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out          synccell      1020   1020   1900  RISE       1
\RS232:BUART:rx_last\/main_0  macrocell56   4048   5068   6573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_last\/clock_0                              macrocell56         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:rx_state_0\/main_10
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 6648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out              synccell      1020   1020   1934  RISE       1
\RFID:BUART:rx_state_0\/main_10  macrocell63   3973   4993   6648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:rx_state_2\/main_9
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 6648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out             synccell      1020   1020   1934  RISE       1
\RFID:BUART:rx_state_2\/main_9  macrocell66   3973   4993   6648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:rx_status_3\/main_7
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 6667p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out              synccell      1020   1020   1771  RISE       1
\PSOC:BUART:rx_status_3\/main_7  macrocell87   3954   4974   6667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_0\/main_10
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 6815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                  synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:rx_state_0\/main_10  macrocell111   3806   4826   6815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_2\/main_9
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 6815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                 synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:rx_state_2\/main_9  macrocell114   3806   4826   6815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 7383p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out  synccell      1020   1020   1771  RISE       1
MODIN9_1/main_4      macrocell85   3238   4258   7383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 7383p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out  synccell      1020   1020   1771  RISE       1
MODIN9_0/main_3      macrocell86   3238   4258   7383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PSOC(0)_SYNC/out
Path End       : \PSOC:BUART:rx_last\/main_0
Capture Clock  : \PSOC:BUART:rx_last\/clock_0
Path slack     : 7383p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#72 vs. PSOC_IntClock:R#2)   15152
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PSOC(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_PSOC(0)_SYNC/out          synccell      1020   1020   1771  RISE       1
\PSOC:BUART:rx_last\/main_0  macrocell88   3238   4258   7383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 7501p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out  synccell      1020   1020   1900  RISE       1
MODIN1_1/main_4       macrocell53   3121   4141   7501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 7501p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out  synccell      1020   1020   1900  RISE       1
MODIN1_0/main_3       macrocell54   3121   4141   7501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:rx_state_0\/main_10
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 7513p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out              synccell      1020   1020   1900  RISE       1
\RS232:BUART:rx_state_0\/main_10  macrocell47   3108   4128   7513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RS232(0)_SYNC/out
Path End       : \RS232:BUART:rx_status_3\/main_7
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 7513p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#72 vs. RS232_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RS232(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RS232(0)_SYNC/out              synccell      1020   1020   1900  RISE       1
\RS232:BUART:rx_status_3\/main_7  macrocell55   3108   4128   7513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:rx_status_3\/main_7
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 7548p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out              synccell      1020   1020   1934  RISE       1
\RFID:BUART:rx_status_3\/main_7  macrocell71   3073   4093   7548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 7562p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out  synccell      1020   1020   1934  RISE       1
MODIN5_1/main_4      macrocell69   3060   4080   7562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 7562p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out  synccell      1020   1020   1934  RISE       1
MODIN5_0/main_3      macrocell70   3060   4080   7562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RFID(0)_SYNC/out
Path End       : \RFID:BUART:rx_last\/main_0
Capture Clock  : \RFID:BUART:rx_last\/clock_0
Path slack     : 7562p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#859 vs. RFID_IntClock:R#2)   15152
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RFID(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_RFID(0)_SYNC/out          synccell      1020   1020   1934  RISE       1
\RFID:BUART:rx_last\/main_0  macrocell72   3060   4080   7562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_last\/clock_0                               macrocell72         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:pollcount_1\/main_4
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                  synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:pollcount_1\/main_4  macrocell117   2939   3959   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:pollcount_0\/main_3
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 7724p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                  synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:pollcount_0\/main_3  macrocell118   2898   3918   7724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_status_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 7724p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out                  synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:rx_status_3\/main_7  macrocell119   2898   3918   7724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Surt(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 7724p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1719 vs. Surtidor_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Surt(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Surt(0)_SYNC/out              synccell       1020   1020   2101  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell120   2898   3918   7724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:rx_state_0\/main_10
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 7731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out                   synccell      1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_state_0\/main_10  macrocell95   2891   3911   7731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:rx_status_3\/main_7
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 7731p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out                   synccell       1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_status_3\/main_7  macrocell103   2891   3911   7731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:rx_state_2\/main_9
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 7739p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out                  synccell      1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_state_2\/main_9  macrocell98   2883   3903   7739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : \Bluetooth:BUART:rx_last\/main_0
Capture Clock  : \Bluetooth:BUART:rx_last\/clock_0
Path slack     : 7739p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out               synccell       1020   1020   2174  RISE       1
\Bluetooth:BUART:rx_last\/main_0  macrocell104   2883   3903   7739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_last\/clock_0                          macrocell104        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 7742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out  synccell       1020   1020   2174  RISE       1
MODIN13_1/main_4     macrocell101   2879   3899   7742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Blue(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 7742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#859 vs. Bluetooth_IntClock:R#2)   15152
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                11642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Blue(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_Blue(0)_SYNC/out  synccell       1020   1020   2174  RISE       1
MODIN13_0/main_3     macrocell102   2879   3899   7742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS232:BUART:sRX:RxBitCounter\/clock
Path slack     : 1070172p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15378
-------------------------------------   ----- 
End-of-path arrival time (ps)           15378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q            macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_counter_load\/main_1  macrocell5    7873   9123  1070172  RISE       1
\RS232:BUART:rx_counter_load\/q       macrocell5    3350  12473  1070172  RISE       1
\RS232:BUART:sRX:RxBitCounter\/load   count7cell    2905  15378  1070172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PSOC:BUART:sTX:TxSts\/clock
Path slack     : 1073126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17283
-------------------------------------   ----- 
End-of-path arrival time (ps)           17283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1073126  RISE       1
\PSOC:BUART:tx_status_0\/main_3                 macrocell19     6709  10289  1073126  RISE       1
\PSOC:BUART:tx_status_0\/q                      macrocell19     3350  13639  1073126  RISE       1
\PSOC:BUART:sTX:TxSts\/status_0                 statusicell5    3644  17283  1073126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PSOC:BUART:sRX:RxBitCounter\/clock
Path slack     : 1073482p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1085549

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q     macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_counter_load\/main_0  macrocell21   5217   6467  1073482  RISE       1
\PSOC:BUART:rx_counter_load\/q       macrocell21   3350   9817  1073482  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/load   count7cell    2250  12067  1073482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1073530p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11189
-------------------------------------   ----- 
End-of-path arrival time (ps)           11189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q                      macrocell42     1250   1250  1073530  RISE       1
\RS232:BUART:counter_load_not\/main_0           macrocell2      4273   5523  1073530  RISE       1
\RS232:BUART:counter_load_not\/q                macrocell2      3350   8873  1073530  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2317  11189  1073530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1074615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084719

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q                      macrocell75     1250   1250  1074615  RISE       1
\PSOC:BUART:counter_load_not\/main_1           macrocell18     3195   4445  1074615  RISE       1
\PSOC:BUART:counter_load_not\/q                macrocell18     3350   7795  1074615  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2309  10104  1074615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9678
-------------------------------------   ---- 
End-of-path arrival time (ps)           9678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q                macrocell47     1250   1250  1070172  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   8428   9678  1075221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS232:BUART:sRX:RxSts\/clock
Path slack     : 1076017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14392
-------------------------------------   ----- 
End-of-path arrival time (ps)           14392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1076017  RISE       1
\RS232:BUART:rx_status_4\/main_1                 macrocell7      2901   6481  1076017  RISE       1
\RS232:BUART:rx_status_4\/q                      macrocell7      3350   9831  1076017  RISE       1
\RS232:BUART:sRX:RxSts\/status_4                 statusicell2    4561  14392  1076017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:tx_state_0\/main_3
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1077031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10368
-------------------------------------   ----- 
End-of-path arrival time (ps)           10368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1073126  RISE       1
\PSOC:BUART:tx_state_0\/main_3                  macrocell75     6788  10368  1077031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS232:BUART:sTX:TxSts\/clock
Path slack     : 1077349p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13060
-------------------------------------   ----- 
End-of-path arrival time (ps)           13060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1077349  RISE       1
\RS232:BUART:tx_status_0\/main_3                 macrocell3      3194   6774  1077349  RISE       1
\RS232:BUART:tx_status_0\/q                      macrocell3      3350  10124  1077349  RISE       1
\RS232:BUART:sTX:TxSts\/status_0                 statusicell1    2937  13060  1077349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_state_0\/main_1
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1078276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q       macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_state_0\/main_1  macrocell47   7873   9123  1078276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_state_3\/main_1
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1078276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q       macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_state_3\/main_1  macrocell49   7873   9123  1078276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_status_3\/main_1
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1078276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q        macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_status_3\/main_1  macrocell55   7873   9123  1078276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PSOC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PSOC:BUART:sRX:RxSts\/clock
Path slack     : 1078863p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1078863  RISE       1
\PSOC:BUART:rx_status_4\/main_1                 macrocell23     2290   5870  1078863  RISE       1
\PSOC:BUART:rx_status_4\/q                      macrocell23     3350   9220  1078863  RISE       1
\PSOC:BUART:sRX:RxSts\/status_4                 statusicell6    2326  11546  1078863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PSOC:BUART:rx_state_0\/main_6
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1079332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                      macrocell86   1250   1250  1076143  RISE       1
\PSOC:BUART:rx_state_0\/main_6  macrocell79   6818   8068  1079332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PSOC:BUART:rx_status_3\/main_6
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1079337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q                       macrocell86   1250   1250  1076143  RISE       1
\PSOC:BUART:rx_status_3\/main_6  macrocell87   6812   8062  1079337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1079351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q          macrocell83     1250   1250  1079351  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4298   5548  1079351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1079461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q         macrocell78     1250   1250  1073482  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   4188   5438  1079461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS232:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1079812p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q                macrocell42     1250   1250  1073530  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3837   5087  1079812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1080046p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q                macrocell79     1250   1250  1076024  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3603   4853  1080046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1080248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q         macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_load_fifo\/main_1  macrocell48   5901   7151  1080248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_state_2\/main_1
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1080248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q       macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_state_2\/main_1  macrocell50   5901   7151  1080248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_0\/q
Path End       : \RS232:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS232:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1080248p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_0\/q               macrocell47   1250   1250  1070172  RISE       1
\RS232:BUART:rx_state_stop1_reg\/main_1  macrocell52   5901   7151  1080248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_stop1_reg\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS232:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080266p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q                macrocell43     1250   1250  1074429  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3383   4633  1080266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q                macrocell74     1250   1250  1074623  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3366   4616  1080283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q                macrocell75     1250   1250  1074615  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3366   4616  1080283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PSOC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1080389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1076246  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4320   4510  1080389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232:BUART:tx_state_0\/main_3
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1080625p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1077349  RISE       1
\RS232:BUART:tx_state_0\/main_3                  macrocell43     3194   6774  1080625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PSOC:BUART:txn\/main_3
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1080721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1080721  RISE       1
\PSOC:BUART:txn\/main_3                macrocell73     2309   6679  1080721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS232:BUART:txn\/main_3
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1080727p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1080727  RISE       1
\RS232:BUART:txn\/main_3                macrocell41     2302   6672  1080727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1080863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q         macrocell46     1250   1250  1075266  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2786   4036  1080863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_0\/main_0
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1080920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_state_0\/main_0    macrocell79   5229   6479  1080920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_3\/main_0
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1080920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_state_3\/main_0    macrocell81   5229   6479  1080920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_2\/main_0
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1080920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_state_2\/main_0    macrocell82   5229   6479  1080920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1080932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_load_fifo\/main_0  macrocell80   5217   6467  1080932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1080932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q        macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_0  macrocell84   5217   6467  1080932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_ctrl_mark_last\/q
Path End       : \PSOC:BUART:rx_status_3\/main_0
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1080932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  1073482  RISE       1
\PSOC:BUART:rx_status_3\/main_0   macrocell87   5217   6467  1080932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1081052p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q          macrocell51     1250   1250  1081052  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2597   3847  1081052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:tx_state_0\/main_0
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1081316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q       macrocell42   1250   1250  1073530  RISE       1
\RS232:BUART:tx_state_0\/main_0  macrocell43   4833   6083  1081316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:tx_bitclk\/main_0
Capture Clock  : \RS232:BUART:tx_bitclk\/clock_0
Path slack     : 1081316p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q      macrocell42   1250   1250  1073530  RISE       1
\RS232:BUART:tx_bitclk\/main_0  macrocell45   4833   6083  1081316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_0\/main_2
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1081563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  1079351  RISE       1
\PSOC:BUART:rx_state_0\/main_2   macrocell79   4586   5836  1081563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_3\/main_2
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1081563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  1079351  RISE       1
\PSOC:BUART:rx_state_3\/main_2   macrocell81   4586   5836  1081563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_state_2\/main_2
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1081563p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  1079351  RISE       1
\PSOC:BUART:rx_state_2\/main_2   macrocell82   4586   5836  1081563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1081573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q   macrocell83   1250   1250  1079351  RISE       1
\PSOC:BUART:rx_load_fifo\/main_2  macrocell80   4576   5826  1081573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_bitclk_enable\/q
Path End       : \PSOC:BUART:rx_status_3\/main_2
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1081573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_bitclk_enable\/q  macrocell83   1250   1250  1079351  RISE       1
\PSOC:BUART:rx_status_3\/main_2  macrocell87   4576   5826  1081573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1081582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q         macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_load_fifo\/main_3  macrocell48   4567   5817  1081582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_state_2\/main_3
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1081582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q       macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_state_2\/main_3  macrocell50   4567   5817  1081582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS232:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1081582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q               macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_state_stop1_reg\/main_2  macrocell52   4567   5817  1081582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_stop1_reg\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS232:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1081752p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1084899

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3147
-------------------------------------   ---- 
End-of-path arrival time (ps)           3147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1075769  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   2957   3147  1081752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1081756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  1076143  RISE       1
MODIN9_1/main_3  macrocell85   4393   5643  1081756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1081756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell86   1250   1250  1076143  RISE       1
MODIN9_0/main_2  macrocell86   4393   5643  1081756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:tx_state_1\/main_0
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1081876p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q       macrocell42   1250   1250  1073530  RISE       1
\RS232:BUART:tx_state_1\/main_0  macrocell42   4273   5523  1081876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:tx_state_2\/main_0
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1081876p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q       macrocell42   1250   1250  1073530  RISE       1
\RS232:BUART:tx_state_2\/main_0  macrocell44   4273   5523  1081876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232:BUART:rx_state_0\/main_9
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1082076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082076  RISE       1
\RS232:BUART:rx_state_0\/main_9         macrocell47   3383   5323  1082076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232:BUART:rx_state_3\/main_7
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1082076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082076  RISE       1
\RS232:BUART:rx_state_3\/main_7         macrocell49   3383   5323  1082076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232:BUART:rx_state_0\/main_7
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1082084p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082084  RISE       1
\RS232:BUART:rx_state_0\/main_7         macrocell47   3376   5316  1082084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232:BUART:rx_state_3\/main_5
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1082084p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082084  RISE       1
\RS232:BUART:rx_state_3\/main_5         macrocell49   3376   5316  1082084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1082161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082161  RISE       1
MODIN9_1/main_0                        macrocell85   3298   5238  1082161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1082161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082161  RISE       1
MODIN9_0/main_0                        macrocell86   3298   5238  1082161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232:BUART:rx_state_0\/main_8
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1082268p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082268  RISE       1
\RS232:BUART:rx_state_0\/main_8         macrocell47   3191   5131  1082268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232:BUART:rx_state_3\/main_6
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1082268p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082268  RISE       1
\RS232:BUART:rx_state_3\/main_6         macrocell49   3191   5131  1082268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_1\/q
Path End       : \RS232:BUART:txn\/main_1
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1082296p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_1\/q  macrocell42   1250   1250  1073530  RISE       1
\RS232:BUART:txn\/main_1    macrocell41   3853   5103  1082296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:txn\/main_6
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1082305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_bitclk\/q  macrocell77   1250   1250  1082305  RISE       1
\PSOC:BUART:txn\/main_6   macrocell73   3844   5094  1082305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1082331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082331  RISE       1
MODIN9_1/main_1                        macrocell85   3128   5068  1082331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1082331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082331  RISE       1
MODIN9_0/main_1                        macrocell86   3128   5068  1082331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1082452p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_load_fifo\/main_0  macrocell48   3697   4947  1082452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_state_2\/main_0
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1082452p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_state_2\/main_0    macrocell50   3697   4947  1082452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS232:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1082452p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q        macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_state_stop1_reg\/main_0  macrocell52   3697   4947  1082452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_stop1_reg\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS232:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS232:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082559p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1082559  RISE       1
\RS232:BUART:rx_bitclk_enable\/main_2   macrocell51   2901   4841  1082559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS232:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS232:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082565p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082565  RISE       1
\RS232:BUART:rx_bitclk_enable\/main_1   macrocell51   2894   4834  1082565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1082565p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082565  RISE       1
MODIN1_1/main_1                         macrocell53   2894   4834  1082565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1082565p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082565  RISE       1
MODIN1_0/main_1                         macrocell54   2894   4834  1082565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS232:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS232:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082582  RISE       1
\RS232:BUART:rx_bitclk_enable\/main_0   macrocell51   2877   4817  1082582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1082582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082582  RISE       1
MODIN1_1/main_0                         macrocell53   2877   4817  1082582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1082582p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082582  RISE       1
MODIN1_0/main_0                         macrocell54   2877   4817  1082582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1082641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q   macrocell51   1250   1250  1081052  RISE       1
\RS232:BUART:rx_load_fifo\/main_2  macrocell48   3508   4758  1082641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:rx_state_2\/main_2
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1082641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  1081052  RISE       1
\RS232:BUART:rx_state_2\/main_2   macrocell50   3508   4758  1082641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1082741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082741  RISE       1
\PSOC:BUART:rx_load_fifo\/main_5       macrocell80   2718   4658  1082741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1082744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082744  RISE       1
\PSOC:BUART:rx_load_fifo\/main_7       macrocell80   2715   4655  1082744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1082748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082748  RISE       1
\PSOC:BUART:rx_load_fifo\/main_6       macrocell80   2711   4651  1082748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_0\/main_9
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1082754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082744  RISE       1
\PSOC:BUART:rx_state_0\/main_9         macrocell79   2705   4645  1082754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_3\/main_7
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1082754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082744  RISE       1
\PSOC:BUART:rx_state_3\/main_7         macrocell81   2705   4645  1082754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PSOC:BUART:rx_state_2\/main_8
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1082754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082744  RISE       1
\PSOC:BUART:rx_state_2\/main_8         macrocell82   2705   4645  1082754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_0\/main_8
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1082755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082748  RISE       1
\PSOC:BUART:rx_state_0\/main_8         macrocell79   2704   4644  1082755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_3\/main_6
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1082755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082748  RISE       1
\PSOC:BUART:rx_state_3\/main_6         macrocell81   2704   4644  1082755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PSOC:BUART:rx_state_2\/main_7
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1082755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082748  RISE       1
\PSOC:BUART:rx_state_2\/main_7         macrocell82   2704   4644  1082755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_0\/main_7
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082741  RISE       1
\PSOC:BUART:rx_state_0\/main_7         macrocell79   2701   4641  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_3\/main_5
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082741  RISE       1
\PSOC:BUART:rx_state_3\/main_5         macrocell81   2701   4641  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PSOC:BUART:rx_state_2\/main_6
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082741  RISE       1
\PSOC:BUART:rx_state_2\/main_6         macrocell82   2701   4641  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_state_0\/main_4
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q       macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_state_0\/main_4  macrocell47   3390   4640  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_state_3\/main_4
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q       macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_state_3\/main_4  macrocell49   3390   4640  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_status_3\/main_4
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1082759p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q        macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_status_3\/main_4  macrocell55   3390   4640  1082759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:txn\/main_2
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1082765p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q  macrocell75   1250   1250  1074615  RISE       1
\PSOC:BUART:txn\/main_2    macrocell73   3384   4634  1082765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:txn\/main_1
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1082768p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q  macrocell74   1250   1250  1074623  RISE       1
\PSOC:BUART:txn\/main_1    macrocell73   3381   4631  1082768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:tx_state_0\/main_1
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1082769p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q       macrocell43   1250   1250  1074429  RISE       1
\RS232:BUART:tx_state_0\/main_1  macrocell43   3381   4631  1082769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:tx_bitclk\/main_1
Capture Clock  : \RS232:BUART:tx_bitclk\/clock_0
Path slack     : 1082769p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q      macrocell43   1250   1250  1074429  RISE       1
\RS232:BUART:tx_bitclk\/main_1  macrocell45   3381   4631  1082769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PSOC:BUART:rx_state_0\/main_5
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1082774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                      macrocell85   1250   1250  1078219  RISE       1
\PSOC:BUART:rx_state_0\/main_5  macrocell79   3375   4625  1082774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:tx_state_1\/main_1
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1082776p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q       macrocell43   1250   1250  1074429  RISE       1
\RS232:BUART:tx_state_1\/main_1  macrocell42   3373   4623  1082776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:tx_state_2\/main_1
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1082776p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q       macrocell43   1250   1250  1074429  RISE       1
\RS232:BUART:tx_state_2\/main_1  macrocell44   3373   4623  1082776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PSOC:BUART:rx_status_3\/main_5
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1082787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q                       macrocell85   1250   1250  1078219  RISE       1
\PSOC:BUART:rx_status_3\/main_5  macrocell87   3362   4612  1082787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1082800p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082084  RISE       1
\RS232:BUART:rx_load_fifo\/main_5       macrocell48   2659   4599  1082800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232:BUART:rx_state_2\/main_6
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1082800p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1082084  RISE       1
\RS232:BUART:rx_state_2\/main_6         macrocell50   2659   4599  1082800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1082807p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082076  RISE       1
\RS232:BUART:rx_load_fifo\/main_7       macrocell48   2652   4592  1082807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232:BUART:rx_state_2\/main_8
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1082807p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1082076  RISE       1
\RS232:BUART:rx_state_2\/main_8         macrocell50   2652   4592  1082807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1082902p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1082161  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_0   macrocell83   2557   4497  1082902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_state_0\/main_3
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1082929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q       macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_state_0\/main_3  macrocell47   3220   4470  1082929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_state_3\/main_3
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1082929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q       macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_state_3\/main_3  macrocell49   3220   4470  1082929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_3\/q
Path End       : \RS232:BUART:rx_status_3\/main_3
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1082929p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_3\/q        macrocell49   1250   1250  1074825  RISE       1
\RS232:BUART:rx_status_3\/main_3  macrocell55   3220   4470  1082929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:txn\/main_4
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1082941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_2\/q  macrocell76   1250   1250  1074619  RISE       1
\PSOC:BUART:txn\/main_4    macrocell73   3208   4458  1082941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_1
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 1082954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q      macrocell75   1250   1250  1074615  RISE       1
\PSOC:BUART:tx_bitclk\/main_1  macrocell77   3195   4445  1082954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_3
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 1082958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_2\/q      macrocell76   1250   1250  1074619  RISE       1
\PSOC:BUART:tx_bitclk\/main_3  macrocell77   3191   4441  1082958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_bitclk\/main_0
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 1082962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q      macrocell74   1250   1250  1074623  RISE       1
\PSOC:BUART:tx_bitclk\/main_0  macrocell77   3187   4437  1082962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_0\/q
Path End       : \RS232:BUART:txn\/main_2
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1083038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_0\/q  macrocell43   1250   1250  1074429  RISE       1
\RS232:BUART:txn\/main_2    macrocell41   3112   4362  1083038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_bitclk\/q
Path End       : \RS232:BUART:tx_state_0\/main_5
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1083075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_bitclk\/q        macrocell45   1250   1250  1083075  RISE       1
\RS232:BUART:tx_state_0\/main_5  macrocell43   3074   4324  1083075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_bitclk\/q
Path End       : \RS232:BUART:tx_state_1\/main_5
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1083076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_bitclk\/q        macrocell45   1250   1250  1083075  RISE       1
\RS232:BUART:tx_state_1\/main_5  macrocell42   3073   4323  1083076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_bitclk\/q
Path End       : \RS232:BUART:tx_state_2\/main_5
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1083076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_bitclk\/q        macrocell45   1250   1250  1083075  RISE       1
\RS232:BUART:tx_state_2\/main_5  macrocell44   3073   4323  1083076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1083138p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082268  RISE       1
\RS232:BUART:rx_load_fifo\/main_6       macrocell48   2321   4261  1083138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232:BUART:rx_state_2\/main_7
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1083138p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1082268  RISE       1
\RS232:BUART:rx_state_2\/main_7         macrocell50   2321   4261  1083138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1083197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1083197  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_2   macrocell83   2263   4203  1083197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:txn\/main_5
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1083201p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1083201  RISE       1
\PSOC:BUART:txn\/main_5                      macrocell73     4008   4198  1083201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_bitclk\/q
Path End       : \RS232:BUART:txn\/main_6
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1083214p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_bitclk\/q  macrocell45   1250   1250  1083075  RISE       1
\RS232:BUART:txn\/main_6   macrocell41   2935   4185  1083214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PSOC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PSOC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1083214p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1082331  RISE       1
\PSOC:BUART:rx_bitclk_enable\/main_1   macrocell83   2245   4185  1083214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_bitclk_enable\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_1\/main_5
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell77   1250   1250  1082305  RISE       1
\PSOC:BUART:tx_state_1\/main_5  macrocell74   2915   4165  1083234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_0\/main_5
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1083234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell77   1250   1250  1082305  RISE       1
\PSOC:BUART:tx_state_0\/main_5  macrocell75   2915   4165  1083234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_bitclk\/q
Path End       : \PSOC:BUART:tx_state_2\/main_5
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_bitclk\/q        macrocell77   1250   1250  1082305  RISE       1
\PSOC:BUART:tx_state_2\/main_5  macrocell76   2915   4165  1083234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_2\/q
Path End       : \RS232:BUART:tx_state_0\/main_4
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1083239p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_2\/q       macrocell44   1250   1250  1074895  RISE       1
\RS232:BUART:tx_state_0\/main_4  macrocell43   2910   4160  1083239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_2\/q
Path End       : \RS232:BUART:tx_bitclk\/main_3
Capture Clock  : \RS232:BUART:tx_bitclk\/clock_0
Path slack     : 1083239p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_2\/q      macrocell44   1250   1250  1074895  RISE       1
\RS232:BUART:tx_bitclk\/main_3  macrocell45   2910   4160  1083239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_2\/q
Path End       : \RS232:BUART:tx_state_1\/main_3
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1083242p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_2\/q       macrocell44   1250   1250  1074895  RISE       1
\RS232:BUART:tx_state_1\/main_3  macrocell42   2907   4157  1083242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_2\/q
Path End       : \RS232:BUART:tx_state_2\/main_3
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1083242p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_2\/q       macrocell44   1250   1250  1074895  RISE       1
\RS232:BUART:tx_state_2\/main_3  macrocell44   2907   4157  1083242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_state_2\/q
Path End       : \RS232:BUART:txn\/main_4
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1083243p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_state_2\/q  macrocell44   1250   1250  1074895  RISE       1
\RS232:BUART:txn\/main_4    macrocell41   2906   4156  1083243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_last\/q
Path End       : \PSOC:BUART:rx_state_2\/main_5
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1083268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_last\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_last\/q          macrocell88   1250   1250  1083268  RISE       1
\PSOC:BUART:rx_state_2\/main_5  macrocell82   2881   4131  1083268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1083369p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell53   1250   1250  1077768  RISE       1
MODIN1_1/main_2  macrocell53   2781   4031  1083369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_state_0\/main_0
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_state_0\/main_0    macrocell47   2778   4028  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_state_3\/main_0
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_state_3\/main_0    macrocell49   2778   4028  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232:BUART:rx_status_3\/main_0
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1083371p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_ctrl_mark_last\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  1075266  RISE       1
\RS232:BUART:rx_status_3\/main_0   macrocell55   2778   4028  1083371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RS232:BUART:rx_state_0\/main_5
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1083378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell53   1250   1250  1077768  RISE       1
\RS232:BUART:rx_state_0\/main_5  macrocell47   2771   4021  1083378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RS232:BUART:rx_status_3\/main_5
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1083378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell53   1250   1250  1077768  RISE       1
\RS232:BUART:rx_status_3\/main_5  macrocell55   2771   4021  1083378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1083443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q         macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_load_fifo\/main_4  macrocell80   2706   3956  1083443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q               macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_3  macrocell84   2706   3956  1083443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_status_3\/main_4
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1083443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q        macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_status_3\/main_4  macrocell87   2706   3956  1083443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_0\/main_1
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1083446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_state_0\/main_1  macrocell79   2703   3953  1083446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_3\/main_1
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1083446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_state_3\/main_1  macrocell81   2703   3953  1083446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_2\/main_1
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1083446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3953
-------------------------------------   ---- 
End-of-path arrival time (ps)           3953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q       macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_state_2\/main_1  macrocell82   2703   3953  1083446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_0\/main_4
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1083460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_state_0\/main_4  macrocell79   2689   3939  1083460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_3\/main_4
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1083460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_state_3\/main_4  macrocell81   2689   3939  1083460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_2\/q
Path End       : \PSOC:BUART:rx_state_2\/main_4
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1083460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_2\/q       macrocell82   1250   1250  1075993  RISE       1
\PSOC:BUART:rx_state_2\/main_4  macrocell82   2689   3939  1083460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1083474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q         macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_load_fifo\/main_1  macrocell80   2675   3925  1083474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q               macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_1  macrocell84   2675   3925  1083474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_0\/q
Path End       : \PSOC:BUART:rx_status_3\/main_1
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1083474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_0\/q        macrocell79   1250   1250  1076024  RISE       1
\PSOC:BUART:rx_status_3\/main_1  macrocell87   2675   3925  1083474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_load_fifo\/q
Path End       : \PSOC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PSOC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1083495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087779

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_load_fifo\/q            macrocell80     1250   1250  1080454  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3034   4284  1083495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS232:BUART:rx_load_fifo\/clock_0
Path slack     : 1083533p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q         macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_load_fifo\/main_4  macrocell48   2616   3866  1083533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_state_2\/main_4
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1083533p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q       macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_state_2\/main_4  macrocell50   2616   3866  1083533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_state_2\/q
Path End       : \RS232:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS232:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083533p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_state_2\/q               macrocell50   1250   1250  1074654  RISE       1
\RS232:BUART:rx_state_stop1_reg\/main_3  macrocell52   2616   3866  1083533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_stop1_reg\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:rx_state_0\/main_2
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1083555p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  1081052  RISE       1
\RS232:BUART:rx_state_0\/main_2   macrocell47   2594   3844  1083555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:rx_state_3\/main_2
Capture Clock  : \RS232:BUART:rx_state_3\/clock_0
Path slack     : 1083555p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  1081052  RISE       1
\RS232:BUART:rx_state_3\/main_2   macrocell49   2594   3844  1083555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_bitclk_enable\/q
Path End       : \RS232:BUART:rx_status_3\/main_2
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1083555p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_bitclk_enable\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  1081052  RISE       1
\RS232:BUART:rx_status_3\/main_2  macrocell55   2594   3844  1083555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RS232:BUART:rx_state_0\/main_6
Capture Clock  : \RS232:BUART:rx_state_0\/clock_0
Path slack     : 1083557p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell54   1250   1250  1077960  RISE       1
\RS232:BUART:rx_state_0\/main_6  macrocell47   2592   3842  1083557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_0\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RS232:BUART:rx_status_3\/main_6
Capture Clock  : \RS232:BUART:rx_status_3\/clock_0
Path slack     : 1083557p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell54   1250   1250  1077960  RISE       1
\RS232:BUART:rx_status_3\/main_6  macrocell55   2592   3842  1083557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1083560p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  1077960  RISE       1
MODIN1_1/main_3  macrocell53   2589   3839  1083560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1083560p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  1077960  RISE       1
MODIN1_0/main_2  macrocell54   2589   3839  1083560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_load_fifo\/q
Path End       : \RS232:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS232:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1083600p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087779

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_load_fifo\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:rx_load_fifo\/q            macrocell48     1250   1250  1077408  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2929   4179  1083600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PSOC:BUART:rx_load_fifo\/clock_0
Path slack     : 1083618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q         macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_load_fifo\/main_3  macrocell80   2531   3781  1083618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_load_fifo\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PSOC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1083618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q               macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/main_2  macrocell84   2531   3781  1083618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_stop1_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_status_3\/main_3
Capture Clock  : \PSOC:BUART:rx_status_3\/clock_0
Path slack     : 1083618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q        macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_status_3\/main_3  macrocell87   2531   3781  1083618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_0\/main_3
Capture Clock  : \PSOC:BUART:rx_state_0\/clock_0
Path slack     : 1083621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_state_0\/main_3  macrocell79   2528   3778  1083621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_0\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_3\/main_3
Capture Clock  : \PSOC:BUART:rx_state_3\/clock_0
Path slack     : 1083621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_state_3\/main_3  macrocell81   2528   3778  1083621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_state_3\/q
Path End       : \PSOC:BUART:rx_state_2\/main_3
Capture Clock  : \PSOC:BUART:rx_state_2\/clock_0
Path slack     : 1083621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_3\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_state_3\/q       macrocell81   1250   1250  1076168  RISE       1
\PSOC:BUART:rx_state_2\/main_3  macrocell82   2528   3778  1083621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_state_2\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_1\/main_2
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1076246  RISE       1
\PSOC:BUART:tx_state_1\/main_2               macrocell74     3404   3594  1083805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_0\/main_2
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1083805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1076246  RISE       1
\PSOC:BUART:tx_state_0\/main_2               macrocell75     3404   3594  1083805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_state_2\/main_2
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1076246  RISE       1
\PSOC:BUART:tx_state_2\/main_2               macrocell76     3404   3594  1083805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1083831p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell85   1250   1250  1078219  RISE       1
MODIN9_1/main_2  macrocell85   2318   3568  1083831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell85         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:txn\/q
Path End       : \PSOC:BUART:txn\/main_0
Capture Clock  : \PSOC:BUART:txn\/clock_0
Path slack     : 1083841p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:txn\/q       macrocell73   1250   1250  1083841  RISE       1
\PSOC:BUART:txn\/main_0  macrocell73   2308   3558  1083841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_1\/main_1
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell75   1250   1250  1074615  RISE       1
\PSOC:BUART:tx_state_1\/main_1  macrocell74   2294   3544  1083855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_0\/main_1
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1083855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell75   1250   1250  1074615  RISE       1
\PSOC:BUART:tx_state_0\/main_1  macrocell75   2294   3544  1083855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_0\/q
Path End       : \PSOC:BUART:tx_state_2\/main_1
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_0\/q       macrocell75   1250   1250  1074615  RISE       1
\PSOC:BUART:tx_state_2\/main_1  macrocell76   2294   3544  1083855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_last\/q
Path End       : \RS232:BUART:rx_state_2\/main_5
Capture Clock  : \RS232:BUART:rx_state_2\/clock_0
Path slack     : 1083856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_last\/clock_0                              macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:rx_last\/q          macrocell56   1250   1250  1083856  RISE       1
\RS232:BUART:rx_state_2\/main_5  macrocell50   2293   3543  1083856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_state_2\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_1\/main_0
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell74   1250   1250  1074623  RISE       1
\PSOC:BUART:tx_state_1\/main_0  macrocell74   2291   3541  1083858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_0\/main_0
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1083858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell74   1250   1250  1074623  RISE       1
\PSOC:BUART:tx_state_0\/main_0  macrocell75   2291   3541  1083858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_1\/q
Path End       : \PSOC:BUART:tx_state_2\/main_0
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_1\/q       macrocell74   1250   1250  1074623  RISE       1
\PSOC:BUART:tx_state_2\/main_0  macrocell76   2291   3541  1083858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:txn\/q
Path End       : \RS232:BUART:txn\/main_0
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1083862p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\RS232:BUART:txn\/q       macrocell41   1250   1250  1083862  RISE       1
\RS232:BUART:txn\/main_0  macrocell41   2288   3538  1083862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_1\/main_3
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell76   1250   1250  1074619  RISE       1
\PSOC:BUART:tx_state_1\/main_3  macrocell74   2287   3537  1083862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_0\/main_4
Capture Clock  : \PSOC:BUART:tx_state_0\/clock_0
Path slack     : 1083862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell76   1250   1250  1074619  RISE       1
\PSOC:BUART:tx_state_0\/main_4  macrocell75   2287   3537  1083862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:tx_state_2\/q
Path End       : \PSOC:BUART:tx_state_2\/main_3
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PSOC:BUART:tx_state_2\/q       macrocell76   1250   1250  1074619  RISE       1
\PSOC:BUART:tx_state_2\/main_3  macrocell76   2287   3537  1083862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:tx_state_1\/main_4
Capture Clock  : \PSOC:BUART:tx_state_1\/clock_0
Path slack     : 1083964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1083201  RISE       1
\PSOC:BUART:tx_state_1\/main_4               macrocell74     3245   3435  1083964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PSOC:BUART:tx_state_2\/main_4
Capture Clock  : \PSOC:BUART:tx_state_2\/clock_0
Path slack     : 1083964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1083201  RISE       1
\PSOC:BUART:tx_state_2\/main_4               macrocell76     3245   3435  1083964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232:BUART:tx_state_1\/main_2
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1084115p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3284
-------------------------------------   ---- 
End-of-path arrival time (ps)           3284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1075769  RISE       1
\RS232:BUART:tx_state_1\/main_2               macrocell42     3094   3284  1084115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232:BUART:tx_state_2\/main_2
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1084115p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3284
-------------------------------------   ---- 
End-of-path arrival time (ps)           3284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1075769  RISE       1
\RS232:BUART:tx_state_2\/main_2               macrocell44     3094   3284  1084115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232:BUART:tx_state_0\/main_2
Capture Clock  : \RS232:BUART:tx_state_0\/clock_0
Path slack     : 1084119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3280
-------------------------------------   ---- 
End-of-path arrival time (ps)           3280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1075769  RISE       1
\RS232:BUART:tx_state_0\/main_2               macrocell43     3090   3280  1084119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232:BUART:tx_bitclk\/main_2
Capture Clock  : \RS232:BUART:tx_bitclk\/clock_0
Path slack     : 1084119p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3280
-------------------------------------   ---- 
End-of-path arrival time (ps)           3280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1075769  RISE       1
\RS232:BUART:tx_bitclk\/main_2                macrocell45     3090   3280  1084119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_bitclk\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232:BUART:tx_state_1\/main_4
Capture Clock  : \RS232:BUART:tx_state_1\/clock_0
Path slack     : 1084384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3015
-------------------------------------   ---- 
End-of-path arrival time (ps)           3015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1084384  RISE       1
\RS232:BUART:tx_state_1\/main_4               macrocell42     2825   3015  1084384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_1\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232:BUART:tx_state_2\/main_4
Capture Clock  : \RS232:BUART:tx_state_2\/clock_0
Path slack     : 1084384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3015
-------------------------------------   ---- 
End-of-path arrival time (ps)           3015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1084384  RISE       1
\RS232:BUART:tx_state_2\/main_4               macrocell44     2825   3015  1084384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:tx_state_2\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232:BUART:txn\/main_5
Capture Clock  : \RS232:BUART:txn\/clock_0
Path slack     : 1084389p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3010
-------------------------------------   ---- 
End-of-path arrival time (ps)           3010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1084384  RISE       1
\RS232:BUART:txn\/main_5                      macrocell41     2820   3010  1084389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:txn\/clock_0                                  macrocell41         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PSOC:BUART:tx_bitclk\/main_2
Capture Clock  : \PSOC:BUART:tx_bitclk\/clock_0
Path slack     : 1084585p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1087399

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2815
-------------------------------------   ---- 
End-of-path arrival time (ps)           2815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1076246  RISE       1
\PSOC:BUART:tx_bitclk\/main_2                macrocell77     2625   2815  1084585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PSOC:BUART:rx_status_3\/q
Path End       : \PSOC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PSOC:BUART:sRX:RxSts\/clock
Path slack     : 1084802p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (PSOC_IntClock:R#1 vs. PSOC_IntClock:R#2)   1090909
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1090409

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:rx_status_3\/clock_0                           macrocell87         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\PSOC:BUART:rx_status_3\/q       macrocell87    1250   1250  1084802  RISE       1
\PSOC:BUART:sRX:RxSts\/status_3  statusicell6   4357   5607  1084802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PSOC:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232:BUART:rx_status_3\/q
Path End       : \RS232:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS232:BUART:sRX:RxSts\/clock
Path slack     : 1086843p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (RS232_IntClock:R#1 vs. RS232_IntClock:R#2)   1090909
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1090409

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:rx_status_3\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\RS232:BUART:rx_status_3\/q       macrocell55    1250   1250  1086843  RISE       1
\RS232:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  1086843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RS232:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12993854p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15108
-------------------------------------   ----- 
End-of-path arrival time (ps)           15108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q                      macrocell91      1250   1250  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/main_1           macrocell26      8220   9470  12993854  RISE       1
\Bluetooth:BUART:counter_load_not\/q                macrocell26      3350  12820  12993854  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2288  15108  12993854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997601p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13008962

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q                      macrocell58     1250   1250  12997601  RISE       1
\RFID:BUART:counter_load_not\/main_0           macrocell10     3845   5095  12997601  RISE       1
\RFID:BUART:counter_load_not\/q                macrocell10     3350   8445  12997601  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2915  11360  12997601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Bluetooth:BUART:sTX:TxSts\/status_0
Capture Clock  : \Bluetooth:BUART:sTX:TxSts\/clock
Path slack     : 12997836p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13014652

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16815
-------------------------------------   ----- 
End-of-path arrival time (ps)           16815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12997836  RISE       1
\Bluetooth:BUART:tx_status_0\/main_3                 macrocell27      7574  11154  12997836  RISE       1
\Bluetooth:BUART:tx_status_0\/q                      macrocell27      3350  14504  12997836  RISE       1
\Bluetooth:BUART:sTX:TxSts\/status_0                 statusicell7     2312  16815  12997836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxSts\/clock                          statusicell7        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12998987p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009792

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10804
-------------------------------------   ----- 
End-of-path arrival time (ps)           10804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q            macrocell95   1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_counter_load\/main_1  macrocell29   3944   5194  12998987  RISE       1
\Bluetooth:BUART:rx_counter_load\/q       macrocell29   3350   8544  12998987  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2260  10804  12998987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Bluetooth:BUART:sRX:RxSts\/status_4
Capture Clock  : \Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 12999524p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13014652

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15128
-------------------------------------   ----- 
End-of-path arrival time (ps)           15128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  12999524  RISE       1
\Bluetooth:BUART:rx_status_4\/main_1                 macrocell31      5957   9537  12999524  RISE       1
\Bluetooth:BUART:rx_status_4\/q                      macrocell31      3350  12887  12999524  RISE       1
\Bluetooth:BUART:sRX:RxSts\/status_4                 statusicell8     2241  15128  12999524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxSts\/clock                          statusicell8        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RFID:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009792

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10062
-------------------------------------   ----- 
End-of-path arrival time (ps)           10062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q            macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_counter_load\/main_1  macrocell13   3144   4394  12999729  RISE       1
\RFID:BUART:rx_counter_load\/q       macrocell13   3350   7744  12999729  RISE       1
\RFID:BUART:sRX:RxBitCounter\/load   count7cell    2318  10062  12999729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Bluetooth:BUART:tx_state_0\/main_3
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13000488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12997836  RISE       1
\Bluetooth:BUART:tx_state_0\/main_3                  macrocell91      7574  11154  13000488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Bluetooth:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13000605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q                macrocell91      1250   1250  12993854  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   7287   8537  13000605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RFID:BUART:sTX:TxSts\/status_0
Capture Clock  : \RFID:BUART:sTX:TxSts\/clock
Path slack     : 13001400p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13014652

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13251
-------------------------------------   ----- 
End-of-path arrival time (ps)           13251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13001400  RISE       1
\RFID:BUART:tx_status_0\/main_3                 macrocell11     4013   7593  13001400  RISE       1
\RFID:BUART:tx_status_0\/q                      macrocell11     3350  10943  13001400  RISE       1
\RFID:BUART:sTX:TxSts\/status_0                 statusicell3    2308  13251  13001400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:tx_state_0\/main_0
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13001691p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9951
-------------------------------------   ---- 
End-of-path arrival time (ps)           9951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q       macrocell90   1250   1250  12996187  RISE       1
\Bluetooth:BUART:tx_state_0\/main_0  macrocell91   8701   9951  13001691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RFID:BUART:sRX:RxSts\/status_4
Capture Clock  : \RFID:BUART:sRX:RxSts\/clock
Path slack     : 13001851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13014652

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12800
-------------------------------------   ----- 
End-of-path arrival time (ps)           12800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13001851  RISE       1
\RFID:BUART:rx_status_4\/main_1                 macrocell15     2931   6511  13001851  RISE       1
\RFID:BUART:rx_status_4\/q                      macrocell15     3350   9861  13001851  RISE       1
\RFID:BUART:sRX:RxSts\/status_4                 statusicell4    2939  12800  13001851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Bluetooth:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13001894p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q                macrocell90      1250   1250  12996187  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5998   7248  13001894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:tx_state_2\/main_0
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13002545p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q       macrocell90   1250   1250  12996187  RISE       1
\Bluetooth:BUART:tx_state_2\/main_0  macrocell92   7847   9097  13002545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:tx_bitclk\/main_0
Capture Clock  : \Bluetooth:BUART:tx_bitclk\/clock_0
Path slack     : 13002545p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q      macrocell90   1250   1250  12996187  RISE       1
\Bluetooth:BUART:tx_bitclk\/main_0  macrocell93   7847   9097  13002545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:txn\/main_2
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13003087p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q  macrocell91   1250   1250  12993854  RISE       1
\Bluetooth:BUART:txn\/main_2    macrocell89   7304   8554  13003087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:tx_state_1\/main_1
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13003087p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q       macrocell91   1250   1250  12993854  RISE       1
\Bluetooth:BUART:tx_state_1\/main_1  macrocell90   7304   8554  13003087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Bluetooth:BUART:tx_state_0\/main_2
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13003141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8501
-------------------------------------   ---- 
End-of-path arrival time (ps)           8501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12999049  RISE       1
\Bluetooth:BUART:tx_state_0\/main_2               macrocell91      8311   8501  13003141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RFID:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13003272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q                macrocell59     1250   1250  12998838  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4619   5869  13003272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_2\/q
Path End       : \Bluetooth:BUART:txn\/main_4
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13003308p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_2\/q  macrocell92   1250   1250  12994265  RISE       1
\Bluetooth:BUART:txn\/main_4    macrocell89   7084   8334  13003308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_2\/q
Path End       : \Bluetooth:BUART:tx_state_1\/main_3
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13003308p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_2\/q       macrocell92   1250   1250  12994265  RISE       1
\Bluetooth:BUART:tx_state_1\/main_3  macrocell90   7084   8334  13003308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_bitclk\/q
Path End       : \Bluetooth:BUART:txn\/main_6
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13003754p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_bitclk\/q  macrocell93   1250   1250  13003754  RISE       1
\Bluetooth:BUART:txn\/main_6   macrocell89   6637   7887  13003754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_bitclk\/q
Path End       : \Bluetooth:BUART:tx_state_1\/main_5
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13003754p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7887
-------------------------------------   ---- 
End-of-path arrival time (ps)           7887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_bitclk\/q        macrocell93   1250   1250  13003754  RISE       1
\Bluetooth:BUART:tx_state_1\/main_5  macrocell90   6637   7887  13003754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Bluetooth:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13003814p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12999049  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   5138   5328  13003814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q                macrocell63     1250   1250  12999729  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4049   5299  13003843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003904p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q          macrocell67     1250   1250  13003904  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3988   5238  13003904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RFID:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RFID:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13003910p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12998974  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5042   5232  13003910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RFID:BUART:tx_state_0\/main_3
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13004048p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13001400  RISE       1
\RFID:BUART:tx_state_0\/main_3                  macrocell59     4013   7593  13004048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Bluetooth:BUART:tx_state_2\/main_2
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13004051p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12999049  RISE       1
\Bluetooth:BUART:tx_state_2\/main_2               macrocell92      7400   7590  13004051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Bluetooth:BUART:tx_bitclk\/main_2
Capture Clock  : \Bluetooth:BUART:tx_bitclk\/clock_0
Path slack     : 13004051p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12999049  RISE       1
\Bluetooth:BUART:tx_bitclk\/main_2                macrocell93      7400   7590  13004051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004147p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q         macrocell62     1250   1250  12999944  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3745   4995  13004147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004714p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q                macrocell95      1250   1250  12998987  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3178   4428  13004714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Bluetooth:BUART:tx_state_2\/main_4
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13004797p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004797  RISE       1
\Bluetooth:BUART:tx_state_2\/main_4               macrocell92      6655   6845  13004797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RFID:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13004801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q                macrocell58     1250   1250  12997601  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3090   4340  13004801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_bitclk\/q
Path End       : \RFID:BUART:tx_state_1\/main_5
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13004902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_bitclk\/q        macrocell61   1250   1250  13004902  RISE       1
\RFID:BUART:tx_state_1\/main_5  macrocell58   5489   6739  13004902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_bitclk\/q
Path End       : \RFID:BUART:tx_state_2\/main_5
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13004902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_bitclk\/q        macrocell61   1250   1250  13004902  RISE       1
\RFID:BUART:tx_state_2\/main_5  macrocell60   5489   6739  13004902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_bitclk\/q
Path End       : \RFID:BUART:txn\/main_6
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13004906p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_bitclk\/q  macrocell61   1250   1250  13004902  RISE       1
\RFID:BUART:txn\/main_6   macrocell57   5485   6735  13004906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Bluetooth:BUART:txn\/main_3
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13004958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:TxShifter:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  13004958  RISE       1
\Bluetooth:BUART:txn\/main_3                macrocell89      2314   6684  13004958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RFID:BUART:txn\/main_3
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13004970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13004970  RISE       1
\RFID:BUART:txn\/main_3                macrocell57     2301   6671  13004970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:rx_state_0\/main_2
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13005001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13003904  RISE       1
\RFID:BUART:rx_state_0\/main_2   macrocell63   5391   6641  13005001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:rx_state_3\/main_2
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13005001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13003904  RISE       1
\RFID:BUART:rx_state_3\/main_2   macrocell65   5391   6641  13005001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:rx_state_2\/main_2
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13005001p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13003904  RISE       1
\RFID:BUART:rx_state_2\/main_2   macrocell66   5391   6641  13005001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005034p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q          macrocell99      1250   1250  13005034  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2858   4108  13005034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:txn\/main_2
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13005079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q  macrocell59   1250   1250  12998838  RISE       1
\RFID:BUART:txn\/main_2    macrocell57   5312   6562  13005079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:tx_state_1\/main_1
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13005081p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q       macrocell59   1250   1250  12998838  RISE       1
\RFID:BUART:tx_state_1\/main_1  macrocell58   5310   6560  13005081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:tx_state_2\/main_1
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13005081p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q       macrocell59   1250   1250  12998838  RISE       1
\RFID:BUART:tx_state_2\/main_1  macrocell60   5310   6560  13005081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:tx_bitclk\/main_1
Capture Clock  : \RFID:BUART:tx_bitclk\/clock_0
Path slack     : 13005081p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q      macrocell59   1250   1250  12998838  RISE       1
\RFID:BUART:tx_bitclk\/main_1  macrocell61   5310   6560  13005081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RFID:BUART:rx_state_0\/main_6
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13005318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                      macrocell70   1250   1250  13001171  RISE       1
\RFID:BUART:rx_state_0\/main_6  macrocell63   5074   6324  13005318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_load_fifo\/q
Path End       : \RFID:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RFID:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13012022

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:rx_load_fifo\/q            macrocell64     1250   1250  13002155  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5446   6696  13005326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_bitclk\/q
Path End       : \RFID:BUART:tx_state_0\/main_5
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13005373p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_bitclk\/q        macrocell61   1250   1250  13004902  RISE       1
\RFID:BUART:tx_state_0\/main_5  macrocell59   5019   6269  13005373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:txn\/main_1
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13005420p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q  macrocell90   1250   1250  12996187  RISE       1
\Bluetooth:BUART:txn\/main_1    macrocell89   4971   6221  13005420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_1\/q
Path End       : \Bluetooth:BUART:tx_state_1\/main_0
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13005420p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_1\/q       macrocell90   1250   1250  12996187  RISE       1
\Bluetooth:BUART:tx_state_1\/main_0  macrocell90   4971   6221  13005420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:rx_load_fifo\/main_2
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13005557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q   macrocell67   1250   1250  13003904  RISE       1
\RFID:BUART:rx_load_fifo\/main_2  macrocell64   4834   6084  13005557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_bitclk\/q
Path End       : \Bluetooth:BUART:tx_state_0\/main_5
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13005601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_bitclk\/q        macrocell93   1250   1250  13003754  RISE       1
\Bluetooth:BUART:tx_state_0\/main_5  macrocell91   4790   6040  13005601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005629p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13009142

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q         macrocell94      1250   1250  13000236  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   2263   3513  13005629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:tx_state_2\/main_1
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13005646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q       macrocell91   1250   1250  12993854  RISE       1
\Bluetooth:BUART:tx_state_2\/main_1  macrocell92   4746   5996  13005646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:tx_bitclk\/main_1
Capture Clock  : \Bluetooth:BUART:tx_bitclk\/clock_0
Path slack     : 13005646p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q      macrocell91   1250   1250  12993854  RISE       1
\Bluetooth:BUART:tx_bitclk\/main_1  macrocell93   4746   5996  13005646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Bluetooth:BUART:tx_state_1\/main_2
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13005752p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  12999049  RISE       1
\Bluetooth:BUART:tx_state_1\/main_2               macrocell90      5700   5890  13005752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_bitclk_enable\/q
Path End       : \RFID:BUART:rx_status_3\/main_2
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13005852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13003904  RISE       1
\RFID:BUART:rx_status_3\/main_2  macrocell71   4539   5789  13005852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_last\/q
Path End       : \RFID:BUART:rx_state_2\/main_5
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13005880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_last\/clock_0                               macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_last\/q          macrocell72   1250   1250  13005880  RISE       1
\RFID:BUART:rx_state_2\/main_5  macrocell66   4511   5761  13005880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_1
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13005913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q         macrocell95   1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_1  macrocell96   4478   5728  13005913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_1
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13005913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q       macrocell95   1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_state_2\/main_1  macrocell98   4478   5728  13005913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q               macrocell95    1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/main_1  macrocell100   4478   5728  13005913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/clock_0               macrocell100        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_2\/q
Path End       : \Bluetooth:BUART:tx_state_0\/main_4
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13006059p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_2\/q       macrocell92   1250   1250  12994265  RISE       1
\Bluetooth:BUART:tx_state_0\/main_4  macrocell91   4333   5583  13006059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13006202p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13001171  RISE       1
MODIN5_1/main_3  macrocell69   4189   5439  13006202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13006202p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13001171  RISE       1
MODIN5_0/main_2  macrocell70   4189   5439  13006202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RFID:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q               macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_state_stop1_reg\/main_1  macrocell68   4059   5309  13006332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_stop1_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_status_3\/main_1
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13006332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q        macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_status_3\/main_1  macrocell71   4059   5309  13006332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_5
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006377p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                          macrocell101   1250   1250  13001349  RISE       1
\Bluetooth:BUART:rx_state_0\/main_5  macrocell95    4014   5264  13006377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_5
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006377p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q                           macrocell101   1250   1250  13001349  RISE       1
\Bluetooth:BUART:rx_status_3\/main_5  macrocell103   4014   5264  13006377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_4
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13006389p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q         macrocell98   1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_4  macrocell96   4003   5253  13006389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_4
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13006389p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q       macrocell98   1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_state_2\/main_4  macrocell98   4003   5253  13006389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006389p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q               macrocell98    1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/main_3  macrocell100   4003   5253  13006389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/clock_0               macrocell100        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_6
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006392p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                          macrocell102   1250   1250  13001351  RISE       1
\Bluetooth:BUART:rx_state_0\/main_6  macrocell95    4000   5250  13006392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_6
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006392p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q                           macrocell102   1250   1250  13001351  RISE       1
\Bluetooth:BUART:rx_status_3\/main_6  macrocell103   4000   5250  13006392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RFID:BUART:tx_state_1\/main_2
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13006402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12998974  RISE       1
\RFID:BUART:tx_state_1\/main_2               macrocell58     5049   5239  13006402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RFID:BUART:tx_state_2\/main_2
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13006402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12998974  RISE       1
\RFID:BUART:tx_state_2\/main_2               macrocell60     5049   5239  13006402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RFID:BUART:tx_bitclk\/main_2
Capture Clock  : \RFID:BUART:tx_bitclk\/clock_0
Path slack     : 13006402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12998974  RISE       1
\RFID:BUART:tx_bitclk\/main_2                macrocell61     5049   5239  13006402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_1
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006447p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q       macrocell95   1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_state_0\/main_1  macrocell95   3944   5194  13006447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_state_3\/main_1
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13006447p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q       macrocell95   1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_state_3\/main_1  macrocell97   3944   5194  13006447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_0\/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_1
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006447p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_0\/q        macrocell95    1250   1250  12998987  RISE       1
\Bluetooth:BUART:rx_status_3\/main_1  macrocell103   3944   5194  13006447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:tx_state_0\/main_0
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13006546p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q       macrocell58   1250   1250  12997601  RISE       1
\RFID:BUART:tx_state_0\/main_0  macrocell59   3845   5095  13006546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_0\/q
Path End       : \Bluetooth:BUART:tx_state_0\/main_1
Capture Clock  : \Bluetooth:BUART:tx_state_0\/clock_0
Path slack     : 13006582p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_0\/q       macrocell91   1250   1250  12993854  RISE       1
\Bluetooth:BUART:tx_state_0\/main_1  macrocell91   3809   5059  13006582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_bitclk\/q
Path End       : \Bluetooth:BUART:tx_state_2\/main_5
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13006591p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_bitclk\/q        macrocell93   1250   1250  13003754  RISE       1
\Bluetooth:BUART:tx_state_2\/main_5  macrocell92   3801   5051  13006591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RFID:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q        macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_state_stop1_reg\/main_0  macrocell68   3750   5000  13006641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_stop1_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_status_3\/main_0
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13006641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_status_3\/main_0   macrocell71   3750   5000  13006641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_2\/q
Path End       : \RFID:BUART:tx_state_0\/main_4
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13006669p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_2\/q       macrocell60   1250   1250  12997724  RISE       1
\RFID:BUART:tx_state_0\/main_4  macrocell59   3723   4973  13006669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_2
Path End       : \RFID:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RFID:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13006764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006764  RISE       1
\RFID:BUART:rx_bitclk_enable\/main_0   macrocell67   2938   4878  13006764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13006764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006764  RISE       1
MODIN5_1/main_0                        macrocell69   2938   4878  13006764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13006764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006764  RISE       1
MODIN5_0/main_0                        macrocell70   2938   4878  13006764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_1
Path End       : \RFID:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RFID:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13006766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13006766  RISE       1
\RFID:BUART:rx_bitclk_enable\/main_1   macrocell67   2935   4875  13006766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13006766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13006766  RISE       1
MODIN5_1/main_1                        macrocell69   2935   4875  13006766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13006766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13006766  RISE       1
MODIN5_0/main_1                        macrocell70   2935   4875  13006766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_0
Path End       : \RFID:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RFID:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13006776p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13006776  RISE       1
\RFID:BUART:rx_bitclk_enable\/main_2   macrocell67   2925   4865  13006776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_bitclk_enable\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RFID:BUART:rx_status_3\/main_6
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13006785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                       macrocell70   1250   1250  13001171  RISE       1
\RFID:BUART:rx_status_3\/main_6  macrocell71   3606   4856  13006785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RFID:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006810p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q               macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_state_stop1_reg\/main_2  macrocell68   3582   4832  13006810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_stop1_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_status_3\/main_3
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13006810p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q        macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_status_3\/main_3  macrocell71   3582   4832  13006810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RFID:BUART:rx_state_0\/main_5
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13006823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                      macrocell69   1250   1250  13001837  RISE       1
\RFID:BUART:rx_state_0\/main_5  macrocell63   3568   4818  13006823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RFID:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006831p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q               macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_state_stop1_reg\/main_3  macrocell68   3561   4811  13006831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_stop1_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_status_3\/main_4
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13006831p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q        macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_status_3\/main_4  macrocell71   3561   4811  13006831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:txn\/q
Path End       : \Bluetooth:BUART:txn\/main_0
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13006869p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:txn\/q       macrocell89   1250   1250  13006869  RISE       1
\Bluetooth:BUART:txn\/main_0  macrocell89   3523   4773  13006869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_6
Path End       : \RFID:BUART:rx_state_0\/main_7
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13006878p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006878  RISE       1
\RFID:BUART:rx_state_0\/main_7         macrocell63   2824   4764  13006878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_6
Path End       : \RFID:BUART:rx_state_3\/main_5
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13006878p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006878  RISE       1
\RFID:BUART:rx_state_3\/main_5         macrocell65   2824   4764  13006878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_6
Path End       : \RFID:BUART:rx_state_2\/main_6
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13006878p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006878  RISE       1
\RFID:BUART:rx_state_2\/main_6         macrocell66   2824   4764  13006878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_4
Path End       : \RFID:BUART:rx_state_0\/main_9
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13006900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006900  RISE       1
\RFID:BUART:rx_state_0\/main_9         macrocell63   2802   4742  13006900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_4
Path End       : \RFID:BUART:rx_state_3\/main_7
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13006900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006900  RISE       1
\RFID:BUART:rx_state_3\/main_7         macrocell65   2802   4742  13006900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_4
Path End       : \RFID:BUART:rx_state_2\/main_8
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13006900p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006900  RISE       1
\RFID:BUART:rx_state_2\/main_8         macrocell66   2802   4742  13006900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_5
Path End       : \RFID:BUART:rx_state_0\/main_8
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13006903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006903  RISE       1
\RFID:BUART:rx_state_0\/main_8         macrocell63   2798   4738  13006903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_5
Path End       : \RFID:BUART:rx_state_3\/main_6
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13006903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006903  RISE       1
\RFID:BUART:rx_state_3\/main_6         macrocell65   2798   4738  13006903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_5
Path End       : \RFID:BUART:rx_state_2\/main_7
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13006903p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006903  RISE       1
\RFID:BUART:rx_state_2\/main_7         macrocell66   2798   4738  13006903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_4
Path End       : \RFID:BUART:rx_load_fifo\/main_7
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13006912p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006900  RISE       1
\RFID:BUART:rx_load_fifo\/main_7       macrocell64   2790   4730  13006912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_5
Path End       : \RFID:BUART:rx_load_fifo\/main_6
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13006915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006903  RISE       1
\RFID:BUART:rx_load_fifo\/main_6       macrocell64   2786   4726  13006915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13006917p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell101   1250   1250  13001349  RISE       1
MODIN13_1/main_2  macrocell101   3474   4724  13006917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13006919p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell102   1250   1250  13001351  RISE       1
MODIN13_1/main_3  macrocell101   3473   4723  13006919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13006919p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT     slack  edge  Fanout
----------------  ------------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell102   1250   1250  13001351  RISE       1
MODIN13_0/main_2  macrocell102   3473   4723  13006919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sRX:RxBitCounter\/count_6
Path End       : \RFID:BUART:rx_load_fifo\/main_5
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13006919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006878  RISE       1
\RFID:BUART:rx_load_fifo\/main_5       macrocell64   2782   4722  13006919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_4
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q       macrocell98   1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_state_0\/main_4  macrocell95   3455   4705  13006936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_state_3\/main_4
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13006936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q       macrocell98   1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_state_3\/main_4  macrocell97   3455   4705  13006936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_2\/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_4
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_2\/q        macrocell98    1250   1250  12999476  RISE       1
\Bluetooth:BUART:rx_status_3\/main_4  macrocell103   3455   4705  13006936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_2\/q
Path End       : \Bluetooth:BUART:tx_state_2\/main_3
Capture Clock  : \Bluetooth:BUART:tx_state_2\/clock_0
Path slack     : 13006960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_2\/q       macrocell92   1250   1250  12994265  RISE       1
\Bluetooth:BUART:tx_state_2\/main_3  macrocell92   3432   4682  13006960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_state_2\/q
Path End       : \Bluetooth:BUART:tx_bitclk\/main_3
Capture Clock  : \Bluetooth:BUART:tx_bitclk\/clock_0
Path slack     : 13006960p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_2\/clock_0                       macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_state_2\/q      macrocell92   1250   1250  12994265  RISE       1
\Bluetooth:BUART:tx_bitclk\/main_3  macrocell93   3432   4682  13006960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_bitclk\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \Bluetooth:BUART:rx_state_0\/main_7
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007114p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13007114  RISE       1
\Bluetooth:BUART:rx_state_0\/main_7         macrocell95   2587   4527  13007114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \Bluetooth:BUART:rx_state_3\/main_5
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007114p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13007114  RISE       1
\Bluetooth:BUART:rx_state_3\/main_5         macrocell97   2587   4527  13007114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_5
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007126p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13007114  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_5       macrocell96   2576   4516  13007126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \Bluetooth:BUART:rx_state_2\/main_6
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007126p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13007114  RISE       1
\Bluetooth:BUART:rx_state_2\/main_6         macrocell98   2576   4516  13007126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \Bluetooth:BUART:rx_state_0\/main_8
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007127p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13007127  RISE       1
\Bluetooth:BUART:rx_state_0\/main_8         macrocell95   2575   4515  13007127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \Bluetooth:BUART:rx_state_3\/main_6
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007127p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13007127  RISE       1
\Bluetooth:BUART:rx_state_3\/main_6         macrocell97   2575   4515  13007127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \Bluetooth:BUART:rx_state_0\/main_9
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007131p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13007131  RISE       1
\Bluetooth:BUART:rx_state_0\/main_9         macrocell95   2570   4510  13007131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \Bluetooth:BUART:rx_state_3\/main_7
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007131p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13007131  RISE       1
\Bluetooth:BUART:rx_state_3\/main_7         macrocell97   2570   4510  13007131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_6
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007139p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13007127  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_6       macrocell96   2563   4503  13007139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \Bluetooth:BUART:rx_state_2\/main_7
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007139p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13007127  RISE       1
\Bluetooth:BUART:rx_state_2\/main_7         macrocell98   2563   4503  13007139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_7
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007142p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13007131  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_7       macrocell96   2560   4500  13007142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \Bluetooth:BUART:rx_state_2\/main_8
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007142p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13007131  RISE       1
\Bluetooth:BUART:rx_state_2\/main_8         macrocell98   2560   4500  13007142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_state_0\/main_1
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13007247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q       macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_state_0\/main_1  macrocell63   3145   4395  13007247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_state_3\/main_1
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13007247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q       macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_state_3\/main_1  macrocell65   3145   4395  13007247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_state_2\/main_1
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13007247p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q       macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_state_2\/main_1  macrocell66   3145   4395  13007247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_0\/q
Path End       : \RFID:BUART:rx_load_fifo\/main_1
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13007248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_0\/q         macrocell63   1250   1250  12999729  RISE       1
\RFID:BUART:rx_load_fifo\/main_1  macrocell64   3144   4394  13007248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:txn\/main_1
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13007307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q  macrocell58   1250   1250  12997601  RISE       1
\RFID:BUART:txn\/main_1    macrocell57   3085   4335  13007307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Bluetooth:BUART:txn\/main_5
Capture Clock  : \Bluetooth:BUART:txn\/clock_0
Path slack     : 13007311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004797  RISE       1
\Bluetooth:BUART:txn\/main_5                      macrocell89      4141   4331  13007311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:txn\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Bluetooth:BUART:tx_state_1\/main_4
Capture Clock  : \Bluetooth:BUART:tx_state_1\/clock_0
Path slack     : 13007311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13004797  RISE       1
\Bluetooth:BUART:tx_state_1\/main_4               macrocell90      4141   4331  13007311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_state_1\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_load_fifo\/q
Path End       : \Bluetooth:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007327p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13012022

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_load_fifo\/q            macrocell96      1250   1250  13001500  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3445   4695  13007327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_status_3\/q
Path End       : \Bluetooth:BUART:sRX:RxSts\/status_3
Capture Clock  : \Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 13007370p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13014652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_status_3\/q       macrocell103   1250   1250  13007370  RISE       1
\Bluetooth:BUART:sRX:RxSts\/status_3  statusicell8   6031   7281  13007370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxSts\/clock                          statusicell8        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_2
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q   macrocell99   1250   1250  13005034  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_2  macrocell96   2979   4229  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_2
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  13005034  RISE       1
\Bluetooth:BUART:rx_state_2\/main_2   macrocell98   2979   4229  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_2
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  13005034  RISE       1
\Bluetooth:BUART:rx_state_0\/main_2   macrocell95   2978   4228  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:rx_state_3\/main_2
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  13005034  RISE       1
\Bluetooth:BUART:rx_state_3\/main_2   macrocell97   2978   4228  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_2
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_bitclk_enable\/q  macrocell99    1250   1250  13005034  RISE       1
\Bluetooth:BUART:rx_status_3\/main_2  macrocell103   2978   4228  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_0
Path End       : \Bluetooth:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007440p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13007440  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/main_2   macrocell99   2262   4202  13007440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RFID:BUART:rx_status_3\/main_5
Capture Clock  : \RFID:BUART:rx_status_3\/clock_0
Path slack     : 13007451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                       macrocell69   1250   1250  13001837  RISE       1
\RFID:BUART:rx_status_3\/main_5  macrocell71   2941   4191  13007451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : \Bluetooth:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13007454  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/main_1   macrocell99   2248   4188  13007454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13007454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13007454  RISE       1
MODIN13_1/main_1                            macrocell101   2248   4188  13007454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13007454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  13007454  RISE       1
MODIN13_0/main_1                            macrocell102   2248   4188  13007454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : \Bluetooth:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007456p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13007456  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/main_0   macrocell99   2246   4186  13007456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_bitclk_enable\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13007456p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13007456  RISE       1
MODIN13_1/main_0                            macrocell101   2246   4186  13007456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell101        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13007456p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  13007456  RISE       1
MODIN13_0/main_0                            macrocell102   2246   4186  13007456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_load_fifo\/main_4
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13007456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q         macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_load_fifo\/main_4  macrocell64   2935   4185  13007456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13007456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell69   1250   1250  13001837  RISE       1
MODIN5_1/main_2  macrocell69   2935   4185  13007456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_state_0\/main_4
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q       macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_state_0\/main_4  macrocell63   2930   4180  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_state_3\/main_4
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q       macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_state_3\/main_4  macrocell65   2930   4180  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_2\/q
Path End       : \RFID:BUART:rx_state_2\/main_4
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_2\/q       macrocell66   1250   1250  12999938  RISE       1
\RFID:BUART:rx_state_2\/main_4  macrocell66   2930   4180  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:tx_state_1\/main_0
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q       macrocell58   1250   1250  12997601  RISE       1
\RFID:BUART:tx_state_1\/main_0  macrocell58   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:tx_state_2\/main_0
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q       macrocell58   1250   1250  12997601  RISE       1
\RFID:BUART:tx_state_2\/main_0  macrocell60   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_1\/q
Path End       : \RFID:BUART:tx_bitclk\/main_0
Capture Clock  : \RFID:BUART:tx_bitclk\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_1\/q      macrocell58   1250   1250  12997601  RISE       1
\RFID:BUART:tx_bitclk\/main_0  macrocell61   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_state_0\/main_0
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_state_0\/main_0    macrocell63   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_state_3\/main_0
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_state_3\/main_0    macrocell65   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_state_2\/main_0
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_state_2\/main_0    macrocell66   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_ctrl_mark_last\/q
Path End       : \RFID:BUART:rx_load_fifo\/main_0
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13007462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_ctrl_mark_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  12999944  RISE       1
\RFID:BUART:rx_load_fifo\/main_0  macrocell64   2929   4179  13007462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_state_0\/main_3
Capture Clock  : \RFID:BUART:rx_state_0\/clock_0
Path slack     : 13007466p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q       macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_state_0\/main_3  macrocell63   2926   4176  13007466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_0\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_state_3\/main_3
Capture Clock  : \RFID:BUART:rx_state_3\/clock_0
Path slack     : 13007466p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q       macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_state_3\/main_3  macrocell65   2926   4176  13007466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_state_2\/main_3
Capture Clock  : \RFID:BUART:rx_state_2\/clock_0
Path slack     : 13007466p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q       macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_state_2\/main_3  macrocell66   2926   4176  13007466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_state_3\/q
Path End       : \RFID:BUART:rx_load_fifo\/main_3
Capture Clock  : \RFID:BUART:rx_load_fifo\/clock_0
Path slack     : 13007468p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_state_3\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:rx_state_3\/q         macrocell65   1250   1250  12999949  RISE       1
\RFID:BUART:rx_load_fifo\/main_3  macrocell64   2924   4174  13007468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_load_fifo\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_2\/q
Path End       : \RFID:BUART:txn\/main_4
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13007583p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_2\/q  macrocell60   1250   1250  12997724  RISE       1
\RFID:BUART:txn\/main_4    macrocell57   2808   4058  13007583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_2\/q
Path End       : \RFID:BUART:tx_state_1\/main_3
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13007586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_2\/q       macrocell60   1250   1250  12997724  RISE       1
\RFID:BUART:tx_state_1\/main_3  macrocell58   2806   4056  13007586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_2\/q
Path End       : \RFID:BUART:tx_state_2\/main_3
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13007586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_2\/q       macrocell60   1250   1250  12997724  RISE       1
\RFID:BUART:tx_state_2\/main_3  macrocell60   2806   4056  13007586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_2\/q
Path End       : \RFID:BUART:tx_bitclk\/main_3
Capture Clock  : \RFID:BUART:tx_bitclk\/clock_0
Path slack     : 13007586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_2\/q      macrocell60   1250   1250  12997724  RISE       1
\RFID:BUART:tx_bitclk\/main_3  macrocell61   2806   4056  13007586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_bitclk\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RFID:BUART:tx_state_1\/main_4
Capture Clock  : \RFID:BUART:tx_state_1\/clock_0
Path slack     : 13007608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13007608  RISE       1
\RFID:BUART:tx_state_1\/main_4               macrocell58     3843   4033  13007608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_1\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RFID:BUART:tx_state_2\/main_4
Capture Clock  : \RFID:BUART:tx_state_2\/clock_0
Path slack     : 13007608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13007608  RISE       1
\RFID:BUART:tx_state_2\/main_4               macrocell60     3843   4033  13007608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RFID:BUART:txn\/main_5
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13007613p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13007608  RISE       1
\RFID:BUART:txn\/main_5                      macrocell57     3839   4029  13007613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_0
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007695p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_0  macrocell96   2697   3947  13007695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_0
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007695p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_state_2\/main_0    macrocell98   2697   3947  13007695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007695p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q        macrocell94    1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/main_0  macrocell100   2697   3947  13007695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/clock_0               macrocell100        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_0
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007696p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_state_0\/main_0    macrocell95   2696   3946  13007696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_state_3\/main_0
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007696p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_state_3\/main_0    macrocell97   2696   3946  13007696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:tx_ctrl_mark_last\/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_0
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13007696p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:tx_ctrl_mark_last\/clock_0                macrocell94         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:tx_ctrl_mark_last\/q  macrocell94    1250   1250  13000236  RISE       1
\Bluetooth:BUART:rx_status_3\/main_0   macrocell103   2696   3946  13007696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:tx_state_0\/q
Path End       : \RFID:BUART:tx_state_0\/main_1
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13007783p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:tx_state_0\/q       macrocell59   1250   1250  12998838  RISE       1
\RFID:BUART:tx_state_0\/main_1  macrocell59   2609   3859  13007783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_load_fifo\/main_3
Capture Clock  : \Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007837p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q         macrocell97   1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_load_fifo\/main_3  macrocell96   2555   3805  13007837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_load_fifo\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_3
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007837p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q       macrocell97   1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_state_2\/main_3  macrocell98   2555   3805  13007837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007837p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q               macrocell97    1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/main_2  macrocell100   2555   3805  13007837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_stop1_reg\/clock_0               macrocell100        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_state_0\/main_3
Capture Clock  : \Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007844p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q       macrocell97   1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_state_0\/main_3  macrocell95   2548   3798  13007844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_0\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_state_3\/main_3
Capture Clock  : \Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007844p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q       macrocell97   1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_state_3\/main_3  macrocell97   2548   3798  13007844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_state_3\/q
Path End       : \Bluetooth:BUART:rx_status_3\/main_3
Capture Clock  : \Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13007844p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_3\/clock_0                       macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_state_3\/q        macrocell97    1250   1250  13000384  RISE       1
\Bluetooth:BUART:rx_status_3\/main_3  macrocell103   2548   3798  13007844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_status_3\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RFID:BUART:tx_state_0\/main_2
Capture Clock  : \RFID:BUART:tx_state_0\/clock_0
Path slack     : 13007919p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3723
-------------------------------------   ---- 
End-of-path arrival time (ps)           3723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  12998974  RISE       1
\RFID:BUART:tx_state_0\/main_2               macrocell59     3533   3723  13007919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:tx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:txn\/q
Path End       : \RFID:BUART:txn\/main_0
Capture Clock  : \RFID:BUART:txn\/clock_0
Path slack     : 13008097p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\RFID:BUART:txn\/q       macrocell57   1250   1250  13008097  RISE       1
\RFID:BUART:txn\/main_0  macrocell57   2295   3545  13008097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:txn\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Bluetooth:BUART:rx_last\/q
Path End       : \Bluetooth:BUART:rx_state_2\/main_5
Capture Clock  : \Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13008164p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Bluetooth_IntClock:R#1 vs. Bluetooth_IntClock:R#2)   13015152
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_last\/clock_0                          macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Bluetooth:BUART:rx_last\/q          macrocell104   1250   1250  13008164  RISE       1
\Bluetooth:BUART:rx_state_2\/main_5  macrocell98    2228   3478  13008164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Bluetooth:BUART:rx_state_2\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RFID:BUART:rx_status_3\/q
Path End       : \RFID:BUART:sRX:RxSts\/status_3
Capture Clock  : \RFID:BUART:sRX:RxSts\/clock
Path slack     : 13011086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (RFID_IntClock:R#1 vs. RFID_IntClock:R#2)   13015152
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13014652

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:rx_status_3\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\RFID:BUART:rx_status_3\/q       macrocell71    1250   1250  13011086  RISE       1
\RFID:BUART:sRX:RxSts\/status_3  statusicell4   2316   3566  13011086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RFID:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26018891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20374
-------------------------------------   ----- 
End-of-path arrival time (ps)           20374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q                      macrocell108     1250   1250  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/main_3           macrocell34      8873  10123  26018891  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell34      3350  13473  26018891  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6900  20374  26018891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 26029513p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26040095

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10581
-------------------------------------   ----- 
End-of-path arrival time (ps)           10581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q     macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell37    3663   4913  26029513  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell37    3350   8263  26029513  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell     2318  10581  26029513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26030505p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8939
-------------------------------------   ---- 
End-of-path arrival time (ps)           8939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell106     1250   1250  26018977  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   7689   8939  26030505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 26030596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26044955

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14359
-------------------------------------   ----- 
End-of-path arrival time (ps)           14359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q        macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:tx_status_0\/main_4  macrocell35    6848   8098  26030596  RISE       1
\Surtidor:BUART:tx_status_0\/q       macrocell35    3350  11448  26030596  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0  statusicell9   2911  14359  26030596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26031221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell107     1250   1250  26019645  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   6974   8224  26031221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_3
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 26031821p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10123
-------------------------------------   ----- 
End-of-path arrival time (ps)           10123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q      macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:tx_bitclk\/main_3  macrocell109   8873  10123  26031821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 26031907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q      macrocell106   1250   1250  26018977  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0  macrocell109   8787  10037  26031907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26032006p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  26029513  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   6189   7439  26032006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_1
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 26032575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q      macrocell107   1250   1250  26019645  RISE       1
\Surtidor:BUART:tx_bitclk\/main_1  macrocell109   8119   9369  26032575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_5
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26032773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell109   1250   1250  26032773  RISE       1
\Surtidor:BUART:tx_state_1\/main_5  macrocell106   7921   9171  26032773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26032773p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9171
-------------------------------------   ---- 
End-of-path arrival time (ps)           9171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell109   1250   1250  26032773  RISE       1
\Surtidor:BUART:tx_state_2\/main_5  macrocell108   7921   9171  26032773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26032928p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell105   7767   9017  26032928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26033000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell106   1250   1250  26018977  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell105   7695   8945  26033000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26033038p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_status_3\/main_0   macrocell119   7656   8906  26033038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 26033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26044955

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  26033406  RISE       1
\Surtidor:BUART:rx_status_4\/main_1                 macrocell39      2292   5872  26033406  RISE       1
\Surtidor:BUART:rx_status_4\/q                      macrocell39      3350   9222  26033406  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4                 statusicell10    2326  11548  26033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26033684p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell109   1250   1250  26032773  RISE       1
\Surtidor:BUART:tx_state_0\/main_5  macrocell107   7011   8261  26033684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26033716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8229
-------------------------------------   ---- 
End-of-path arrival time (ps)           8229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell107   1250   1250  26019645  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell105   6979   8229  26033716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26033847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell107   6848   8098  26033847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26033875p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell107   1250   1250  26019645  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell106   6820   8070  26033875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26033875p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell107   1250   1250  26019645  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell108   6820   8070  26033875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26034083p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7861
-------------------------------------   ---- 
End-of-path arrival time (ps)           7861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell106   1250   1250  26018977  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell107   6611   7861  26034083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_bitclk\/main_2
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 26034239p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  26021309  RISE       1
\Surtidor:BUART:tx_bitclk\/main_2                macrocell109     7515   7705  26034239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26034275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  26031024  RISE       1
\Surtidor:BUART:tx_state_0\/main_3                  macrocell107     4090   7670  26034275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26034375p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  26034375  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   3819   5069  26034375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26034501p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  26034375  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell112   6193   7443  26034501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26034532p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell111     1250   1250  26030585  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   3662   4912  26034532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_6
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26034543p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell109   1250   1250  26032773  RISE       1
\Surtidor:BUART:txn\/main_6   macrocell105   6152   7402  26034543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26034754p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell106   5941   7191  26034754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26034754p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell108   1250   1250  26018891  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell108   5941   7191  26034754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26034785p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell107   1250   1250  26019645  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell107   5910   7160  26034785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26034883p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26039445

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  26021309  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4371   4561  26034883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26035092p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  26034375  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell111   5603   6853  26035092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26035092p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  26034375  RISE       1
\Surtidor:BUART:rx_state_3\/main_2   macrocell113   5603   6853  26035092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26035092p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  26034375  RISE       1
\Surtidor:BUART:rx_state_2\/main_2   macrocell114   5603   6853  26035092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26035280p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  26035280  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell105     2295   6665  26035280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26035409p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  26035409  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell115   4596   6536  26035409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:pollcount_1\/main_1
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 26035409p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  26035409  RISE       1
\Surtidor:BUART:pollcount_1\/main_1        macrocell117   4596   6536  26035409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26035410p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  26035410  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell115   4594   6534  26035410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:pollcount_1\/main_0
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 26035410p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  26035410  RISE       1
\Surtidor:BUART:pollcount_1\/main_0        macrocell117   4594   6534  26035410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26035560p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell119   5134   6384  26035560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26035575p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  26035575  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell115   4429   6369  26035575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_1\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26035840p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_1\/q      macrocell117   1250   1250  26031126  RISE       1
\Surtidor:BUART:rx_state_0\/main_8  macrocell111   4854   6104  26035840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26036288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell106   1250   1250  26018977  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell106   4407   5657  26036288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26036288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell106   1250   1250  26018977  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell108   4407   5657  26036288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26036485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell111   4209   5459  26036485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26036485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_state_3\/main_4  macrocell113   4209   5459  26036485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26036485p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_state_2\/main_4  macrocell114   4209   5459  26036485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:pollcount_1\/main_3
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 26036734p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q       macrocell118   1250   1250  26032776  RISE       1
\Surtidor:BUART:pollcount_1\/main_3  macrocell117   3960   5210  26036734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_1\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26036749p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_1\/q       macrocell117   1250   1250  26031126  RISE       1
\Surtidor:BUART:rx_status_3\/main_5  macrocell119   3946   5196  26036749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26036904p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  26034375  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell119   3791   5041  26036904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26036940p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell105   1250   1250  26036940  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell105   3755   5005  26036940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26037014p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell119   3680   4930  26037014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26037032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell112   3663   4913  26037032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26037032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell116   3663   4913  26037032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26037035p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4  macrocell112   3659   4909  26037035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26037035p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell114   1250   1250  26029517  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell116   3659   4909  26037035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:pollcount_0\/main_1
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 26037070p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  26035409  RISE       1
\Surtidor:BUART:pollcount_0\/main_1        macrocell118   2935   4875  26037070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:pollcount_0\/main_0
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 26037070p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  26035410  RISE       1
\Surtidor:BUART:pollcount_0\/main_0        macrocell118   2934   4874  26037070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26037164p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell119   3531   4781  26037164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26037182p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  26037182  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell111   2823   4763  26037182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26037182p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  26037182  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell113   2823   4763  26037182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26037182p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  26037182  RISE       1
\Surtidor:BUART:rx_state_2\/main_6         macrocell114   2823   4763  26037182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26037202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  26037202  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell111   2802   4742  26037202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26037202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  26037202  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell113   2802   4742  26037202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_2\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26037202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  26037202  RISE       1
\Surtidor:BUART:rx_state_2\/main_7         macrocell114   2802   4742  26037202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_load_fifo\/main_7
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26037204p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  26037202  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_7       macrocell112   2800   4740  26037204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26037210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  26037210  RISE       1
\Surtidor:BUART:rx_state_0\/main_5         macrocell111   2795   4735  26037210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26037210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  26037210  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell113   2795   4735  26037210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26037210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  26037210  RISE       1
\Surtidor:BUART:rx_state_2\/main_5         macrocell114   2795   4735  26037210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_load_fifo\/main_6
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26037218p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  26037182  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_6       macrocell112   2786   4726  26037218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_load_fifo\/main_5
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26037222p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  26037210  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_5       macrocell112   2782   4722  26037222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26037413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  26021309  RISE       1
\Surtidor:BUART:tx_state_1\/main_2               macrocell106     4341   4531  26037413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26037413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  26021309  RISE       1
\Surtidor:BUART:tx_state_2\/main_2               macrocell108     4341   4531  26037413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_9
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26037503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q      macrocell118   1250   1250  26032776  RISE       1
\Surtidor:BUART:rx_state_0\/main_9  macrocell111   3191   4441  26037503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26037583p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_state_0\/main_0    macrocell111   3112   4362  26037583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26037583p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_state_3\/main_0    macrocell113   3112   4362  26037583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26037583p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  26029513  RISE       1
\Surtidor:BUART:rx_state_2\/main_0    macrocell114   3112   4362  26037583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26037790p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell120   1250   1250  26037790  RISE       1
\Surtidor:BUART:rx_state_2\/main_8  macrocell114   2905   4155  26037790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26037992p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26042325

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell112     1250   1250  26034943  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3082   4332  26037992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26038085p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell112   2609   3859  26038085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26038085p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell116   2609   3859  26038085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26038091p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_state_0\/main_3  macrocell111   2604   3854  26038091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26038091p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell113   2604   3854  26038091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26038091p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell113   1250   1250  26030567  RISE       1
\Surtidor:BUART:rx_state_2\/main_3  macrocell114   2604   3854  26038091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 26038103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell112   2591   3841  26038103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26038103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell116   2591   3841  26038103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 26038112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_state_0\/main_1  macrocell111   2583   3833  26038112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 26038112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_state_3\/main_1  macrocell113   2583   3833  26038112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 26038112p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell111   1250   1250  26030585  RISE       1
\Surtidor:BUART:rx_state_2\/main_1  macrocell114   2583   3833  26038112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 26038168p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  26021309  RISE       1
\Surtidor:BUART:tx_state_0\/main_2               macrocell107     3586   3776  26038168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_1\/q
Path End       : \Surtidor:BUART:pollcount_1\/main_2
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 26038395p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_1\/q       macrocell117   1250   1250  26031126  RISE       1
\Surtidor:BUART:pollcount_1\/main_2  macrocell117   2299   3549  26038395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:pollcount_0\/main_2
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 26038398p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q       macrocell118   1250   1250  26032776  RISE       1
\Surtidor:BUART:pollcount_0\/main_2  macrocell118   2296   3546  26038398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 26038398p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q       macrocell118   1250   1250  26032776  RISE       1
\Surtidor:BUART:rx_status_3\/main_6  macrocell119   2296   3546  26038398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 26038843p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3101
-------------------------------------   ---- 
End-of-path arrival time (ps)           3101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  26038843  RISE       1
\Surtidor:BUART:txn\/main_5                      macrocell105     2911   3101  26038843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:tx_state_1\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 26038869p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3076
-------------------------------------   ---- 
End-of-path arrival time (ps)           3076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  26038843  RISE       1
\Surtidor:BUART:tx_state_1\/main_4               macrocell106     2886   3076  26038869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:tx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 26038869p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3076
-------------------------------------   ---- 
End-of-path arrival time (ps)           3076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  26038843  RISE       1
\Surtidor:BUART:tx_state_2\/main_4               macrocell108     2886   3076  26038869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 26041393p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (Surtidor_IntClock:R#1 vs. Surtidor_IntClock:R#2)   26045455
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26044955

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell119    1250   1250  26041393  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell10   2312   3562  26041393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

