#ifndef PIC64GX_SYSREG_H
#define PIC64GX_SYSREG_H
#define SYSREG_BASE 0x20002000
#define SYSREG_TEMP0 0x0
#define SYSREG_TEMP1 0x4
#define SYSREG_CLOCK_CONFIG_CR 0x8
#define SYSREG_RTC_CLOCK_CR 0xc
#define SYSREG_FABRIC_RESET_CR 0x10
#define SYSREG_BOOT_FAIL_CR 0x14
#define SYSREG_MSS_RESET_CR 0x18
#define SYSREG_CONFIG_LOCK_CR 0x1c
#define SYSREG_RESET_CR 0x20
#define SYSREG_DEVICE_STATUS 0x24
#define SYSREG_MSS_BUILD 0x28
#define SYSREG_FAB_INTEN_U54_1 0x40
#define SYSREG_FAB_INTEN_U54_2 0x44
#define SYSREG_FAB_INTEN_U54_3 0x48
#define SYSREG_FAB_INTEN_U54_4 0x4c
#define SYSREG_FAB_INTEN_MISC 0x50
#define SYSREG_GPIO_INTERRUPT_FAB_CR 0x54
#define SYSREG_APBBUS_CR 0x80
#define SYSREG_SUBBLK_CLOCK_CR 0x84
#define SYSREG_SOFT_RESET_CR 0x88
#define SYSREG_AHBAXI_CR 0x8c
#define SYSREG_AHBAPB_CR 0x90
#define SYSREG_DFIAPB_CR 0x98
#define SYSREG_GPIO_CR 0x9c
#define SYSREG_MAC0_CR 0xa4
#define SYSREG_MAC1_CR 0xa9
#define SYSREG_USB_CR 0xac
#define SYSREG_MESH_CR 0xb0
#define SYSREG_MESH_SEED_CR 0xb4
#define SYSREG_ENVM_CR 0xb8
#define SYSREG_RESERVED_BC 0xbc
#define SYSREG_QOS_PERIPHERAL_CR 0xc0
#define SYSREG_QOS_CPLEXIO_CR 0xc4
#define SYSREG_QOS_CPLEXDDR_CR 0xc8
#define SYSREG_MPU_VIOLATION_SR 0xf0
#define SYSREG_MPU_VIOLATION_INTEN_CR 0xf4
#define SYSREG_SW_FAIL_ADDR0_CR 0xf8
#define SYSREG_SW_FAIL_ADDR1_CR 0xfc
#define SYSREG_EDAC_SR 0x100
#define SYSREG_EDAC_INTERN_CR 0x104
#define SYSREG_EDAC_CNT_MMC 0x108
#define SYSREG_EDAC_CNT_DDRC 0x10c
#define SYSREG_EDAC_CNT_MAC0 0x110
#define SYSREG_EDAC_CNT_MAC1 0x114
#define SYSREG_EDAC_CNT_USB 0x118
#define SYSREG_EDAC_CNT_CAN0 0x11c
#define SYSREG_EDAC_CNT_CAN1 0x120
#define SYSREG_EDAC_INJECT_CR 0x124
#define SYSREG_MAINTENANCE_INTEN_CR 0x140
#define SYSREG_PLL_STATUS_INTEN_CR 0x144
#define SYSREG_MAINTENANCE_INT_SR 0x148
#define SYSREG_PLL_STATUS_SR 0x14c
#define SYSREG_CFM_TIMER_CR 0x150
#define SYSREG_MISC_SR 0x154
#define SYSREG_DLL_STATUS_CR 0x158
#define SYSREG_DLL_STATUS_SR 0x15c
#define SYSREG_RAM_LIGHTSLEEP_CR 0x168
#define SYSREG_RAM_DEEPSLEEP_CR 0x16c
#define SYSREG_RAM_SHUTDOWN_CR 0x170
#define SYSREG_L2_SHUTDOWN_CR 0x174
#define SYSREG_IOMUX0_CR 0x200
#define SYSREG_IOMUX1_CR 0x204
#define SYSREG_IOMUX2_CR 0x208
#define SYSREG_IOMUX3_CR 0x20c
#define SYSREG_IOMUX4_CR 0x210
#define SYSREG_IOMUX5_CR 0x214
#define SYSREG_IOMUX6_CR 0x218
#define SYSREG_MSSIO_BANK4_IO_CFG_0_1_CR   0x234
#define SYSREG_MSSIO_BANK4_IO_CFG_2_3_CR   0x238
#define SYSREG_MSSIO_BANK4_IO_CFG_4_5_CR   0x23c
#define SYSREG_MSSIO_BANK4_IO_CFG_6_7_CR   0x240
#define SYSREG_MSSIO_BANK4_IO_CFG_8_9_CR   0x244
#define SYSREG_MSSIO_BANK4_IO_CFG_10_11_CR 0x248
#define SYSREG_MSSIO_BANK4_IO_CFG_12_13_CR 0x24c
#define SYSREG_MSSIO_BANK2_IO_CFG_0_1_CR   0x254
#define SYSREG_MSSIO_BANK2_IO_CFG_2_3_CR   0x258
#define SYSREG_MSSIO_BANK2_IO_CFG_4_5_CR   0x25c
#define SYSREG_MSSIO_BANK2_IO_CFG_6_7_CR   0x260
#define SYSREG_MSSIO_BANK2_IO_CFG_8_9_CR   0x264
#define SYSREG_MSSIO_BANK2_IO_CFG_10_11_CR 0x268
#define SYSREG_MSSIO_BANK2_IO_CFG_12_13_CR 0x26c
#define SYSREG_MSSIO_BANK2_IO_CFG_14_15_CR 0x270
#define SYSREG_MSSIO_BANK2_IO_CFG_16_17_CR 0x274
#define SYSREG_MSSIO_BANK2_IO_CFG_17_18_CR 0x278
#define SYSREG_MSSIO_BANK2_IO_CFG_19_20_CR 0x27c
#define SYSREG_MSSIO_BANK2_IO_CFG_20_21_CR 0x280
#define SYSREG_MSS_SPARE0_CR               0x2a8
#define SYSREG_MSS_SPARE1_CR               0x2ac
#define SYSREG_MSS_SPARE0_SR               0x2b0
#define SYSREG_MSS_SPARE1_SR               0x2b4
#define SYSREG_MSS_SPARE2_SR               0x2b8
#define SYSREG_MSS_SPARE3_SR               0x2bc
#define SYSREG_MSS_SPARE4_SR               0x2c0
#define SYSREG_MSS_SPARE5_SR               0x2c4
#define SYSREG_SPARE_REGISTER_RW           0x2d0
#define SYSREG_SPARE_REGISTER_W1P          0x2d4
#define SYSREG_SPARE_REGISTER_RO           0x2d8
#define SYSREG_SPARE_PERIM_RW              0x2dc
#define SYSREG_SPARE_FIC                   0x2e0
#define CPU_SOFT_RESET_MASK                0x100
#define SCB_BUS_RESET_MASK                  0x80
#define GPIO_RESET_MASK                     0x40
#define WDOG_RESET_MASK                     0x20
#define FABRIC_RESET_MASK                   0x10
#define DEBUGER_RESET_MASK                   0x8
#define SCB_CPU_RESET_MASK                   0x4
#define SCB_MSS_RESET_MASK                   0x2
#define SCB_PERIPH_RESET_MASK                0x1
#define IO_EN_MASK                        0x1000
#define IO_BANK_B6_STATUS_MASK             0x800
#define IO_BANK_B5_STATUS_MASK             0x400
#define IO_BANK_B4_STATUS_MASK             0x200
#define IO_BANK_B2_STATUS_MASK             0x100
#define FLASH_VALID_MASK                     0x8
#define FF_IN_PROGRESS_MASK                  0x4
#define LP_STATE_MASK                        0x2
#define CORE_UP_MASK                         0x1
#define MAC1_U54_4_MASK                      0x8
#define MAC1_U54_3_MASK                      0x4
#define MAC0_U54_2_MASK                      0x2
#define MAC0_U54_1_MASK                      0x1
#define APBBUS_H2FINT_MASK              0x800000
#define APBBUS_RTC_MASK                 0x400000
#define APBBUS_GPIO2_MASK               0x200000
#define APBBUS_GPIO1_MASK               0x100000
#define APBBUS_GPIO0_MASK                0x80000
#define APBBUS_TIMER_MASK                0x40000
#define APBBUS_GEM1_MASK                 0x20000
#define APBBUS_GEM0_MASK                 0x10000
#define APBBUS_CAN1_MASK                  0x8000
#define APBBUS_CAN0_MASK                  0x4000
#define APBBUS_I2C1_MASK                  0x2000
#define APBBUS_I2C0_MASK                  0x1000
#define APBBUS_SPI1_MASK                   0x800
#define APBBUS_SPI0_MASK                   0x400
#define APBBUS_WDOG4_MASK                  0x200
#define APBBUS_WDOG3_MASK                  0x100
#define APBBUS_WDOG2_MASK                   0x80
#define APBBUS_WDOG1_MASK                   0x40
#define APBBUS_WDOG0_MASK                   0x20
#define APBBUS_MMUART4_MASK                 0x10
#define APBBUS_MMUART3_MASK                  0x8
#define APBBUS_MMUART2_MASK                  0x4
#define APBBUS_MMUART1_MASK                  0x2
#define APBBUS_MMUART0_MASK                  0x1
#define CFM_MASK                      0x20000000
#define ATHENA_MASK                   0x10000000
#define FIC3_MASK                      0x8000000
#define FIC2_MASK                      0x4000000          
#define FIC1_MASK                      0x2000000
#define FIC0_MASK                      0x1000000
#define DDRC_MASK                       0x800000
#define GPIO2_MASK                      0x400000
#define GPIO1_MASK                      0x200000
#define GPIO0_MASK                      0x100000
#define QSPI_MASK                        0x80000
#define RTC_MASK                         0x40000
#define USB_MASK                         0x10000
#define CAN1_MASK                         0x8000
#define CAN0_MASK                         0x4000
#define I2C1_MASK                         0x2000
#define I2C0_MASK                         0x1000
#define SPI1_MASK                          0x800
#define SPI0_MASK                          0x400
#define MMUART4_MASK                       0x200
#define MMUART3_MASK                       0x100
#define MMUART2_MASK                        0x80
#define MMUART1_MASK                        0x40
#define MMUART0_MASK                        0x20
#define TIMER_MASK                          0x10
#define MMC_MASK                             0x8
#define MAC1_MASK                            0x4
#define MAC0_MASK                            0x2
#define ENVM_MASK                            0x1
#define APB1_POSTED_MASK                     0x2
#define APB0_POSTED_MASK                     0x1
#endif