// Seed: 3442241792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output supply1 id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
  assign id_4 = {-1};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output supply1 id_5;
  output reg id_4;
  inout tri id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    always @(-1 or posedge -1) begin : LABEL_0
      id_4 = id_3;
      id_4 = id_1;
      id_4 = 1'b0;
    end
  endgenerate
  assign id_1 = id_1;
  assign id_5 = id_2 && 1 == ~|id_1 && id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
  assign id_3 = -1;
  xor primCall (id_5, id_1, id_3, id_6, id_2);
  assign id_4 = id_1;
endmodule
