<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1768409581489">
  <ports id="1" name="addr_in" type="PortType" originalName="addr_in" coreId="1953391988" bitwidth="19">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="2" name="data_in" type="PortType" originalName="data_in" coreId="2107765128" bitwidth="36">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="3" name="data_out" type="PortType" coreId="1953391988" bitwidth="36" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="4" name="we" type="PortType" originalName="we" coreId="1953391988" bitwidth="1">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="5" name="re" type="PortType" originalName="re" coreId="2107765128" bitwidth="1">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="6" name="ready_r" type="PortType" originalName="ready" coreId="1684890463" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="7" name="Addr" type="PortType" coreId="739" bitwidth="19" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="8" name="Dq" type="PortType" coreId="366" bitwidth="36" direction="DirInOut">
    <dataInputObjs>read</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataOutputObjs>read</dataOutputObjs>
    <dataOutputObjs>write</dataOutputObjs>
  </ports>
  <ports id="9" name="Ce_n" type="PortType" originalName="Ce_n" coreId="4228300630" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="10" name="Ce2" type="PortType" originalName="Ce2" coreId="1485" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="11" name="Ce2_n" type="PortType" originalName="Ce2_n" coreId="4228300630" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="12" name="Oe_n" type="PortType" originalName="Oe_n" coreId="1609" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="13" name="Rw_n" type="PortType" originalName="Rw_n" coreId="1733" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="14" name="Ld_n" type="PortType" originalName="Ld_n" coreId="1857" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="15" name="Cke_n" type="PortType" originalName="Cke_n" coreId="863" bitwidth="1" direction="DirOut">
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="16" name="clk" type="PortType" originalName="clk" coreId="1981" bitwidth="1"/>
  <ports id="17" name="reset" type="PortType" originalName="reset" coreId="83" bitwidth="1">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <edges id="184" source_obj="//@ports.16" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="187" source_obj="//@ports.4" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="189" source_obj="//@ports.3" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="192" source_obj="//@ports.1" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="195" source_obj="//@ports.0" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="196" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="197" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="198" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="199" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="200" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="203" sink_obj="//@blocks.16/@node_objs.0"/>
  <edges id="206" sink_obj="//@blocks.16/@node_objs.1"/>
  <edges id="209" sink_obj="//@blocks.16/@node_objs.2"/>
  <edges id="212" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="215" source_obj="//@blocks.16/@node_objs.4" sink_obj="//@ports.5"/>
  <edges id="218" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.16/@node_objs.5"/>
  <edges id="219" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="220" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="221" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="224" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="226" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="229" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="232" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="235" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="238" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="240" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="242" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="244" source_obj="//@blocks.8/@node_objs.2" sink_obj="//@ports.8"/>
  <edges id="247" source_obj="//@blocks.8/@node_objs.3" sink_obj="//@ports.9"/>
  <edges id="250" source_obj="//@blocks.8/@node_objs.4" sink_obj="//@ports.10"/>
  <edges id="253" source_obj="//@blocks.8/@node_objs.5" sink_obj="//@ports.14"/>
  <edges id="256" source_obj="//@blocks.8/@node_objs.6" sink_obj="//@ports.13"/>
  <edges id="259" source_obj="//@blocks.8/@node_objs.7" sink_obj="//@ports.12"/>
  <edges id="262" source_obj="//@blocks.8/@node_objs.8" sink_obj="//@ports.11"/>
  <edges id="265" source_obj="//@blocks.8/@node_objs.9" sink_obj="//@ports.5"/>
  <edges id="267" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.8/@node_objs.10"/>
  <edges id="268" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="273" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="274" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="277" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="278" source_obj="//@blocks.7/@node_objs.2" sink_obj="//@blocks.7/@node_objs.3"/>
  <edges id="279" sink_obj="//@blocks.7/@node_objs.3"/>
  <edges id="281" source_obj="//@blocks.7/@node_objs.4" sink_obj="//@ports.5"/>
  <edges id="284" sink_obj="//@blocks.7/@node_objs.5"/>
  <edges id="286" source_obj="//@blocks.7/@node_objs.6" sink_obj="//@ports.8"/>
  <edges id="289" source_obj="//@blocks.7/@node_objs.7" sink_obj="//@ports.9"/>
  <edges id="292" source_obj="//@blocks.7/@node_objs.8" sink_obj="//@ports.10"/>
  <edges id="295" source_obj="//@blocks.7/@node_objs.9" sink_obj="//@ports.12"/>
  <edges id="298" source_obj="//@blocks.7/@node_objs.10" sink_obj="//@ports.13"/>
  <edges id="300" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.7/@node_objs.11"/>
  <edges id="301" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="304" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="305" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="307" source_obj="//@blocks.6/@node_objs.1" sink_obj="//@blocks.6/@node_objs.2"/>
  <edges id="308" sink_obj="//@blocks.6/@node_objs.2"/>
  <edges id="310" source_obj="//@blocks.6/@node_objs.3" sink_obj="//@ports.8"/>
  <edges id="313" source_obj="//@blocks.6/@node_objs.4" sink_obj="//@ports.9"/>
  <edges id="316" source_obj="//@blocks.6/@node_objs.5" sink_obj="//@ports.10"/>
  <edges id="319" source_obj="//@blocks.6/@node_objs.6" sink_obj="//@ports.12"/>
  <edges id="322" source_obj="//@blocks.6/@node_objs.7" sink_obj="//@ports.13"/>
  <edges id="325" sink_obj="//@blocks.6/@node_objs.8"/>
  <edges id="327" source_obj="//@blocks.6/@node_objs.9" sink_obj="//@ports.5"/>
  <edges id="329" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.6/@node_objs.10"/>
  <edges id="330" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="333" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="334" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="336" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="337" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="339" source_obj="//@blocks.3/@node_objs.3" sink_obj="//@ports.8"/>
  <edges id="342" source_obj="//@blocks.3/@node_objs.4" sink_obj="//@ports.9"/>
  <edges id="345" source_obj="//@blocks.3/@node_objs.5" sink_obj="//@ports.10"/>
  <edges id="348" source_obj="//@blocks.3/@node_objs.6" sink_obj="//@ports.14"/>
  <edges id="351" source_obj="//@blocks.3/@node_objs.7" sink_obj="//@ports.12"/>
  <edges id="354" source_obj="//@blocks.3/@node_objs.8" sink_obj="//@ports.13"/>
  <edges id="357" sink_obj="//@blocks.3/@node_objs.9"/>
  <edges id="359" source_obj="//@blocks.3/@node_objs.10" sink_obj="//@ports.5"/>
  <edges id="361" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.3/@node_objs.11"/>
  <edges id="362" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="365" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="366" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="368" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.2/@node_objs.2"/>
  <edges id="369" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="372" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="373" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="375" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="376" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="377" source_obj="//@blocks.4/@node_objs.1" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="378" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="379" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="380" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="382" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="384" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="385" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="386" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="388" source_obj="//@blocks.5/@node_objs.3" sink_obj="//@ports.8"/>
  <edges id="391" source_obj="//@blocks.5/@node_objs.4" sink_obj="//@ports.9"/>
  <edges id="394" source_obj="//@blocks.5/@node_objs.5" sink_obj="//@ports.10"/>
  <edges id="397" source_obj="//@blocks.5/@node_objs.6" sink_obj="//@ports.14"/>
  <edges id="400" source_obj="//@blocks.5/@node_objs.7" sink_obj="//@ports.12"/>
  <edges id="403" source_obj="//@blocks.5/@node_objs.8" sink_obj="//@ports.13"/>
  <edges id="404" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@blocks.5/@node_objs.8"/>
  <edges id="406" sink_obj="//@blocks.5/@node_objs.9"/>
  <edges id="408" source_obj="//@blocks.5/@node_objs.10" sink_obj="//@ports.5"/>
  <edges id="412" source_obj="//@ports.7" sink_obj="//@blocks.5/@node_objs.11"/>
  <edges id="413" source_obj="//@blocks.5/@node_objs.11" sink_obj="//@blocks.5/@node_objs.12"/>
  <edges id="414" sink_obj="//@blocks.5/@node_objs.12"/>
  <edges id="415" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.5/@node_objs.13"/>
  <edges id="416" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="417" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="419" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="421" source_obj="//@blocks.10/@node_objs.1" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="422" source_obj="//@blocks.10/@node_objs.2" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="423" source_obj="//@blocks.10/@node_objs.3" sink_obj="//@blocks.10/@node_objs.4"/>
  <edges id="424" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.10/@node_objs.4"/>
  <edges id="425" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.10/@node_objs.4"/>
  <edges id="426" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.11/@node_objs.0"/>
  <edges id="428" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.11/@node_objs.1"/>
  <edges id="430" source_obj="//@blocks.11/@node_objs.0" sink_obj="//@blocks.11/@node_objs.2"/>
  <edges id="431" source_obj="//@blocks.11/@node_objs.1" sink_obj="//@blocks.11/@node_objs.2"/>
  <edges id="432" source_obj="//@blocks.11/@node_objs.2" sink_obj="//@blocks.11/@node_objs.3"/>
  <edges id="433" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.11/@node_objs.3"/>
  <edges id="434" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.11/@node_objs.3"/>
  <edges id="435" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="436" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="437" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12/@node_objs.1"/>
  <edges id="438" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="441" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@ports.6"/>
  <edges id="442" source_obj="//@blocks.13/@node_objs.0" sink_obj="//@blocks.13/@node_objs.1"/>
  <edges id="443" sink_obj="//@blocks.13/@node_objs.2"/>
  <edges id="446" source_obj="//@blocks.13/@node_objs.3" sink_obj="//@ports.2"/>
  <edges id="447" source_obj="//@blocks.13/@node_objs.2" sink_obj="//@blocks.13/@node_objs.3"/>
  <edges id="448" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="449" source_obj="//@blocks.13/@node_objs.4" sink_obj="//@blocks.13/@node_objs.5"/>
  <edges id="450" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.13/@node_objs.5"/>
  <edges id="451" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.13/@node_objs.5"/>
  <edges id="453" source_obj="//@ports.7" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="454" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="455" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.14/@node_objs.1"/>
  <edges id="456" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.15/@node_objs.0"/>
  <edges id="457" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.17/@node_objs.0"/>
  <edges id="458" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.17/@node_objs.0"/>
  <edges id="460" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.17/@node_objs.0"/>
  <edges id="461" source_obj="//@blocks.17/@node_objs.0" sink_obj="//@blocks.17/@node_objs.1"/>
  <edges id="462" sink_obj="//@blocks.17/@node_objs.1"/>
  <edges id="814" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.16"/>
  <edges id="815" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="816" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.10"/>
  <edges id="817" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.8"/>
  <edges id="818" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.7"/>
  <edges id="819" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.6"/>
  <edges id="820" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.4"/>
  <edges id="821" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.3"/>
  <edges id="822" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="823" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.5"/>
  <edges id="824" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.9"/>
  <edges id="825" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="826" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.10"/>
  <edges id="827" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.9"/>
  <edges id="828" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.9"/>
  <edges id="829" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9"/>
  <edges id="830" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10"/>
  <edges id="831" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.12"/>
  <edges id="832" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.11"/>
  <edges id="833" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.12"/>
  <edges id="834" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.13"/>
  <edges id="835" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13"/>
  <edges id="836" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.15"/>
  <edges id="837" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.14"/>
  <edges id="838" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15"/>
  <edges id="839" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.17"/>
  <edges id="840" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.17"/>
  <edges id="841" edge_type="VirtEdge" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.17/@node_objs.1"/>
  <edges id="842" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="843" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.9" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="844" edge_type="VirtEdge" source_obj="//@blocks.5/@node_objs.2" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="845" edge_type="VirtEdge" source_obj="//@blocks.5/@node_objs.9" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="846" edge_type="VirtEdge" source_obj="//@blocks.5/@node_objs.12" sink_obj="//@blocks.13/@node_objs.2"/>
  <edges id="847" edge_type="VirtEdge" source_obj="//@blocks.5/@node_objs.11" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="848" edge_type="VirtEdge" source_obj="//@blocks.6/@node_objs.2" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="849" edge_type="VirtEdge" source_obj="//@blocks.6/@node_objs.8" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="850" edge_type="VirtEdge" source_obj="//@blocks.7/@node_objs.3" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="851" edge_type="VirtEdge" source_obj="//@blocks.7/@node_objs.5" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="852" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="853" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.1" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="854" edge_type="VirtEdge" source_obj="//@blocks.12/@node_objs.0" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="-412" source_obj="//@blocks.5/@node_objs.11" sink_obj="//@ports.7"/>
  <edges id="-453" source_obj="//@blocks.14/@node_objs.0" sink_obj="//@ports.7"/>
  <blocks id="66" name="block_66" type="BlockType">
    <controlOutputObjs>block_177</controlOutputObjs>
    <controlOutputObjs>block_69</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="59" name="reset_read" lineNumber="6" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="1296126547" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="read" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="6" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>reset</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="60" name="re_read" lineNumber="6" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="977500960" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="read" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="6" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>re</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="61" name="we_read" lineNumber="6" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="1936484450" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="read" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="6" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>we</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="62" name="data_in_read" lineNumber="6" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="36" opcode="read" m_display="0" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="6" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>data_in</dataInputObjs>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="63" name="addr_in_read" lineNumber="6" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="2027939288" contextFuncName="control_SRAM_HLS" bitwidth="19" opcode="read" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="6" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>addr_in</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="64" name="or_ln61" lineNumber="61" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="or_ln61_fu_263_p2" coreName="LogicGate" implIndex="auto" control="no" opType="or" coreId="74" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="or" m_display="0" m_delay="0.14" m_topoIndex="6" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="61" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="65" name="br_ln50" lineNumber="50" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="2107993952" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="50" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <controlInputObjs>block_69</controlInputObjs>
      <controlInputObjs>block_177</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>6</validLinenumbers>
      <validLinenumbers>61</validLinenumbers>
      <validLinenumbers>50</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="69" name="block_69" type="BlockType">
    <controlInputObjs>block_66</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge</controlOutputObjs>
    <controlOutputObjs>block_142</controlOutputObjs>
    <controlOutputObjs>block_130</controlOutputObjs>
    <controlOutputObjs>block_117</controlOutputObjs>
    <controlOutputObjs>block_90</controlOutputObjs>
    <controlOutputObjs>block_86</controlOutputObjs>
    <controlOutputObjs>block_73</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="67" name="state_load" lineNumber="59" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="1953525599" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="load" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="59" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>switch</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="68" name="_ln59" lineNumber="59" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="1953264993" contextFuncName="control_SRAM_HLS" opcode="switch" m_display="0" m_delay="0.72" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="59" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <controlInputObjs>._crit_edge</controlInputObjs>
      <controlInputObjs>block_142</controlInputObjs>
      <controlInputObjs>block_130</controlInputObjs>
      <controlInputObjs>block_117</controlInputObjs>
      <controlInputObjs>block_90</controlInputObjs>
      <controlInputObjs>block_86</controlInputObjs>
      <controlInputObjs>block_73</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>59</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="73" name="block_73" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_105</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="70" name="select_ln65" lineNumber="65" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln65_fu_273_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_topoIndex="10" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="65" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="71" name="select_ln65_1" lineNumber="65" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln65_1_fu_281_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_delay="0.34" m_topoIndex="11" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="65" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="72" name="br_ln84" lineNumber="84" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="1601465461" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_delay="0.46" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="84" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>block_105</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>65</validLinenumbers>
      <validLinenumbers>84</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="86" name="block_86" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>.thread5</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="74" name="select_ln64" lineNumber="64" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln64_fu_290_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_topoIndex="13" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="64" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="75" name="select_ln64_1" lineNumber="64" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln64_1_fu_298_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_delay="0.34" m_topoIndex="14" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="64" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="76" name="next_state_write_ln64" lineNumber="64" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="64" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>select</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="77" name="Ce_n_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="78" name="Ce2_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="79" name="Ce2_n_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="18" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="80" name="Cke_n_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Cke_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="81" name="Rw_n_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Rw_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="82" name="Ld_n_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ld_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="83" name="dq_t_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="84" name="ready_r_write_ln80" lineNumber="80" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="80" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="85" name="br_ln81" lineNumber="81" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="81" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>.thread5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>64</validLinenumbers>
      <validLinenumbers>80</validLinenumbers>
      <validLinenumbers>81</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="90" name="block_90" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_105</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="87" name="select_ln63" lineNumber="63" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln63_fu_318_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_topoIndex="25" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="63" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="88" name="select_ln63_1" lineNumber="63" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln63_1_fu_326_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_delay="0.34" m_topoIndex="26" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="63" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="89" name="br_ln87" lineNumber="87" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_delay="0.46" m_topoIndex="27" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="87" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>block_105</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>63</validLinenumbers>
      <validLinenumbers>87</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="105" name="block_105" type="BlockType">
    <controlInputObjs>block_73</controlInputObjs>
    <controlInputObjs>block_90</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="91" name="storemerge1" lineNumber="63" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="phi" m_display="0" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="63" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>select</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <controlInputObjs>block_90</controlInputObjs>
      <controlInputObjs>block_73</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="92" name="storemerge" coreId="0" bitwidth="1" opcode="phi" m_display="0" m_topoIndex="29" m_clusterGroupNumber="-1">
      <dataOutputObjs>write</dataOutputObjs>
      <controlInputObjs>block_90</controlInputObjs>
      <controlInputObjs>block_73</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="93" name="next_state_write_ln65" lineNumber="65" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="30" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="65" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>phi</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="94" name="Ce_n_write_ln86" lineNumber="86" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="31" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="86" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="95" name="Ce2_write_ln83" lineNumber="83" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="32" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="83" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="96" name="Ce2_n_write_ln86" lineNumber="86" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="86" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="97" name="Cke_n_write_ln83" lineNumber="83" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="34" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="83" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Cke_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="98" name="Rw_n_write_ln86" lineNumber="86" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="86" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Rw_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="99" name="Ld_n_write_ln83" lineNumber="83" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="83" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>Ld_n</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="100" name="dq_t_write_ln86" lineNumber="86" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="37" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="86" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="101" name="ready_r_write_ln83" lineNumber="83" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="38" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="83" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="102" name="Dq_read" lineNumber="92" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="36" opcode="read" m_display="0" m_topoIndex="39" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="92" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>Dq</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>Dq</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="103" name="data_out_reg_V_write_ln92" lineNumber="92" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="40" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="92" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="104" name="br_ln93" lineNumber="93" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="41" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="93" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>._crit_edge</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>63</validLinenumbers>
      <validLinenumbers>65</validLinenumbers>
      <validLinenumbers>86</validLinenumbers>
      <validLinenumbers>83</validLinenumbers>
      <validLinenumbers>92</validLinenumbers>
      <validLinenumbers>93</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="117" name="block_117" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>.thread5</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="106" name="select_ln62" lineNumber="62" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln62_fu_353_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_topoIndex="42" m_clusterGroupNumber="4">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="62" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="107" name="select_ln62_1" lineNumber="62" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln62_1_fu_361_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="select" m_display="0" m_delay="0.34" m_topoIndex="43" m_clusterGroupNumber="4">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="62" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="108" name="next_state_write_ln62" lineNumber="62" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="44" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="62" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>select</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="109" name="Ce_n_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="45" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="110" name="Ce2_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="46" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="111" name="Ce2_n_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="47" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="112" name="Rw_n_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="48" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Rw_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="113" name="Ld_n_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ld_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="114" name="dq_t_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="50" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="115" name="ready_r_write_ln77" lineNumber="77" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="51" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="77" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="116" name="br_ln78" lineNumber="78" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="52" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="78" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>.thread5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>62</validLinenumbers>
      <validLinenumbers>77</validLinenumbers>
      <validLinenumbers>78</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="130" name="block_130" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>.thread5</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="118" name="select_ln61" lineNumber="61" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln61_fu_381_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="2" opcode="select" m_display="0" m_topoIndex="53" m_clusterGroupNumber="5">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="61" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="119" name="select_ln61_1" lineNumber="61" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="select_ln61_1_fu_389_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="control_SRAM_HLS" bitwidth="2" opcode="select" m_display="0" m_delay="0.34" m_topoIndex="54" m_clusterGroupNumber="5">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="61" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>zext</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="120" name="zext_ln61" lineNumber="61" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="zext_ln61_fu_397_p1" coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="zext" m_display="0" m_topoIndex="55" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="61" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="121" name="next_state_write_ln61" lineNumber="61" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="56" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="61" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>zext</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="122" name="ready_r_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="57" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="123" name="dq_t_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="58" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="124" name="Ce_n_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="59" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="125" name="Ce2_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="60" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="126" name="Ce2_n_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="61" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="127" name="Rw_n_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="62" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Rw_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="128" name="Ld_n_write_ln74" lineNumber="74" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="63" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="74" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ld_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="129" name="br_ln75" lineNumber="75" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="64" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="75" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>.thread5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>61</validLinenumbers>
      <validLinenumbers>74</validLinenumbers>
      <validLinenumbers>75</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="142" name="block_142" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>.thread5</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="131" name="next_state_write_ln60" lineNumber="60" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="65" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="60" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="132" name="dq_t_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="66" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="133" name="Ce_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="67" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="134" name="Ce2_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="68" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="135" name="Ce2_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="69" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ce2_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="136" name="Cke_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="70" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Cke_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="137" name="Ld_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="71" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Ld_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="138" name="Rw_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="72" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Rw_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="139" name="Oe_n_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="73" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>Oe_n</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="140" name="ready_r_write_ln71" lineNumber="71" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="74" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="71" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="141" name="br_ln72" lineNumber="72" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="75" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="72" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>.thread5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>60</validLinenumbers>
      <validLinenumbers>71</validLinenumbers>
      <validLinenumbers>72</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="144" name=".thread5" type="BlockType">
    <controlInputObjs>block_86</controlInputObjs>
    <controlInputObjs>block_117</controlInputObjs>
    <controlInputObjs>block_130</controlInputObjs>
    <controlInputObjs>block_142</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="143" name="br_ln91" lineNumber="91" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="76" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="91" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>._crit_edge</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>91</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="150" name="._crit_edge" type="BlockType">
    <controlInputObjs>block_69</controlInputObjs>
    <controlInputObjs>block_105</controlInputObjs>
    <controlInputObjs>.thread5</controlInputObjs>
    <controlOutputObjs>switch</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge2</controlOutputObjs>
    <controlOutputObjs>block_155</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="145" name="next_state_load" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="load" m_display="0" m_topoIndex="77" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="146" name="icmp_ln96" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="icmp_ln96_fu_430_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.56" m_topoIndex="78" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="147" name="icmp_ln96_1" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="icmp_ln96_1_fu_436_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.56" m_topoIndex="79" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="148" name="and_ln96" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="and_ln96_fu_442_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="and" m_display="0" m_delay="0.14" m_topoIndex="80" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="149" name="br_ln96" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="81" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>and</dataInputObjs>
      <controlInputObjs>block_155</controlInputObjs>
      <controlInputObjs>._crit_edge2</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>96</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="155" name="block_155" type="BlockType">
    <controlInputObjs>._crit_edge</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge2</controlOutputObjs>
    <controlOutputObjs>._crit_edge4</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="151" name="icmp_ln98" lineNumber="98" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="icmp_ln98_fu_448_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.56" m_topoIndex="82" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="98" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="152" name="icmp_ln98_1" lineNumber="98" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="icmp_ln98_1_fu_454_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.56" m_topoIndex="83" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="98" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="153" name="and_ln98" lineNumber="98" fileName="control_SRAM_HLS.cpp" fileDirectory=".." rtlName="and_ln98_fu_460_p2" coreName="LogicGate" implIndex="auto" control="no" opType="and" coreId="74" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="and" m_display="0" m_delay="0.14" m_topoIndex="84" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="98" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="154" name="br_ln98" lineNumber="98" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="85" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="98" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>and</dataInputObjs>
      <controlInputObjs>._crit_edge4</controlInputObjs>
      <controlInputObjs>._crit_edge2</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>98</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="158" name="._crit_edge2" type="BlockType">
    <controlInputObjs>._crit_edge</controlInputObjs>
    <controlInputObjs>block_155</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge4</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="156" name="addr_reg_V_write_ln100" lineNumber="100" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="86" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="100" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>read</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="157" name="br_ln101" lineNumber="101" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="87" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="101" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>._crit_edge4</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>100</validLinenumbers>
      <validLinenumbers>101</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="165" name="._crit_edge4" type="BlockType">
    <controlInputObjs>block_155</controlInputObjs>
    <controlInputObjs>._crit_edge2</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge5</controlOutputObjs>
    <controlOutputObjs>block_168</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="159" name="addr_reg_V_load" lineNumber="104" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="19" opcode="load" m_display="0" m_topoIndex="88" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="104" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="160" name="Addr_write_ln104" lineNumber="104" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="89" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="104" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>Addr</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="161" name="data_out_reg_V_load" lineNumber="105" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="36" opcode="load" m_display="0" m_topoIndex="90" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="105" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>write</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="162" name="data_out_write_ln105" lineNumber="105" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="91" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="105" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>data_out</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="163" name="dq_t_load" lineNumber="106" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="1" opcode="load" m_display="0" m_topoIndex="92" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="106" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="164" name="br_ln106" lineNumber="106" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="93" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="106" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <controlInputObjs>block_168</controlInputObjs>
      <controlInputObjs>._crit_edge5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>104</validLinenumbers>
      <validLinenumbers>105</validLinenumbers>
      <validLinenumbers>106</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="168" name="block_168" type="BlockType">
    <controlInputObjs>._crit_edge4</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>._crit_edge5</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="166" name="Dq_write_ln106" lineNumber="106" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="94" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="106" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>Dq</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>Dq</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="167" name="br_ln106" lineNumber="106" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_topoIndex="95" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="106" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>._crit_edge5</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>106</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="170" name="._crit_edge5" type="BlockType">
    <controlInputObjs>._crit_edge4</controlInputObjs>
    <controlInputObjs>block_168</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_181</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="169" name="br_ln0" coreId="0" opcode="br" m_display="0" m_delay="0.46" m_topoIndex="96" m_clusterGroupNumber="-1">
      <controlInputObjs>block_181</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="177" name="block_177" type="BlockType">
    <controlInputObjs>block_66</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_181</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="171" name="next_state_write_ln52" lineNumber="52" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.58" m_topoIndex="97" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="52" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="172" name="addr_reg_V_write_ln53" lineNumber="53" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="98" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="53" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="173" name="data_out_reg_V_write_ln54" lineNumber="54" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="99" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="54" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="174" name="dq_t_write_ln55" lineNumber="55" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_delay="0.46" m_topoIndex="100" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="55" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="175" name="ready_r_write_ln56" lineNumber="56" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="write" m_display="0" m_topoIndex="101" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="56" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataOutputObjs>ready_r</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="176" name="br_ln57" lineNumber="57" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="br" m_display="0" m_delay="0.46" m_topoIndex="102" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="57" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <controlInputObjs>block_181</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>52</validLinenumbers>
      <validLinenumbers>53</validLinenumbers>
      <validLinenumbers>54</validLinenumbers>
      <validLinenumbers>55</validLinenumbers>
      <validLinenumbers>56</validLinenumbers>
      <validLinenumbers>57</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="181" name="block_181" type="BlockType">
    <controlInputObjs>._crit_edge5</controlInputObjs>
    <controlInputObjs>block_177</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="178" name="empty" lineNumber="96" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" bitwidth="3" opcode="phi" m_display="0" m_topoIndex="103" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="96" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <controlInputObjs>._crit_edge5</controlInputObjs>
      <controlInputObjs>block_177</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="179" name="state_write_ln109" lineNumber="109" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="store" m_display="0" m_topoIndex="104" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="109" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
      <dataInputObjs>phi</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="180" name="_ln110" lineNumber="110" fileName="control_SRAM_HLS.cpp" fileDirectory=".." coreId="0" contextFuncName="control_SRAM_HLS" opcode="ret" m_display="0" m_topoIndex="105" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="control_SRAM_HLS.cpp" linenumber="110" fileDirectory="C:\Users\pauld\controlller_SRAM\SRAM_HLS" functionName="control_SRAM_HLS"/>
    </node_objs>
    <fileValidLineNumbers fileName="control_SRAM_HLS.cpp">
      <validLinenumbers>96</validLinenumbers>
      <validLinenumbers>109</validLinenumbers>
      <validLinenumbers>110</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <regnodes realName="empty_reg_253">
    <nodeIds>178</nodeIds>
  </regnodes>
  <regnodes realName="storemerge1_reg_232">
    <nodeIds>91</nodeIds>
  </regnodes>
  <regnodes realName="storemerge_reg_241">
    <nodeIds>92</nodeIds>
  </regnodes>
  <expressionNodes realName="select_ln63_1_fu_326">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln96_fu_430">
    <nodeIds>146</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln65_1_fu_281">
    <nodeIds>71</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln62_1_fu_361">
    <nodeIds>107</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln98_1_fu_454">
    <nodeIds>152</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln63_fu_318">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln61_fu_397">
    <nodeIds>120</nodeIds>
  </expressionNodes>
  <expressionNodes realName="storemerge_phi_fu_244">
    <nodeIds>92</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln61_1_fu_389">
    <nodeIds>119</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln65_fu_273">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="storemerge1_phi_fu_235">
    <nodeIds>91</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln96_fu_442">
    <nodeIds>148</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln64_1_fu_298">
    <nodeIds>75</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln61_fu_263">
    <nodeIds>64</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln62_fu_353">
    <nodeIds>106</nodeIds>
  </expressionNodes>
  <expressionNodes realName="empty_phi_fu_256">
    <nodeIds>178</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln98_fu_460">
    <nodeIds>153</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln98_fu_448">
    <nodeIds>151</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln64_fu_290">
    <nodeIds>74</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln96_1_fu_436">
    <nodeIds>147</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln61_fu_381">
    <nodeIds>118</nodeIds>
  </expressionNodes>
  <ioNodes realName="store_ln54_store_fu_498">
    <nodeIds>173</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln61_store_fu_401">
    <nodeIds>121</nodeIds>
  </ioNodes>
  <ioNodes realName="write_ln106_write_fu_224">
    <nodeIds>166</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln62_store_fu_369">
    <nodeIds>108</nodeIds>
  </ioNodes>
  <ioNodes realName="addr_in_read_read_fu_128">
    <nodeIds>63</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln100_store_fu_466">
    <nodeIds>156</nodeIds>
  </ioNodes>
  <ioNodes realName="dq_t_load_load_fu_482">
    <nodeIds>163</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln77_store_fu_375">
    <nodeIds>114</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_134">
    <nodeIds>77</nodeIds>
    <nodeIds>94</nodeIds>
    <nodeIds>109</nodeIds>
    <nodeIds>124</nodeIds>
    <nodeIds>133</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln86_store_fu_341">
    <nodeIds>100</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_158">
    <nodeIds>80</nodeIds>
    <nodeIds>97</nodeIds>
    <nodeIds>136</nodeIds>
  </ioNodes>
  <ioNodes realName="write_ln71_write_fu_202">
    <nodeIds>139</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln74_store_fu_407">
    <nodeIds>123</nodeIds>
  </ioNodes>
  <ioNodes realName="we_read_read_fu_116">
    <nodeIds>61</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_174">
    <nodeIds>82</nodeIds>
    <nodeIds>99</nodeIds>
    <nodeIds>113</nodeIds>
    <nodeIds>128</nodeIds>
    <nodeIds>137</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln80_store_fu_312">
    <nodeIds>83</nodeIds>
  </ioNodes>
  <ioNodes realName="next_state_load_load_fu_425">
    <nodeIds>145</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln55_store_fu_504">
    <nodeIds>174</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln65_store_fu_335">
    <nodeIds>93</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln92_store_fu_347">
    <nodeIds>103</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_150">
    <nodeIds>79</nodeIds>
    <nodeIds>96</nodeIds>
    <nodeIds>111</nodeIds>
    <nodeIds>126</nodeIds>
    <nodeIds>135</nodeIds>
  </ioNodes>
  <ioNodes realName="addr_reg_V_load_load_fu_472">
    <nodeIds>159</nodeIds>
  </ioNodes>
  <ioNodes realName="Dq_read_read_fu_191">
    <nodeIds>102</nodeIds>
  </ioNodes>
  <ioNodes realName="write_ln104_write_fu_210">
    <nodeIds>160</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln109_store_fu_510">
    <nodeIds>179</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln52_store_fu_486">
    <nodeIds>171</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln60_store_fu_413">
    <nodeIds>131</nodeIds>
  </ioNodes>
  <ioNodes realName="data_out_reg_V_load_load_fu_477">
    <nodeIds>161</nodeIds>
  </ioNodes>
  <ioNodes realName="state_load_load_fu_269">
    <nodeIds>67</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln71_store_fu_419">
    <nodeIds>132</nodeIds>
  </ioNodes>
  <ioNodes realName="data_in_read_read_fu_122">
    <nodeIds>62</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_142">
    <nodeIds>78</nodeIds>
    <nodeIds>95</nodeIds>
    <nodeIds>110</nodeIds>
    <nodeIds>125</nodeIds>
    <nodeIds>134</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln64_store_fu_306">
    <nodeIds>76</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_166">
    <nodeIds>81</nodeIds>
    <nodeIds>98</nodeIds>
    <nodeIds>112</nodeIds>
    <nodeIds>127</nodeIds>
    <nodeIds>138</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_write_fu_182">
    <nodeIds>84</nodeIds>
    <nodeIds>101</nodeIds>
    <nodeIds>115</nodeIds>
    <nodeIds>122</nodeIds>
    <nodeIds>140</nodeIds>
    <nodeIds>175</nodeIds>
  </ioNodes>
  <ioNodes realName="reset_read_read_fu_104">
    <nodeIds>59</nodeIds>
  </ioNodes>
  <ioNodes realName="re_read_read_fu_110">
    <nodeIds>60</nodeIds>
  </ioNodes>
  <ioNodes realName="write_ln105_write_fu_217">
    <nodeIds>162</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln53_store_fu_492">
    <nodeIds>172</nodeIds>
  </ioNodes>
  <ioPorts name="Addr">
    <contents name="write">
      <nodeIds>160</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Ce2">
    <contents name="write">
      <nodeIds>134</nodeIds>
      <nodeIds>125</nodeIds>
      <nodeIds>110</nodeIds>
      <nodeIds>78</nodeIds>
      <nodeIds>95</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Ce2_n">
    <contents name="write">
      <nodeIds>135</nodeIds>
      <nodeIds>126</nodeIds>
      <nodeIds>111</nodeIds>
      <nodeIds>79</nodeIds>
      <nodeIds>96</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Ce_n">
    <contents name="write">
      <nodeIds>133</nodeIds>
      <nodeIds>124</nodeIds>
      <nodeIds>109</nodeIds>
      <nodeIds>77</nodeIds>
      <nodeIds>94</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Cke_n">
    <contents name="write">
      <nodeIds>136</nodeIds>
      <nodeIds>80</nodeIds>
      <nodeIds>97</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Dq">
    <contents name="read">
      <nodeIds>102</nodeIds>
    </contents>
    <contents name="write">
      <nodeIds>166</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Ld_n">
    <contents name="write">
      <nodeIds>137</nodeIds>
      <nodeIds>128</nodeIds>
      <nodeIds>113</nodeIds>
      <nodeIds>82</nodeIds>
      <nodeIds>99</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Oe_n">
    <contents name="write">
      <nodeIds>139</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="Rw_n">
    <contents name="write">
      <nodeIds>138</nodeIds>
      <nodeIds>127</nodeIds>
      <nodeIds>112</nodeIds>
      <nodeIds>81</nodeIds>
      <nodeIds>98</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="addr_in">
    <contents name="read">
      <nodeIds>63</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="clk"/>
  <ioPorts name="data_in">
    <contents name="read">
      <nodeIds>62</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="data_out">
    <contents name="write">
      <nodeIds>162</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="re">
    <contents name="read">
      <nodeIds>60</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="ready_r">
    <contents name="write">
      <nodeIds>175</nodeIds>
      <nodeIds>140</nodeIds>
      <nodeIds>122</nodeIds>
      <nodeIds>115</nodeIds>
      <nodeIds>84</nodeIds>
      <nodeIds>101</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="reset">
    <contents name="read">
      <nodeIds>59</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="we">
    <contents name="read">
      <nodeIds>61</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="64" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="1"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="77" stage="1" latency="1"/>
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="80" stage="1" latency="1"/>
      <operations id="81" stage="1" latency="1"/>
      <operations id="82" stage="1" latency="1"/>
      <operations id="83" stage="1" latency="1"/>
      <operations id="84" stage="1" latency="1"/>
      <operations id="85" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="91" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="1"/>
      <operations id="93" stage="1" latency="1"/>
      <operations id="94" stage="1" latency="1"/>
      <operations id="95" stage="1" latency="1"/>
      <operations id="96" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="1"/>
      <operations id="98" stage="1" latency="1"/>
      <operations id="99" stage="1" latency="1"/>
      <operations id="100" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="1"/>
      <operations id="102" stage="1" latency="1"/>
      <operations id="103" stage="1" latency="1"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="106" stage="1" latency="1"/>
      <operations id="107" stage="1" latency="1"/>
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
      <operations id="112" stage="1" latency="1"/>
      <operations id="113" stage="1" latency="1"/>
      <operations id="114" stage="1" latency="1"/>
      <operations id="115" stage="1" latency="1"/>
      <operations id="116" stage="1" latency="1"/>
      <operations id="118" stage="1" latency="1"/>
      <operations id="119" stage="1" latency="1"/>
      <operations id="120" stage="1" latency="1"/>
      <operations id="121" stage="1" latency="1"/>
      <operations id="122" stage="1" latency="1"/>
      <operations id="123" stage="1" latency="1"/>
      <operations id="124" stage="1" latency="1"/>
      <operations id="125" stage="1" latency="1"/>
      <operations id="126" stage="1" latency="1"/>
      <operations id="127" stage="1" latency="1"/>
      <operations id="128" stage="1" latency="1"/>
      <operations id="129" stage="1" latency="1"/>
      <operations id="131" stage="1" latency="1"/>
      <operations id="132" stage="1" latency="1"/>
      <operations id="133" stage="1" latency="1"/>
      <operations id="134" stage="1" latency="1"/>
      <operations id="135" stage="1" latency="1"/>
      <operations id="136" stage="1" latency="1"/>
      <operations id="137" stage="1" latency="1"/>
      <operations id="138" stage="1" latency="1"/>
      <operations id="139" stage="1" latency="1"/>
      <operations id="140" stage="1" latency="1"/>
      <operations id="141" stage="1" latency="1"/>
      <operations id="143" stage="1" latency="1"/>
      <operations id="145" stage="1" latency="1"/>
      <operations id="146" stage="1" latency="1"/>
      <operations id="147" stage="1" latency="1"/>
      <operations id="148" stage="1" latency="1"/>
      <operations id="149" stage="1" latency="1"/>
      <operations id="151" stage="1" latency="1"/>
      <operations id="152" stage="1" latency="1"/>
      <operations id="153" stage="1" latency="1"/>
      <operations id="154" stage="1" latency="1"/>
      <operations id="156" stage="1" latency="1"/>
      <operations id="157" stage="1" latency="1"/>
      <operations id="159" stage="1" latency="1"/>
      <operations id="160" stage="1" latency="1"/>
      <operations id="161" stage="1" latency="1"/>
      <operations id="162" stage="1" latency="1"/>
      <operations id="163" stage="1" latency="1"/>
      <operations id="164" stage="1" latency="1"/>
      <operations id="166" stage="1" latency="1"/>
      <operations id="167" stage="1" latency="1"/>
      <operations id="169" stage="1" latency="1"/>
      <operations id="171" stage="1" latency="1"/>
      <operations id="172" stage="1" latency="1"/>
      <operations id="173" stage="1" latency="1"/>
      <operations id="174" stage="1" latency="1"/>
      <operations id="175" stage="1" latency="1"/>
      <operations id="176" stage="1" latency="1"/>
      <operations id="178" stage="1" latency="1"/>
      <operations id="179" stage="1" latency="1"/>
      <operations id="180" stage="1" latency="1"/>
    </states>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="control_SRAM_HLS" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>66</basicBlocks>
      <basicBlocks>69</basicBlocks>
      <basicBlocks>73</basicBlocks>
      <basicBlocks>86</basicBlocks>
      <basicBlocks>90</basicBlocks>
      <basicBlocks>105</basicBlocks>
      <basicBlocks>117</basicBlocks>
      <basicBlocks>130</basicBlocks>
      <basicBlocks>142</basicBlocks>
      <basicBlocks>144</basicBlocks>
      <basicBlocks>150</basicBlocks>
      <basicBlocks>155</basicBlocks>
      <basicBlocks>158</basicBlocks>
      <basicBlocks>165</basicBlocks>
      <basicBlocks>168</basicBlocks>
      <basicBlocks>170</basicBlocks>
      <basicBlocks>177</basicBlocks>
      <basicBlocks>181</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
