Analysis & Synthesis report for DE0_TOP
Sun Apr 30 16:30:24 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 10. State Machine - |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 11. State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_next
 12. State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_state
 13. State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_next
 14. State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_state
 15. State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cig1:auto_generated
 21. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dig1:auto_generated
 22. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gv71:auto_generated
 24. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 29. Source assignments for DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 30. Source assignments for DE0Qsys:u0|DE0Qsys_syspll:syspll
 31. Source assignments for DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2|DE0Qsys_syspll_dffpipe_l2c:dffpipe3
 32. Source assignments for DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl
 33. Source assignments for DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_oeq1:auto_generated
 34. Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux
 38. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001
 39. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002
 40. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003
 41. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:rsp_xbar_demux
 42. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_001
 43. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_002
 44. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_003
 45. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_004
 46. Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004
 47. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005
 48. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_006
 49. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_007
 50. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_008
 51. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_009
 52. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_010
 53. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_011
 54. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_012
 55. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_013
 56. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_014
 57. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_015
 58. Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_016
 59. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 60. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 61. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 62. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 63. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 80. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 81. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 82. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 83. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 84. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 85. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 86. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 87. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 88. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 89. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 90. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 91. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 92. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 93. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 94. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 95. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 96. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 97. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 98. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 99. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
100. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
101. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
102. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
103. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
104. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
105. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
106. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
107. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
108. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
109. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
110. Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
111. Source assignments for DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
112. Source assignments for DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
113. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0
114. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1
115. Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2
116. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a
117. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b
119. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram
120. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
121. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram
122. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
124. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
125. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
126. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
127. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy
128. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo
129. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo
130. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component
131. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_mm_bridge:apb
132. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator
133. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator
134. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator
135. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator
136. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator
137. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator
138. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:apb_s0_translator
139. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator
140. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator
141. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:apb_m0_translator
142. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
143. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator
144. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator
145. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator
146. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator
147. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator
148. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator
149. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator
150. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator
151. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator
152. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator
153. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator
154. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent
155. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent
156. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent
157. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent
158. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
159. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent
162. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
165. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent
166. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent
169. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
172. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent
173. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent
176. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
177. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
180. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
181. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
184. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
185. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
186. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
187. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
188. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent
189. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
192. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent
193. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
196. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent
197. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
200. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent
201. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
204. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent
205. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
208. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent
209. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
210. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
211. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
212. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent
213. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
214. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
215. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
216. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent
217. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
220. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent
221. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
224. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router:addr_router|DE0Qsys_addr_router_default_decode:the_default_decode
225. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|DE0Qsys_addr_router_001_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002|DE0Qsys_addr_router_002_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_003|DE0Qsys_addr_router_002_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router:id_router|DE0Qsys_id_router_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001|DE0Qsys_id_router_001_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002|DE0Qsys_id_router_002_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003|DE0Qsys_id_router_003_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_003:id_router_004|DE0Qsys_id_router_003_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004|DE0Qsys_addr_router_004_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005|DE0Qsys_id_router_005_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_006|DE0Qsys_id_router_005_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_007|DE0Qsys_id_router_005_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_008|DE0Qsys_id_router_005_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_009|DE0Qsys_id_router_005_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_010|DE0Qsys_id_router_005_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_011|DE0Qsys_id_router_005_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_012|DE0Qsys_id_router_005_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_013|DE0Qsys_id_router_005_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_014|DE0Qsys_id_router_005_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_015|DE0Qsys_id_router_005_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_016|DE0Qsys_id_router_005_default_decode:the_default_decode
246. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_traffic_limiter:limiter
247. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_traffic_limiter:limiter_001
248. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter
249. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
250. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
251. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
252. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
253. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
254. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
255. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
256. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
257. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
258. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
259. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
260. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
261. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
262. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
263. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
264. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
265. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001
266. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
267. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
268. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
269. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
270. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
271. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
272. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
273. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
274. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
275. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
276. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
277. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
278. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
279. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
280. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
281. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
282. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller
283. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
284. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_001
285. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
286. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_002
287. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
288. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
289. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
290. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
291. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
292. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
293. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
294. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
295. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
296. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
297. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
298. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
299. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
300. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb
301. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
302. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb
303. Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
304. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter
305. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001
306. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
307. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser
308. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
309. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
310. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
311. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001
312. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
313. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
314. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
315. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002
316. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
317. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
318. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
319. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003
320. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
321. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
322. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
323. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004
324. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
325. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
326. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
327. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005
328. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
329. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
330. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
331. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006
332. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
333. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
334. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
335. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007
336. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
337. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
338. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
339. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008
340. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
341. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
342. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
343. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009
344. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
345. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
346. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
347. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010
348. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
349. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
350. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
351. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011
352. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
353. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
354. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
355. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012
356. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
357. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
358. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
359. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013
360. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
361. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
362. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
363. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014
364. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
365. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
366. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
367. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015
368. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
369. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
370. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
371. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016
372. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer
373. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
374. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
375. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017
376. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer
377. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
378. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
379. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018
380. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer
381. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
382. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
383. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019
384. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer
385. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
386. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
387. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020
388. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer
389. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
390. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
391. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021
392. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer
393. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
394. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
395. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022
396. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer
397. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
398. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
399. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023
400. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer
401. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
402. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
403. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024
404. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer
405. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
406. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
407. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025
408. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer
409. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
410. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
411. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer
412. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
413. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001
414. Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
415. Parameter Settings for User Entity Instance: divisor:clk_2560kHz
416. Partition Dependent Files
417. Partition "sld_hub:auto_hub" Resource Utilization by Entity
418. Multiplexer Restructuring Statistics (Restructuring Performed)
419. Partition "sld_signaltap:pwm_led" Resource Utilization by Entity
420. Registers Removed During Synthesis
421. Multiplexer Restructuring Statistics (Restructuring Performed)
422. Parameter Settings for Inferred Entity Instance: sld_signaltap:pwm_led
423. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025"
424. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024"
425. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023"
426. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022"
427. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021"
428. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020"
429. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019"
430. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018"
431. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017"
432. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016"
433. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015"
434. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014"
435. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013"
436. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012"
437. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011"
438. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010"
439. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009"
440. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008"
441. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007"
442. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006"
443. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005"
444. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004"
445. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003"
446. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
447. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001"
448. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser"
449. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
450. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"
451. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter"
452. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
453. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
454. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
455. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
456. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
457. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
458. Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller_002"
459. Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller_001"
460. Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller"
461. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
462. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
463. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
464. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
465. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
466. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
467. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
468. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
469. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
470. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
471. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
472. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005|DE0Qsys_id_router_005_default_decode:the_default_decode"
473. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004|DE0Qsys_addr_router_004_default_decode:the_default_decode"
474. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003|DE0Qsys_id_router_003_default_decode:the_default_decode"
475. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002|DE0Qsys_id_router_002_default_decode:the_default_decode"
476. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001|DE0Qsys_id_router_001_default_decode:the_default_decode"
477. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router:id_router|DE0Qsys_id_router_default_decode:the_default_decode"
478. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002|DE0Qsys_addr_router_002_default_decode:the_default_decode"
479. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|DE0Qsys_addr_router_001_default_decode:the_default_decode"
480. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router:addr_router|DE0Qsys_addr_router_default_decode:the_default_decode"
481. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
482. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
483. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent"
484. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
485. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
486. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent"
487. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
488. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
489. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent"
490. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
491. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
492. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent"
493. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
494. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
495. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent"
496. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
497. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
498. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent"
499. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
500. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
501. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent"
502. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
503. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
504. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent"
505. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
506. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
507. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent"
508. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
509. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
510. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
511. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
512. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
513. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent"
514. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
515. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
516. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
517. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
518. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
519. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent"
520. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
521. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
522. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent"
523. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
524. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent"
525. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
526. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
527. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent"
528. Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
529. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
530. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent"
531. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent"
532. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
533. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
534. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator"
535. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator"
536. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator"
537. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator"
538. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator"
539. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator"
540. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator"
541. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator"
542. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator"
543. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator"
544. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator"
545. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
546. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:apb_m0_translator"
547. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator"
548. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator"
549. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:apb_s0_translator"
550. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
551. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
552. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator"
553. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator"
554. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
555. Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
556. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram"
557. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux"
558. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module"
559. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_altpll_fbh2:sd1"
560. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic"
561. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart"
562. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy"
563. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
564. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
565. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib"
566. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp"
567. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode"
568. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace"
569. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk"
570. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk"
571. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug"
572. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci"
573. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench"
574. Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu"
575. Port Connectivity Checks: "DE0Qsys:u0"
576. Port Connectivity Checks: "button_debouncer:button_debouncer_inst2"
577. Port Connectivity Checks: "button_debouncer:button_debouncer_inst1"
578. Port Connectivity Checks: "button_debouncer:button_debouncer_inst0"
579. SignalTap II Logic Analyzer Settings
580. Elapsed Time Per Partition
581. Analysis & Synthesis Messages
582. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 30 16:30:24 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE0_TOP                                         ;
; Top-level Entity Name              ; DE0_TOP                                         ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; de0_top.v                                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/de0_top.v                                                                      ;         ;
; button_debouncer.v                           ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/button_debouncer.v                                                             ;         ;
; de0qsys.v                                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/de0qsys.v                                               ;         ;
; de0qsys_nios2cpu.v                           ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v                           ;         ;
; de0qsys_nios2cpu_test_bench.v                ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v                ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal130.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                          ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_cig1.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_cig1.tdf                                                         ;         ;
; db/altsyncram_dig1.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_dig1.tdf                                                         ;         ;
; altera_std_synchronizer.v                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                               ;         ;
; db/altsyncram_gv71.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_gv71.tdf                                                         ;         ;
; de0qsys_nios2cpu_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v            ;         ;
; de0qsys_nios2cpu_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v ;         ;
; de0qsys_nios2cpu_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v     ;         ;
; de0qsys_nios2cpu_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v  ;         ;
; sld_virtual_jtag_basic.v                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                ;         ;
; de0qsys_jtag_uart.v                          ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v                          ;         ;
; scfifo.tdf                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                              ;         ;
; a_regfifo.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                           ;         ;
; a_dpfifo.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;         ;
; a_i2fifo.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;         ;
; a_fffifo.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                            ;         ;
; a_f2fifo.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;         ;
; db/scfifo_aq21.tdf                           ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/scfifo_aq21.tdf                                                             ;         ;
; db/a_dpfifo_h031.tdf                         ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/a_dpfifo_h031.tdf                                                           ;         ;
; db/a_fefifo_7cf.tdf                          ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/a_fefifo_7cf.tdf                                                            ;         ;
; db/cntr_4n7.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_4n7.tdf                                                                ;         ;
; db/dpram_ek21.tdf                            ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/dpram_ek21.tdf                                                              ;         ;
; db/altsyncram_i0m1.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_i0m1.tdf                                                         ;         ;
; db/cntr_omb.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_omb.tdf                                                                ;         ;
; alt_jtag_atlantic.v                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                     ;         ;
; de0qsys_syspll.v                             ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v                             ;         ;
; de0qsys_sdram_ctrl.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v                         ;         ;
; de0qsys_led.v                                ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_led.v                                ;         ;
; de0qsys_dma.v                                ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_dma.v                                ;         ;
; lpm_ram_dp.tdf                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                                          ;         ;
; altdpram.tdf                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                            ;         ;
; memmodes.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                          ;         ;
; a_hdffe.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                             ;         ;
; alt_le_rden_reg.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;         ;
; altsyncram.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                          ;         ;
; db/altsyncram_oeq1.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_oeq1.tdf                                                         ;         ;
; altera_avalon_mm_bridge.v                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v                    ;         ;
; de0qsys_timer.v                              ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_timer.v                              ;         ;
; de0qsys_button.v                             ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_button.v                             ;         ;
; de0qsys_sw.v                                 ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_sw.v                                 ;         ;
; de0qsys_hex_0.v                              ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_hex_0.v                              ;         ;
; de0qsys_motora_dir.v                         ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_motora_dir.v                         ;         ;
; de0qsys_sensor.v                             ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_sensor.v                             ;         ;
; altera_merlin_master_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv           ;         ;
; altera_merlin_slave_translator.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv            ;         ;
; altera_merlin_master_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv                ;         ;
; altera_merlin_slave_agent.sv                 ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv                 ;         ;
; altera_merlin_burst_uncompressor.sv          ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ;         ;
; altera_avalon_sc_fifo.v                      ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v                      ;         ;
; de0qsys_addr_router.sv                       ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv                       ;         ;
; de0qsys_addr_router_001.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv                   ;         ;
; de0qsys_addr_router_002.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv                   ;         ;
; de0qsys_id_router.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv                         ;         ;
; de0qsys_id_router_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv                     ;         ;
; de0qsys_id_router_002.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_002.sv                     ;         ;
; de0qsys_id_router_003.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv                     ;         ;
; de0qsys_addr_router_004.sv                   ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv                   ;         ;
; de0qsys_id_router_005.sv                     ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv                     ;         ;
; altera_merlin_traffic_limiter.sv             ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv             ;         ;
; altera_merlin_burst_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv               ;         ;
; altera_merlin_address_alignment.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv           ;         ;
; altera_reset_controller.v                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_reset_controller.v                    ;         ;
; altera_reset_synchronizer.v                  ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v                  ;         ;
; de0qsys_cmd_xbar_demux.sv                    ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv                    ;         ;
; de0qsys_cmd_xbar_demux_001.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv                ;         ;
; de0qsys_cmd_xbar_demux_002.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv                ;         ;
; de0qsys_cmd_xbar_demux_003.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv                ;         ;
; de0qsys_cmd_xbar_mux.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv                      ;         ;
; altera_merlin_arbitrator.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv                  ;         ;
; de0qsys_cmd_xbar_mux_001.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv                  ;         ;
; de0qsys_rsp_xbar_demux_001.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv                ;         ;
; de0qsys_rsp_xbar_demux_003.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv                ;         ;
; de0qsys_rsp_xbar_mux.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv                      ;         ;
; de0qsys_rsp_xbar_mux_001.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv                  ;         ;
; de0qsys_rsp_xbar_mux_002.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv                  ;         ;
; de0qsys_cmd_xbar_demux_004.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv                ;         ;
; de0qsys_rsp_xbar_demux_005.sv                ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv                ;         ;
; de0qsys_rsp_xbar_mux_004.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv                  ;         ;
; altera_merlin_width_adapter.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv               ;         ;
; altera_avalon_st_handshake_clock_crosser.v   ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ;         ;
; altera_avalon_st_clock_crosser.v             ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v             ;         ;
; de0qsys_irq_mapper.sv                        ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv                        ;         ;
; altera_irq_clock_crosser.sv                  ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/SourceCode/verilog_test/qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv                  ;         ;
; altera_std_synchronizer_bundle.v             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                        ;         ;
; divisor.v                                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/divisor.v                                                                      ;         ;
; pwm_gen.v                                    ; yes             ; Auto-Found Verilog HDL File        ; E:/SourceCode/verilog_test/pwm_gen.v                                                                      ;         ;
; sld_signaltap.vhd                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;         ;
; sld_signaltap_impl.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;         ;
; sld_ela_control.vhd                          ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;         ;
; lpm_shiftreg.tdf                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;         ;
; dffeea.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                              ;         ;
; sld_mbpmg.vhd                                ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;         ;
; sld_ela_trigger_flow_mgr.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;         ;
; sld_buffer_manager.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;         ;
; db/altsyncram_3q14.tdf                       ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/altsyncram_3q14.tdf                                                         ;         ;
; lpm_mux.tdf                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;         ;
; muxlut.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                              ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                            ;         ;
; altshift.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                            ;         ;
; db/mux_lrc.tdf                               ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/mux_lrc.tdf                                                                 ;         ;
; lpm_decode.tdf                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;         ;
; declut.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                              ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; db/decode_4uf.tdf                            ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/decode_4uf.tdf                                                              ;         ;
; lpm_counter.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; cmpconst.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                            ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; alt_counter_stratix.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;         ;
; db/cntr_jdi.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_jdi.tdf                                                                ;         ;
; db/cmpr_gfc.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cmpr_gfc.tdf                                                                ;         ;
; db/cntr_c5j.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_c5j.tdf                                                                ;         ;
; db/cntr_cfi.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_cfi.tdf                                                                ;         ;
; db/cmpr_ifc.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cmpr_ifc.tdf                                                                ;         ;
; db/cntr_p1j.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cntr_p1j.tdf                                                                ;         ;
; db/cmpr_efc.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/SourceCode/verilog_test/db/cmpr_efc.tdf                                                                ;         ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;         ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                             ;         ;
; sld_jtag_hub.vhd                             ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;         ;
+----------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Partition Status Summary                                      ;
+-----------------------+-------------+-------------------------+
; Partition Name        ; Synthesized ; Reason                  ;
+-----------------------+-------------+-------------------------+
; Top                   ; yes         ; Dependent files changed ;
; sld_signaltap:pwm_led ; no          ; No relevant changes     ;
; sld_hub:auto_hub      ; yes         ; Parameters changed      ;
+-----------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; de0_top.v ; Project Directory ; Checksum ; 37bbd5406be16bacedaf15fab2f7604c ; 7e95c19eca78a25e9b866c3284ae4df4 ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                       ; 4295 (2)          ; 3570 (0)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |DE0Qsys:u0|                                                                                                ; 4182 (0)          ; 3493 (0)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |DE0Qsys_addr_router:addr_router|                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router:addr_router                                                                                                                                                                                                                                                                                            ; work         ;
;       |DE0Qsys_addr_router_001:addr_router_001|                                                                ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                    ; work         ;
;       |DE0Qsys_addr_router_002:addr_router_002|                                                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                                    ; work         ;
;       |DE0Qsys_addr_router_002:addr_router_003|                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_003                                                                                                                                                                                                                                                                                    ; work         ;
;       |DE0Qsys_addr_router_004:addr_router_004|                                                                ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004                                                                                                                                                                                                                                                                                    ; work         ;
;       |DE0Qsys_button:button|                                                                                  ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_button:button                                                                                                                                                                                                                                                                                                      ; work         ;
;       |DE0Qsys_cmd_xbar_demux:cmd_xbar_demux|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                      ; work         ;
;       |DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_cmd_xbar_demux_003:rsp_xbar_demux|                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:rsp_xbar_demux                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004|                                                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|                                                                      ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ; work         ;
;       |DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                              ; 188 (173)         ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 15 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; work         ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                       ; work         ;
;       |DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|                                                              ; 47 (33)           ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 14 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; work         ;
;             |altera_merlin_arb_adder:adder|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                       ; work         ;
;       |DE0Qsys_dma:dma|                                                                                        ; 287 (168)         ; 202 (142)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma                                                                                                                                                                                                                                                                                                            ; work         ;
;          |DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|                                                 ; 67 (67)           ; 56 (56)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module                                                                                                                                                                                                                                                        ; work         ;
;             |DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram                                                                                                                                                                               ; work         ;
;                |lpm_ram_dp:lpm_ram_dp_component|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                               ; work         ;
;                   |altdpram:sram|                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                 ; work         ;
;                      |altsyncram:ram_block|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block                                                                                                            ; work         ;
;                         |altsyncram_oeq1:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_oeq1:auto_generated                                                                             ; work         ;
;          |DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read|                                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read                                                                                                                                                                                                                                                              ; work         ;
;          |DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write|                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write                                                                                                                                                                                                                                                            ; work         ;
;          |DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux|                                             ; 47 (47)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux                                                                                                                                                                                                                                                    ; work         ;
;       |DE0Qsys_hex_0:hex_0|                                                                                    ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_hex_0:hex_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DE0Qsys_hex_0:hex_1|                                                                                    ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_hex_0:hex_1                                                                                                                                                                                                                                                                                                        ; work         ;
;       |DE0Qsys_hex_0:motora_duty|                                                                              ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_hex_0:motora_duty                                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_hex_0:motorb_duty|                                                                              ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_hex_0:motorb_duty                                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_id_router_001:id_router_001|                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001                                                                                                                                                                                                                                                                                        ; work         ;
;       |DE0Qsys_jtag_uart:jtag_uart|                                                                            ; 142 (38)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                ; work         ;
;          |DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                      ; work         ;
;             |scfifo:rfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; work         ;
;                |scfifo_aq21:auto_generated|                                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                            ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                   ; work         ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                         ; work         ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                      ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                          ; work         ;
;          |DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                      ; work         ;
;             |scfifo:wfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; work         ;
;                |scfifo_aq21:auto_generated|                                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work         ;
;                         |cntr_4n7:count_usedw|                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                            ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                   ; work         ;
;                      |cntr_omb:wr_ptr|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                         ; work         ;
;                      |dpram_ek21:FIFOram|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                      ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                          ; work         ;
;          |alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|                                               ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                          ; work         ;
;       |DE0Qsys_led:led|                                                                                        ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_led:led                                                                                                                                                                                                                                                                                                            ; work         ;
;       |DE0Qsys_motorA_dir:motora_dir|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_motorA_dir:motora_dir                                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_motorA_dir:motorb_dir|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_motorA_dir:motorb_dir                                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_nios2cpu:nios2cpu|                                                                              ; 962 (671)         ; 590 (318)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|                                           ; 291 (36)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci                                                                                                                                                                                                                                        ; work         ;
;             |DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|        ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper                                                                                                                                              ; work         ;
;                |DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|       ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|             ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy|                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy                                                                                ; work         ;
;             |DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg|                          ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg                                                                                                                                                                ; work         ;
;             |DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break                                                                                                                                                                  ; work         ;
;             |DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|                            ; 9 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug                                                                                                                                                                  ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|                                  ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem                                                                                                                                                                        ; work         ;
;                |DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram                                                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_gv71:auto_generated|                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gv71:auto_generated                                          ; work         ;
;          |DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_cig1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cig1:auto_generated                                                                                                                                                                ; work         ;
;          |DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_dig1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dig1:auto_generated                                                                                                                                                                ; work         ;
;          |DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench|                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench                                                                                                                                                                                                                                      ; work         ;
;       |DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_002|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_002                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|                                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                          ; work         ;
;       |DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                              ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|                                                              ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|                                                              ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004                                                                                                                                                                                                                                                                                  ; work         ;
;       |DE0Qsys_sdram_ctrl:sdram_ctrl|                                                                          ; 279 (230)         ; 243 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                              ; work         ;
;          |DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module|                     ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_sensor:sensor|                                                                                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sensor:sensor                                                                                                                                                                                                                                                                                                      ; work         ;
;       |DE0Qsys_sw:sw|                                                                                          ; 23 (23)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sw:sw                                                                                                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_syspll:syspll|                                                                                  ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_syspll:syspll                                                                                                                                                                                                                                                                                                      ; work         ;
;          |DE0Qsys_syspll_altpll_fbh2:sd1|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_altpll_fbh2:sd1                                                                                                                                                                                                                                                                       ; work         ;
;          |DE0Qsys_syspll_stdsync_sv6:stdsync2|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                  ; work         ;
;             |DE0Qsys_syspll_dffpipe_l2c:dffpipe3|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2|DE0Qsys_syspll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                              ; work         ;
;       |DE0Qsys_timer:timer|                                                                                    ; 117 (117)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_timer:timer                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altera_avalon_mm_bridge:apb|                                                                            ; 28 (28)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_mm_bridge:apb                                                                                                                                                                                                                                                                                                ; work         ;
;       |altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 67 (67)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                            ; work         ;
;       |altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; work         ;
;       |altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                            ; work         ;
;       |altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; work         ;
;       |altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; work         ;
;       |altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; work         ;
;       |altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 48 (48)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                      ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                          ; work         ;
;       |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                            ; work         ;
;       |altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|              ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; work         ;
;       |altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|              ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; work         ;
;       |altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; work         ;
;       |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 159 (159)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                     ; work         ;
;       |altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                   ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                       ; work         ;
;       |altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                         ; work         ;
;       |altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                       ; 24 (24)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                           ; work         ;
;       |altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                             ; work         ;
;       |altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|            ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                ; work         ;
;       |altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                    ; 36 (36)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                        ; work         ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                   ; 4 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 12 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                   ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                   ; 4 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 38 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                   ; 4 (0)             ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 52 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                   ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                   ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                   ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                   ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                   ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                   ; 3 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                   ; 3 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 3 (3)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                   ; 4 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                   ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                   ; 4 (0)             ; 54 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 54 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                   ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                   ; 4 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 42 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                   ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                   ; 4 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                   ; 4 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 26 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                   ; 4 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 26 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                   ; 4 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 26 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_022|                                                   ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_023|                                                   ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_024|                                                   ; 4 (0)             ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 26 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_025|                                                   ; 4 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025                                                                                                                                                                                                                                                                       ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 4 (4)             ; 16 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                               ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                               ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                       ; 5 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                            ; 5 (5)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                  ; work         ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                   ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                   ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                              ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_std_synchronizer_bundle:sync|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_burst_adapter:burst_adapter_001|                                                          ; 140 (0)           ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                                                              ; work         ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 140 (140)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                              ; 202 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                                  ; work         ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                            ; 202 (202)         ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                               ; work         ;
;       |altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent|      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; work         ;
;       |altera_merlin_master_translator:dma_read_master_translator|                                             ; 85 (85)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator                                                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_master_translator:dma_write_master_translator|                                            ; 94 (94)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator                                                                                                                                                                                                                                                                ; work         ;
;       |altera_merlin_master_translator:nios2cpu_data_master_translator|                                        ; 13 (13)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator                                                                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_master_translator:nios2cpu_instruction_master_translator|                                 ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator                                                                                                                                                                                                                                                     ; work         ;
;       |altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|                             ; 38 (2)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                 ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 36 (36)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                              ; work         ;
;       |altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent|                           ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                               ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent|                           ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                               ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent|                      ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent|                     ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; work         ;
;       |altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent|                      ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent|                     ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; work         ;
;       |altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                             ; work         ;
;       |altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|                      ; 56 (6)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                          ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 50 (50)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                              ; work         ;
;       |altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                  ; work         ;
;       |altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|                   ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                       ; work         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; work         ;
;       |altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                               ; work         ;
;       |altera_merlin_slave_translator:button_s1_translator|                                                    ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator                                                                                                                                                                                                                                                                        ; work         ;
;       |altera_merlin_slave_translator:dma_control_port_slave_translator|                                       ; 6 (6)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator                                                                                                                                                                                                                                                           ; work         ;
;       |altera_merlin_slave_translator:hex_0_s1_translator|                                                     ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator                                                                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_slave_translator:hex_1_s1_translator|                                                     ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator                                                                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                  ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_slave_translator:led_s1_translator|                                                       ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_merlin_slave_translator:motora_dir_s1_translator|                                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator                                                                                                                                                                                                                                                                    ; work         ;
;       |altera_merlin_slave_translator:motora_duty_s1_translator|                                               ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator                                                                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_translator:motorb_dir_s1_translator|                                                ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator                                                                                                                                                                                                                                                                    ; work         ;
;       |altera_merlin_slave_translator:motorb_duty_s1_translator|                                               ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator                                                                                                                                                                                                                                                                   ; work         ;
;       |altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator|                                   ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                       ; work         ;
;       |altera_merlin_slave_translator:sensor_s1_translator|                                                    ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator                                                                                                                                                                                                                                                                        ; work         ;
;       |altera_merlin_slave_translator:sw_s1_translator|                                                        ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                            ; work         ;
;       |altera_merlin_slave_translator:syspll_pll_slave_translator|                                             ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator                                                                                                                                                                                                                                                                 ; work         ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                     ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                         ; work         ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                              ; 13 (13)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                  ; work         ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                      ; work         ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                          ; 30 (30)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                              ; work         ;
;       |altera_merlin_width_adapter:width_adapter|                                                              ; 33 (33)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                  ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; work         ;
;       |altera_reset_controller:rst_controller_002|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; work         ;
;       |altera_reset_controller:rst_controller|                                                                 ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                     ; work         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; work         ;
;    |button_debouncer:button_debouncer_inst0|                                                                   ; 43 (43)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst0                                                                                                                                                                                                                                                                                               ; work         ;
;    |button_debouncer:button_debouncer_inst1|                                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst1                                                                                                                                                                                                                                                                                               ; work         ;
;    |button_debouncer:button_debouncer_inst2|                                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|button_debouncer:button_debouncer_inst2                                                                                                                                                                                                                                                                                               ; work         ;
;    |divisor:clk_2560kHz|                                                                                       ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|divisor:clk_2560kHz                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |pwm_gen:motora_pwm|                                                                                        ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pwm_gen:motora_pwm                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |pwm_gen:motorb_pwm|                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pwm_gen:motorb_pwm                                                                                                                                                                                                                                                                                                                    ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_next                     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_state                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_next ;
+------------+------------+------------+------------+----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000           ;
+------------+------------+------------+------------+----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                    ;
+------------+------------+------------+------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_state                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                                       ; Reason for Removal                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46,52,53,65..68]                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46,52,53,65..68]                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62,68,69,71..77,90,92]                                          ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62,68,69,71..77,90,92]                                         ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                 ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port clock_enable ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                          ; Stuck at GND due to stuck port clock_enable ;
; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|locked[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92]                                   ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0,2]                                  ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[74]                                       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1,2]                                      ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[8..31]                                                                                                ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator|av_readdata_pre[2..31]                                                                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator|av_readdata_pre[2..31]                                                                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator|av_chipselect_pre                                                                                                ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator|av_readdata_pre[8..31]                                                                                          ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator|av_readdata_pre[8..31]                                                                                          ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator|av_chipselect_pre                                                                                               ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[8..31]                                                                                                ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_chipselect_pre                                                                                                        ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_chipselect_pre                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                                 ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                         ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                  ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|av_chipselect_pre                                                                                       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[2..31]                                                                                        ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[3..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[10..31]                                                                                                                                           ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[2..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_dma:dma|d1_enabled_write_endofpacket                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_addr[4,5]                                                                                                                                ; Stuck at VCC due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_ienable_reg[2,4..31]                                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_ipending_reg[2,4..31]                                                                                                                        ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|R_ctrl_custom                                                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im|trc_im_addr[0..6]    ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im|trc_wrap             ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk|dbrk_goto1       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk|dbrk_goto0       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[65]                                       ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                    ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[3..31]                                                                                               ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[2..31]                                                                                               ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_control_rd_data[2,4..31]                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..9]                        ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..9]                              ; Stuck at GND due to stuck port data_in      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                             ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                         ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                   ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                    ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..9]                                                                                                ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[28]                                                                                                      ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0..3]                                                                                                       ; Lost fanout                                 ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                     ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                            ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                             ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                             ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                             ; Lost fanout                                 ;
; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 2919                                                                                                                                            ;                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost Fanouts                   ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                              ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                            ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                  ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[9],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[6],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[5],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[4],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[28],                                                                                                           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[2],                                                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator|burstcount_register[1],                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator|burstcount_register[0],                                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count_zero_flag,                                                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag,                                                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2],                                       ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                              ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]                     ; Lost Fanouts                   ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]                                     ;
; DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                      ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],                                                                                ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                               ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1],                                    ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[9],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                    ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2],                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0],                                        ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[9],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2],                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                 ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                          ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],           ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]            ;
; DE0Qsys:u0|DE0Qsys_dma:dma|d1_enabled_write_endofpacket                                                                                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[65],                                            ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[64],                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg,                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|share_count[0],                                                                                                                      ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                       ;
; DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                    ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]      ;
; DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                      ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9], ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5], ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4], ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]  ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[31]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[31],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[31]                                                                                                                                   ;
; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                  ;
;                                                                                                                                                                                ; due to stuck port clock_enable ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92]                              ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][92],                                                                                    ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][92],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][92],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                     ;
; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]                         ; Lost Fanouts                   ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                       ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                       ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                        ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[31]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[10]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[10],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[23]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[23],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[23]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[31]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[31],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[10]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[24]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[24],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[24]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[25]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[25],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[25]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[26]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[26],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[26]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[27]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[27],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[27]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[28]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[28],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[28]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[29]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[29],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[29]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[30]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[30],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_mm_bridge:apb|rsp_readdata[30]                                                                                                                                   ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[10]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[10],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][106]                                                                         ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][106],                                                                                   ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][106],                                                                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106],                                                                                   ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                                                    ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[16]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                             ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[17]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[18]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[19]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[20]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator|av_readdata_pre[10]                                                                                         ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[21]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[22]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[23]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[24]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[25]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator|av_readdata_pre[10]                                                                                         ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[26]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                            ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[27]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[28]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[29]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                              ;
; DE0Qsys:u0|DE0Qsys_sw:sw|readdata[30]                                                                                                                                          ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30],                                                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator|av_readdata_pre[10]                                                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                          ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[3]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[3],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[4]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[4],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[5]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[5],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[6]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[6],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                               ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[10]                                                                                              ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[7]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[7],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[19]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[19],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[8]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[8],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[9]                                                                                                                                   ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[9],                                                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                               ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[11]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[11],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator|av_readdata_pre[31]                                                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                          ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[12]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[12],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[30]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[30],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[13]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[13],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[14]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[14],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[15]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[15],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[16]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[16],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator|av_readdata_pre[31]                                                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                          ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[17]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[17],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[18]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[18],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                     ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                       ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[20]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[20],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[21]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[21],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator|av_readdata_pre[10]                                                                                        ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                          ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|DE0Qsys_sensor:sensor|readdata[22]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|av_readdata_pre[22],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                    ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                      ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[20]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[20],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[21]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[21],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[22]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[22],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator|av_readdata_pre[31]                                                                                         ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[23]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[23],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                               ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                 ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[24]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[24],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator|av_readdata_pre[31]                                                                                         ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                           ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[25]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[25],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[26]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[26],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator|av_readdata_pre[31]                                                                                      ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                        ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                           ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                           ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10]                                                                                                ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                  ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[31]                                                                                                ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                  ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[27]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[27],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[31]                                                                                              ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                              ;
; DE0Qsys:u0|DE0Qsys_button:button|readdata[28]                                                                                                                                  ; Stuck at GND                   ; DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|av_readdata_pre[28],                                                                                                       ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                              ;
; DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[10]                                                                                              ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                              ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                              ;
; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                    ; Stuck at GND                   ; DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],                                                             ;
;                                                                                                                                                                                ; due to stuck port data_in      ; DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                  ;
;                                                                                                                                                                                ;                                ; DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[2]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|wraddress[3]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_src2[7]                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_src1[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_src1[12]                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_shift_rot_result[11]                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|d_byteenable[0]                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|D_iw[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator|wait_latency_counter[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|writelength[12]                                                                                                                                                                                                                                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_alu_result[4]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_src2[16]                                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_control_rd_data[1]                                                                                                                                                                                                                         ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|MonDReg[10]                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|MonDReg[1]                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|readdata[3]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|d_writedata[30]                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|sr[24] ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|F_pc[14]                                                                                                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_alu_result[31]                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|MonAReg[3]                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator|address_register[24]                                                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator|address_register[21]                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_bank[0]                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break|break_readreg[18]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_addr[11]                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_addr[4]                                                                                                                                                                                                                                ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_addr[0]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                          ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|active_addr[2]                                                                                                                                                                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_count[2]                                                                                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_count[1]                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|estimated_wraddress[1]                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|m_data[1]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|F_pc[23]                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[71]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[55]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router:addr_router|src_channel[1]                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|E_logic_result[31]                                                                                                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[21]                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|rdaddress[0]                                                                                                                                                                                       ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_rf_wr_data[29]                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|W_rf_wr_data[3]                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|D_dst_regnum[4]                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|src_channel[2]                                                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|Selector35                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_TOP|DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|Selector28                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cig1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dig1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gv71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_syspll:syspll ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2|DE0Qsys_syspll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_oeq1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                  ;
+-----------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_006 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_007 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_008 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_009 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_010 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_011 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_012 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_013 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_014 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_015 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_016 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst0 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst1 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:button_debouncer_inst2 ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; preset_val     ; 0      ; Signed Integer                                             ;
; counter_max    ; 100000 ; Signed Integer                                             ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                      ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; lpm_file       ; DE0Qsys_nios2cpu_rf_ram_a.mif ; String                                                                                                    ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                            ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; INIT_FILE                          ; DE0Qsys_nios2cpu_rf_ram_a.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_cig1               ; Untyped                                                                                                         ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                      ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
; lpm_file       ; DE0Qsys_nios2cpu_rf_ram_b.mif ; String                                                                                                    ;
+----------------+-------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                            ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                         ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                  ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                  ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                         ;
; INIT_FILE                          ; DE0Qsys_nios2cpu_rf_ram_b.mif ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone III                   ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_dig1               ; Untyped                                                                                                         ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                             ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; DE0Qsys_nios2cpu_ociram_default_contents.mif ; String                                                                                                                                                                                                           ;
+----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                                   ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE                          ; DE0Qsys_nios2cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III                                  ; Untyped                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_gv71                              ; Untyped                                                                                                                                                                                                                ;
+------------------------------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                                                                                                                                      ;
; LPM_WIDTH              ; 32           ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHAD            ; 7            ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS           ; 128          ; Untyped                                                                                                                                                                                      ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                                                                                                                                      ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                                                                                                                                                      ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                                                                                                                                      ;
; USE_EAB                ; ON           ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_mm_bridge:apb ;
+-------------------+-------+---------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                    ;
+-------------------+-------+---------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                          ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                          ;
; ADDRESS_WIDTH     ; 10    ; Signed Integer                                          ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                          ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                          ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                          ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                          ;
+-------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                    ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                               ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                               ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                ;
; USE_CHIPSELECT              ; 1     ; Signed Integer                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:apb_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                            ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                  ;
; AV_DATA_W                      ; 26    ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                  ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_translator:apb_m0_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 10    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                  ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                    ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 10    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 3     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                 ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                 ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                                 ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                                 ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 103   ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 100   ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 96    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 96    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                           ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                    ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 99    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 97    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 64    ; Signed Integer                                                                                   ;
; PKT_QOS_L                 ; 64    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 62    ; Signed Integer                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 62    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 61    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 61    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 10    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                 ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                 ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                            ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                            ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 10    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 10    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router:addr_router|DE0Qsys_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|DE0Qsys_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002|DE0Qsys_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_003|DE0Qsys_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router:id_router|DE0Qsys_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001|DE0Qsys_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002|DE0Qsys_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003|DE0Qsys_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_003:id_router_004|DE0Qsys_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004|DE0Qsys_addr_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_006|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_007|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_008|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_009|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_010|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_011|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_012|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_013|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_014|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_015|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_id_router_005:id_router_016|DE0Qsys_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                      ;
+---------------------------+-------+-----------------------------------------------------------+
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                            ;
; PKT_DEST_ID_H             ; 95    ; Signed Integer                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                            ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                            ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                            ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                            ;
; VALID_WIDTH               ; 5     ; Signed Integer                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                            ;
+---------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                ;
; OUT_BURSTWRAP_H           ; 62    ; Signed Integer                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 26    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                       ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; IN_DATA_W         ; 29    ; Signed Integer                                                                                                                                                                                       ;
; OUT_DATA_W        ; 27    ; Signed Integer                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                    ;
; OUT_BYTE_CNT_H            ; 70    ; Signed Integer                                                    ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 26    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                           ;
; IN_DATA_W         ; 29    ; Signed Integer                                                                                                                                                                                           ;
; OUT_DATA_W        ; 28    ; Signed Integer                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                      ;
+-------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                    ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                            ;
+-------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                          ;
; SCHEME         ; round-robin ; String                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                               ;
; SCHEME         ; no-arb ; String                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                      ;
+-------------------------------+-------+-----------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                            ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                            ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                            ;
; IN_PKT_BYTE_CNT_H             ; 77    ; Signed Integer                                            ;
; IN_PKT_BURSTWRAP_L            ; 78    ; Signed Integer                                            ;
; IN_PKT_BURSTWRAP_H            ; 80    ; Signed Integer                                            ;
; IN_PKT_BURST_SIZE_L           ; 81    ; Signed Integer                                            ;
; IN_PKT_BURST_SIZE_H           ; 83    ; Signed Integer                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 104   ; Signed Integer                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 105   ; Signed Integer                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                            ;
; IN_PKT_BURST_TYPE_L           ; 84    ; Signed Integer                                            ;
; IN_PKT_BURST_TYPE_H           ; 85    ; Signed Integer                                            ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                            ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                            ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                            ;
; OUT_PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                            ;
; OUT_PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                            ;
; OUT_PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                            ;
; OUT_PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                            ;
; OUT_PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                            ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                            ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                            ;
; PACKING                       ; 1     ; Signed Integer                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                            ;
+-------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                          ;
+-------------------------------+-------+---------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                ;
; IN_PKT_BYTE_CNT_H             ; 59    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_L            ; 60    ; Signed Integer                                                ;
; IN_PKT_BURSTWRAP_H            ; 62    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_L           ; 63    ; Signed Integer                                                ;
; IN_PKT_BURST_SIZE_H           ; 65    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 86    ; Signed Integer                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 87    ; Signed Integer                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_L           ; 66    ; Signed Integer                                                ;
; IN_PKT_BURST_TYPE_H           ; 67    ; Signed Integer                                                ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                ;
; OUT_PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                ;
; OUT_PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 104   ; Signed Integer                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 105   ; Signed Integer                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                ;
; OUT_PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                ;
; PACKING                       ; 1     ; Signed Integer                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                ;
+-------------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                             ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                             ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                             ;
+---------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025 ;
+---------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH          ; 83    ; Signed Integer                                                                 ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                 ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                 ;
+--------------------+-------+----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                       ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                       ;
+--------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+--------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                           ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                           ;
+--------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisor:clk_2560kHz ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; Threshold      ; 9     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                        ;
+--------------------------------------------------------------------------------+--------------------+---------+----------------------------------+
; File                                                                           ; Location           ; Library ; Checksum                         ;
+--------------------------------------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_dpfifo.inc                                           ; Quartus II Install ; work    ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                                           ; Quartus II Install ; work    ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                                           ; Quartus II Install ; work    ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_hdffe.inc                                            ; Quartus II Install ; work    ; b1765167c1fe8323015da47f33c93935 ;
; libraries/megafunctions/a_i2fifo.inc                                           ; Quartus II Install ; work    ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                                          ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/a_regfifo.inc                                          ; Quartus II Install ; work    ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal130.inc                                         ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/alt_jtag_atlantic.v                                    ; Quartus II Install ; work    ; 8ac263c3c47663c1457066294dc3239b ;
; libraries/megafunctions/alt_le_rden_reg.inc                                    ; Quartus II Install ; work    ; 42a0eb7bfd84eec7ff497f30ed663954 ;
; libraries/megafunctions/altdpram.inc                                           ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altdpram.tdf                                           ; Quartus II Install ; work    ; 51f11863f8b4d75b45d981deb913261c ;
; libraries/megafunctions/altera_std_synchronizer.v                              ; Quartus II Install ; work    ; d77aac9f8f4ad0b3b3f1ef8b7ca34f8a ;
; libraries/megafunctions/altera_std_synchronizer_bundle.v                       ; Quartus II Install ; work    ; d879777e1364bd7f89bc85072dfb581f ;
; libraries/megafunctions/altram.inc                                             ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                             ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.inc                                         ; Quartus II Install ; work    ; 5af4f5dcf275395698dfbc3f21640489 ;
; libraries/megafunctions/altsyncram.tdf                                         ; Quartus II Install ; work    ; 4c28f1fda116a29f67aca7db7dedcd77 ;
; libraries/megafunctions/lpm_decode.inc                                         ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                            ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/lpm_ram_dp.tdf                                         ; Quartus II Install ; work    ; 6f12ca6c035f3ecad95d6a753d1a529b ;
; libraries/megafunctions/scfifo.tdf                                             ; Quartus II Install ; work    ; ba2fd84a10b38985dc49a4e1306ed8d7 ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                               ; Quartus II Install ; work    ; 05834ba8c5b39bba2f463114c8557503 ;
; libraries/megafunctions/stratix_ram_block.inc                                  ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/others/maxplus2/memmodes.inc                                         ; Quartus II Install ; work    ; f1581a4e2fdd56d7ebf54625d8eff819 ;
; button_debouncer.v                                                             ; Project Directory  ; work    ; 6d9ba76dc816fc3c096cd96f52196059 ;
; db/a_dpfifo_h031.tdf                                                           ; Project Directory  ; work    ; db1fc170df6d6596dd8126a983411491 ;
; db/a_fefifo_7cf.tdf                                                            ; Project Directory  ; work    ; a335c240099fed25cc00ddfe367b183b ;
; db/altsyncram_cig1.tdf                                                         ; Project Directory  ; work    ; b047f6e9d0b2fb92dc765277a16e951b ;
; db/altsyncram_dig1.tdf                                                         ; Project Directory  ; work    ; f5e2cc1fbcf6921a03e26672c0685437 ;
; db/altsyncram_gv71.tdf                                                         ; Project Directory  ; work    ; 26a5a7c18c244418be90d80da33af3ac ;
; db/altsyncram_i0m1.tdf                                                         ; Project Directory  ; work    ; e0e785dc936728b87e6b1ff0c137fb7f ;
; db/altsyncram_oeq1.tdf                                                         ; Project Directory  ; work    ; 0eb0b5834ade3d64e7e283d17c4cdd43 ;
; db/cntr_4n7.tdf                                                                ; Project Directory  ; work    ; 329fe636847ec614df7d6d5e6beade9e ;
; db/cntr_omb.tdf                                                                ; Project Directory  ; work    ; b386adabd2f20243e9639bd6a31e23a9 ;
; db/dpram_ek21.tdf                                                              ; Project Directory  ; work    ; 9a0a52a71b8ff793aeafdde3b3e9a7d1 ;
; db/scfifo_aq21.tdf                                                             ; Project Directory  ; work    ; 8a2896f57f3091e354c6dec191d77596 ;
; de0_top.v                                                                      ; Project Directory  ; work    ; 7e95c19eca78a25e9b866c3284ae4df4 ;
; divisor.v                                                                      ; Project Directory  ; work    ; 60f689fa1d308005a96d9f391a5bb47a ;
; pwm_gen.v                                                                      ; Project Directory  ; work    ; 0f4ae37e2f4350fa00ebc308a3484a6d ;
; qsys/de0qsys/synthesis/de0qsys.v                                               ; Project Directory  ; work    ; 1dca705e622bbf0813a6d0dbb4809d6f ;
; qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v                    ; Project Directory  ; work    ; bea916ef32ac3d5b26297a95ac649892 ;
; qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v                      ; Project Directory  ; work    ; c58266763f88b5bbeb0d085b20d8fbab ;
; qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v             ; Project Directory  ; work    ; ec4858b0e74dac55a930b76c1d7c17cf ;
; qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v   ; Project Directory  ; work    ; df31fc9f6637c0e0b41ff5b5c74d4c40 ;
; qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv                  ; Project Directory  ; work    ; ceeb2031fc47ebd0b2290f8b6f67ac2f ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv           ; Project Directory  ; work    ; f6a35cc69beee885295952467e2c60b8 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv                  ; Project Directory  ; work    ; 67610cf848abfeb2fa05e6ee739d3c6b ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv               ; Project Directory  ; work    ; 3abbb8b492c5a0848e36c12049c50e93 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; Project Directory  ; work    ; 595e0a809c59d98d0e99c5d392baba35 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv                ; Project Directory  ; work    ; d6969315f0dd019a62be2a8c43d285b3 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv           ; Project Directory  ; work    ; 2f76eed63ada66057efbfdde675ea106 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv                 ; Project Directory  ; work    ; 2d25c039f0ea06552ccafda5cfa005d8 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv            ; Project Directory  ; work    ; ab9d99793a14b796bced1902ddb3850b ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv             ; Project Directory  ; work    ; 4458c34633d960d306d4e9dcd24d54b4 ;
; qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv               ; Project Directory  ; work    ; ae417fb00032b38826c284ee05c929ef ;
; qsys/de0qsys/synthesis/submodules/altera_reset_controller.v                    ; Project Directory  ; work    ; 6e8efc54169a46259ff79a69e832bf31 ;
; qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v                  ; Project Directory  ; work    ; fe879b9bb628f6ba07781b7d48424aa9 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv                       ; Project Directory  ; work    ; 168efc5ffe8182121674cd1fb8e05808 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv                   ; Project Directory  ; work    ; 7bb3859dcdba4195d0efc26f78efdffd ;
; qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv                   ; Project Directory  ; work    ; 437c7e943ceecaf5d9b9cb610a2697e7 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv                   ; Project Directory  ; work    ; 0abc87d238c9753105b08145164dd9e0 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_button.v                             ; Project Directory  ; work    ; ecfcf32c95cf97ffd49fd3ec37f7fbbd ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv                    ; Project Directory  ; work    ; a8cc9ad85c115f776a4c37b2e2cf1a5f ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv                ; Project Directory  ; work    ; dc03e57c5fb5c0b7bf681baf81d7fe6c ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv                ; Project Directory  ; work    ; 1e747fd4c4c26fdf28d1702618227c41 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv                ; Project Directory  ; work    ; 528a14b730fdc50577359e780fcfba67 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv                ; Project Directory  ; work    ; 66fb9f99b1cb9144b8acb22a1ad930a8 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv                      ; Project Directory  ; work    ; 9e4444c614e62df3d7c716660962ab5a ;
; qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv                  ; Project Directory  ; work    ; 937c4fbf6a2d4bffbd43209511c2c4a0 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_dma.v                                ; Project Directory  ; work    ; 9b0b791146bda515ed5083c3de3daddf ;
; qsys/de0qsys/synthesis/submodules/de0qsys_hex_0.v                              ; Project Directory  ; work    ; 0ae920db0c7963a42ef02d93118ccc75 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv                         ; Project Directory  ; work    ; 328491511ac13f2f19ece4ad11d5228d ;
; qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv                     ; Project Directory  ; work    ; 49e27a2b0015ab11456f5a82a58a430a ;
; qsys/de0qsys/synthesis/submodules/de0qsys_id_router_002.sv                     ; Project Directory  ; work    ; 903d768c8b1714600ce018e5807b4124 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv                     ; Project Directory  ; work    ; b7790c397aa5cd0b9bb899f4048b0639 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv                     ; Project Directory  ; work    ; 46f434df5b7392a5b341053fdeb1b3f9 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv                        ; Project Directory  ; work    ; 3caf6e42fa135c3ffa5dc555d6753433 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v                          ; Project Directory  ; work    ; 8e2a9b6da82023e09015b718cf5e9aec ;
; qsys/de0qsys/synthesis/submodules/de0qsys_led.v                                ; Project Directory  ; work    ; 35c50bfe8a1177a24643cdcb6800010b ;
; qsys/de0qsys/synthesis/submodules/de0qsys_motora_dir.v                         ; Project Directory  ; work    ; 204c0bb93255ca72ca52c51861c42943 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v                           ; Project Directory  ; work    ; bfaa3114d786f7345c4759c58d64e5a3 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v  ; Project Directory  ; work    ; b24d0844a0a30b163915390d201bab8b ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v     ; Project Directory  ; work    ; e02529cd87ede29b5195f458bf5c6349 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v ; Project Directory  ; work    ; 4afd5cea3c7cfeff8f54b8d34f4590a0 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v            ; Project Directory  ; work    ; 95f6ed51d533d9110e0852aaabca5a30 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_ociram_default_contents.mif ; Project Directory  ; work    ; 8f93ef0e5003cf39c3e5ee7646087611 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_rf_ram_a.mif                ; Project Directory  ; work    ; 37e6bb46f5930b58f608ad218371e525 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_rf_ram_b.mif                ; Project Directory  ; work    ; 37e6bb46f5930b58f608ad218371e525 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v                ; Project Directory  ; work    ; 69063584f3a1683e67d43278021b84bb ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv                ; Project Directory  ; work    ; ff722d55a259fef76c9159a32f391933 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv                ; Project Directory  ; work    ; ed60d98976f2bbf31f29a531fc27f92c ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv                ; Project Directory  ; work    ; e807d64da094528f28db7e21bf06eb22 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv                      ; Project Directory  ; work    ; 1401fa04072ef1be9d7623a5b762c5e7 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv                  ; Project Directory  ; work    ; b1065001da159856a319612457379fc4 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv                  ; Project Directory  ; work    ; 01b150c27c613d36bf35b7c3fe10793e ;
; qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv                  ; Project Directory  ; work    ; b3ec07f2e14d8c67a7653b2dcba2a82a ;
; qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v                         ; Project Directory  ; work    ; 8c97212b824a07c7575b5300f45ffb23 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_sensor.v                             ; Project Directory  ; work    ; ccb4c726411f46574898d1fc09154ee2 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_sw.v                                 ; Project Directory  ; work    ; 059463f4487828ff3ba7734a6f799b91 ;
; qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v                             ; Project Directory  ; work    ; dee88437db2ebfcb57e1a394137d61cf ;
; qsys/de0qsys/synthesis/submodules/de0qsys_timer.v                              ; Project Directory  ; work    ; 515d838a065af96cf924adecf94a40fa ;
+--------------------------------------------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                        ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                             ; 203 (0)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 203 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 202 (158)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:pwm_led" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                ; 226 (0)           ; 289 (0)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_signaltap:pwm_led|                                                                              ; 226 (1)           ; 289 (10)     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 225 (0)           ; 279 (0)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 225 (20)          ; 279 (48)     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 19 (0)            ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_lrc:auto_generated|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_lrc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_3q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3q14:auto_generated                                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 66 (66)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 13 (1)            ; 41 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 10 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 2 (2)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 71 (9)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_jdi:auto_generated|                                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jdi:auto_generated                                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_c5j:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_c5j:auto_generated                                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_cfi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cfi:auto_generated                                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; Total Number of Removed Registers = 17                                                                                                                                        ;                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE0_TOP|sld_signaltap:pwm_led|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:pwm_led                                   ;
+-------------------------------------------------+---------------------------------------+----------------+
; Parameter Name                                  ; Value                                 ; Type           ;
+-------------------------------------------------+---------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                         ; String         ;
; sld_node_info                                   ; 805334528                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                     ; Signed Integer ;
; sld_data_bits                                   ; 5                                     ; Untyped        ;
; sld_trigger_bits                                ; 5                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 42167                                 ; Untyped        ;
; sld_node_crc_loword                             ; 27537                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                     ; Signed Integer ;
; sld_sample_depth                                ; 256                                   ; Untyped        ;
; sld_segment_size                                ; 256                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                  ; String         ;
; sld_state_bits                                  ; 11                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                  ; String         ;
; sld_inversion_mask_length                       ; 37                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd             ; String         ;
; sld_state_flow_use_generated                    ; 0                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_025" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_024" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_023" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_022" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_021" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_020" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_019" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_018" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_017" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_016" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                     ;
+-----------+--------+----------+-------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                      ;
+-----------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                 ;
+-----------+--------+----------+---------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                    ;
+----------------------+-------+----------+--------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                               ;
+----------------------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------+
; Port                 ; Type  ; Severity ; Details                                ;
+----------------------+-------+----------+----------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                           ;
+----------------------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller_002" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                           ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+----------------------------------------------+
; Port       ; Type   ; Severity ; Details                                      ;
+------------+--------+----------+----------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                       ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; out_data[27..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
; b[10..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                         ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; out_data[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005|DE0Qsys_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004|DE0Qsys_addr_router_004_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003|DE0Qsys_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002|DE0Qsys_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001|DE0Qsys_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_id_router:id_router|DE0Qsys_id_router_default_decode:the_default_decode"           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002|DE0Qsys_addr_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|DE0Qsys_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_addr_router:addr_router|DE0Qsys_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sensor_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sensor_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:hex_1_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motorb_dir_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motora_dir_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motorb_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motorb_duty_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:motora_duty_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:motora_duty_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:hex_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:hex_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:button_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:dma_control_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:dma_control_port_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:syspll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:apb_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                        ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sensor_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                     ;
+--------------------------+--------+----------+---------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                      ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                ;
+--------------------------+--------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:hex_1_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motorb_dir_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motora_dir_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motorb_duty_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:motora_duty_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:hex_0_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sw_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                 ;
+--------------------------+--------+----------+-----------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                  ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                            ;
+--------------------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:button_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                     ;
+--------------------------+--------+----------+---------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                ;
+--------------------------+--------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                    ;
+--------------------------+--------+----------+--------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                               ;
+--------------------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:apb_m0_translator" ;
+--------------------------+--------+----------+-------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                   ;
+--------------------------+--------+----------+-------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                             ;
+--------------------------+--------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                            ;
+--------------------------+--------+----------+----------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                       ;
+--------------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:apb_s0_translator" ;
+--------------------------+--------+----------+------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                  ;
+--------------------------+--------+----------+------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                             ;
+--------------------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                             ;
+--------------------------+--------+----------+-----------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                        ;
; av_read                  ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdata              ; Output ; Info     ; Explicitly unconnected                              ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                        ;
; av_response              ; Output ; Info     ; Explicitly unconnected                              ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                              ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                              ;
+--------------------------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                            ;
+--------------------------+--------+----------+----------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                       ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                             ;
+--------------------------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                  ;
+--------------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                   ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                   ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclken ; Input ; Info     ; Stuck at VCC                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux" ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                   ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; readaddress_inc ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_altpll_fbh2:sd1"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace"            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci"   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oci_ienable[2]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                 ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                            ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu" ;
+--------------+--------+----------+-------------------------------+
; Port         ; Type   ; Severity ; Details                       ;
+--------------+--------+----------+-------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected        ;
+--------------+--------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0Qsys:u0"                                                                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wires_addr  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; areset_export     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset_export[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked_export     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; phasedone_export  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; led_export        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst2" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst1" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:button_debouncer_inst0" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                             ;
+-------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; pwm_led       ; 5                   ; 5                ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 30 16:30:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Warning (12125): Using design file de0_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_TOP
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "HEX2_D" at de0_top.v(135) has no driver
Warning (10034): Output port "HEX3_D" at de0_top.v(137) has no driver
Warning (10034): Output port "LEDG[6..3]" at de0_top.v(140) has no driver
Warning (10034): Output port "FL_ADDR" at de0_top.v(162) has no driver
Warning (10034): Output port "VGA_R" at de0_top.v(190) has no driver
Warning (10034): Output port "VGA_G" at de0_top.v(191) has no driver
Warning (10034): Output port "VGA_B" at de0_top.v(192) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at de0_top.v(195) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at de0_top.v(198) has no driver
Warning (10034): Output port "HEX2_DP" at de0_top.v(136) has no driver
Warning (10034): Output port "HEX3_DP" at de0_top.v(138) has no driver
Warning (10034): Output port "UART_TXD" at de0_top.v(142) has no driver
Warning (10034): Output port "UART_CTS" at de0_top.v(144) has no driver
Warning (10034): Output port "FL_WE_N" at de0_top.v(163) has no driver
Warning (10034): Output port "FL_RST_N" at de0_top.v(164) has no driver
Warning (10034): Output port "FL_OE_N" at de0_top.v(165) has no driver
Warning (10034): Output port "FL_CE_N" at de0_top.v(166) has no driver
Warning (10034): Output port "FL_WP_N" at de0_top.v(167) has no driver
Warning (10034): Output port "FL_BYTE_N" at de0_top.v(168) has no driver
Warning (10034): Output port "LCD_BLON" at de0_top.v(172) has no driver
Warning (10034): Output port "LCD_RW" at de0_top.v(173) has no driver
Warning (10034): Output port "LCD_EN" at de0_top.v(174) has no driver
Warning (10034): Output port "LCD_RS" at de0_top.v(175) has no driver
Warning (10034): Output port "SD_CLK" at de0_top.v(180) has no driver
Warning (10034): Output port "VGA_HS" at de0_top.v(188) has no driver
Warning (10034): Output port "VGA_VS" at de0_top.v(189) has no driver
Warning (12125): Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_debouncer
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:button_debouncer_inst0"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)
Warning (12125): Using design file qsys/de0qsys/synthesis/de0qsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys
Info (12128): Elaborating entity "DE0Qsys" for hierarchy "DE0Qsys:u0"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_register_bank_a_module
    Info (12023): Found entity 2: DE0Qsys_nios2cpu_register_bank_b_module
    Info (12023): Found entity 3: DE0Qsys_nios2cpu_nios2_oci_debug
    Info (12023): Found entity 4: DE0Qsys_nios2cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: DE0Qsys_nios2cpu_nios2_ocimem
    Info (12023): Found entity 6: DE0Qsys_nios2cpu_nios2_avalon_reg
    Info (12023): Found entity 7: DE0Qsys_nios2cpu_nios2_oci_break
    Info (12023): Found entity 8: DE0Qsys_nios2cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: DE0Qsys_nios2cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: DE0Qsys_nios2cpu_nios2_oci_itrace
    Info (12023): Found entity 11: DE0Qsys_nios2cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: DE0Qsys_nios2cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: DE0Qsys_nios2cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: DE0Qsys_nios2cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: DE0Qsys_nios2cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: DE0Qsys_nios2cpu_nios2_oci_fifo
    Info (12023): Found entity 17: DE0Qsys_nios2cpu_nios2_oci_pib
    Info (12023): Found entity 18: DE0Qsys_nios2cpu_nios2_oci_im
    Info (12023): Found entity 19: DE0Qsys_nios2cpu_nios2_performance_monitors
    Info (12023): Found entity 20: DE0Qsys_nios2cpu_nios2_oci
    Info (12023): Found entity 21: DE0Qsys_nios2cpu
Info (12128): Elaborating entity "DE0Qsys_nios2cpu" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_test_bench
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_test_bench" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_test_bench:the_DE0Qsys_nios2cpu_test_bench"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_register_bank_a_module" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0Qsys_nios2cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cig1.tdf
    Info (12023): Found entity 1: altsyncram_cig1
Info (12128): Elaborating entity "altsyncram_cig1" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_a_module:DE0Qsys_nios2cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_cig1:auto_generated"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_register_bank_b_module" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "DE0Qsys_nios2cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dig1.tdf
    Info (12023): Found entity 1: altsyncram_dig1
Info (12128): Elaborating entity "altsyncram_dig1" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_register_bank_b_module:DE0Qsys_nios2cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_dig1:auto_generated"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_debug" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_debug:the_DE0Qsys_nios2cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_ocimem" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_ociram_sp_ram_module" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "DE0Qsys_nios2cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv71.tdf
    Info (12023): Found entity 1: altsyncram_gv71
Info (12128): Elaborating entity "altsyncram_gv71" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_ocimem:the_DE0Qsys_nios2cpu_nios2_ocimem|DE0Qsys_nios2cpu_ociram_sp_ram_module:DE0Qsys_nios2cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gv71:auto_generated"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_avalon_reg" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_avalon_reg:the_DE0Qsys_nios2cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_break" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_break:the_DE0Qsys_nios2cpu_nios2_oci_break"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_xbrk" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_xbrk:the_DE0Qsys_nios2cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_dbrk" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dbrk:the_DE0Qsys_nios2cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_itrace" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_itrace:the_DE0Qsys_nios2cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_dtrace" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_td_mode" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_dtrace:the_DE0Qsys_nios2cpu_nios2_oci_dtrace|DE0Qsys_nios2cpu_nios2_oci_td_mode:DE0Qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_fifo" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_compute_tm_count" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_nios2_oci_compute_tm_count:DE0Qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_fifowp_inc" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_nios2_oci_fifowp_inc:DE0Qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_fifocount_inc" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_nios2_oci_fifocount_inc:DE0Qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_oci_test_bench
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_oci_test_bench" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_fifo:the_DE0Qsys_nios2cpu_nios2_oci_fifo|DE0Qsys_nios2cpu_oci_test_bench:the_DE0Qsys_nios2cpu_oci_test_bench"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_pib" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_pib:the_DE0Qsys_nios2cpu_nios2_oci_pib"
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_nios2_oci_im" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_nios2_oci_im:the_DE0Qsys_nios2cpu_nios2_oci_im"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_jtag_debug_module_wrapper" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_jtag_debug_module_tck" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_tck:the_DE0Qsys_nios2cpu_jtag_debug_module_tck"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_nios2cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "DE0Qsys_nios2cpu_jtag_debug_module_sysclk" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|DE0Qsys_nios2cpu_jtag_debug_module_sysclk:the_DE0Qsys_nios2cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE0Qsys:u0|DE0Qsys_nios2cpu:nios2cpu|DE0Qsys_nios2cpu_nios2_oci:the_DE0Qsys_nios2cpu_nios2_oci|DE0Qsys_nios2cpu_jtag_debug_module_wrapper:the_DE0Qsys_nios2cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0Qsys_nios2cpu_jtag_debug_module_phy"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0Qsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: DE0Qsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: DE0Qsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: DE0Qsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: DE0Qsys_jtag_uart
Info (12128): Elaborating entity "DE0Qsys_jtag_uart" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "DE0Qsys_jtag_uart_scfifo_w" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_w:the_DE0Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "DE0Qsys_jtag_uart_scfifo_r" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|DE0Qsys_jtag_uart_scfifo_r:the_DE0Qsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_syspll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: DE0Qsys_syspll_dffpipe_l2c
    Info (12023): Found entity 2: DE0Qsys_syspll_stdsync_sv6
    Info (12023): Found entity 3: DE0Qsys_syspll_altpll_fbh2
    Info (12023): Found entity 4: DE0Qsys_syspll
Info (12128): Elaborating entity "DE0Qsys_syspll" for hierarchy "DE0Qsys:u0|DE0Qsys_syspll:syspll"
Info (12128): Elaborating entity "DE0Qsys_syspll_stdsync_sv6" for hierarchy "DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "DE0Qsys_syspll_dffpipe_l2c" for hierarchy "DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_stdsync_sv6:stdsync2|DE0Qsys_syspll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "DE0Qsys_syspll_altpll_fbh2" for hierarchy "DE0Qsys:u0|DE0Qsys_syspll:syspll|DE0Qsys_syspll_altpll_fbh2:sd1"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sdram_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_sdram_ctrl_input_efifo_module
    Info (12023): Found entity 2: DE0Qsys_sdram_ctrl
Info (12128): Elaborating entity "DE0Qsys_sdram_ctrl" for hierarchy "DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl"
Info (12128): Elaborating entity "DE0Qsys_sdram_ctrl_input_efifo_module" for hierarchy "DE0Qsys:u0|DE0Qsys_sdram_ctrl:sdram_ctrl|DE0Qsys_sdram_ctrl_input_efifo_module:the_DE0Qsys_sdram_ctrl_input_efifo_module"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_led
Info (12128): Elaborating entity "DE0Qsys_led" for hierarchy "DE0Qsys:u0|DE0Qsys_led:led"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_dma.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: DE0Qsys_dma_read_data_mux
    Info (12023): Found entity 2: DE0Qsys_dma_byteenables
    Info (12023): Found entity 3: DE0Qsys_dma_fifo_module_fifo_ram_module
    Info (12023): Found entity 4: DE0Qsys_dma_fifo_module
    Info (12023): Found entity 5: DE0Qsys_dma_mem_read
    Info (12023): Found entity 6: DE0Qsys_dma_mem_write
    Info (12023): Found entity 7: DE0Qsys_dma
Info (12128): Elaborating entity "DE0Qsys_dma" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma"
Info (12128): Elaborating entity "DE0Qsys_dma_read_data_mux" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_read_data_mux:the_DE0Qsys_dma_read_data_mux"
Info (12128): Elaborating entity "DE0Qsys_dma_byteenables" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_byteenables:the_DE0Qsys_dma_byteenables"
Info (12128): Elaborating entity "DE0Qsys_dma_fifo_module" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module"
Info (12128): Elaborating entity "DE0Qsys_dma_fifo_module_fifo_ram_module" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram"
Info (12128): Elaborating entity "lpm_ram_dp" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12133): Instantiated megafunction "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component" with the following parameter:
    Info (12134): Parameter "lpm_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "USE_EAB=ON"
    Info (12134): Parameter "lpm_indata" = "REGISTERED"
    Info (12134): Parameter "lpm_outdata" = "UNREGISTERED"
    Info (12134): Parameter "lpm_rdaddress_control" = "REGISTERED"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthad" = "7"
    Info (12134): Parameter "lpm_wraddress_control" = "REGISTERED"
    Info (12134): Parameter "suppress_memory_conversion_warnings" = "ON"
Info (12128): Elaborating entity "altdpram" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram"
Info (12131): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram", which is child of megafunction instantiation "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oeq1.tdf
    Info (12023): Found entity 1: altsyncram_oeq1
Info (12128): Elaborating entity "altsyncram_oeq1" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_fifo_module:the_DE0Qsys_dma_fifo_module|DE0Qsys_dma_fifo_module_fifo_ram_module:DE0Qsys_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_oeq1:auto_generated"
Info (12128): Elaborating entity "DE0Qsys_dma_mem_read" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_mem_read:the_DE0Qsys_dma_mem_read"
Info (12128): Elaborating entity "DE0Qsys_dma_mem_write" for hierarchy "DE0Qsys:u0|DE0Qsys_dma:dma|DE0Qsys_dma_mem_write:the_DE0Qsys_dma_mem_write"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "DE0Qsys:u0|altera_avalon_mm_bridge:apb"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_timer
Info (12128): Elaborating entity "DE0Qsys_timer" for hierarchy "DE0Qsys:u0|DE0Qsys_timer:timer"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_button
Info (12128): Elaborating entity "DE0Qsys_button" for hierarchy "DE0Qsys:u0|DE0Qsys_button:button"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_sw
Info (12128): Elaborating entity "DE0Qsys_sw" for hierarchy "DE0Qsys:u0|DE0Qsys_sw:sw"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_hex_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_hex_0
Info (12128): Elaborating entity "DE0Qsys_hex_0" for hierarchy "DE0Qsys:u0|DE0Qsys_hex_0:hex_0"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_motora_dir.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_motorA_dir
Info (12128): Elaborating entity "DE0Qsys_motorA_dir" for hierarchy "DE0Qsys:u0|DE0Qsys_motorA_dir:motora_dir"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_sensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_sensor
Info (12128): Elaborating entity "DE0Qsys_sensor" for hierarchy "DE0Qsys:u0|DE0Qsys_sensor:sensor"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0Qsys:u0|altera_merlin_master_translator:nios2cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0Qsys:u0|altera_merlin_master_translator:dma_read_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0Qsys:u0|altera_merlin_master_translator:dma_write_master_translator"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:apb_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:syspll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:dma_control_port_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0Qsys:u0|altera_merlin_master_translator:apb_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0Qsys:u0|altera_merlin_slave_translator:timer_s1_translator"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0Qsys:u0|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0Qsys:u0|altera_merlin_master_agent:dma_read_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0Qsys:u0|altera_merlin_master_agent:dma_write_master_translator_avalon_universal_master_0_agent"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:syspll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0Qsys:u0|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0Qsys:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0Qsys:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_addr_router_default_decode
    Info (12023): Found entity 2: DE0Qsys_addr_router
Info (12128): Elaborating entity "DE0Qsys_addr_router" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router:addr_router"
Info (12128): Elaborating entity "DE0Qsys_addr_router_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router:addr_router|DE0Qsys_addr_router_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_addr_router_001_default_decode
    Info (12023): Found entity 2: DE0Qsys_addr_router_001
Info (12128): Elaborating entity "DE0Qsys_addr_router_001" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE0Qsys_addr_router_001_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_001:addr_router_001|DE0Qsys_addr_router_001_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_addr_router_002_default_decode
    Info (12023): Found entity 2: DE0Qsys_addr_router_002
Info (12128): Elaborating entity "DE0Qsys_addr_router_002" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "DE0Qsys_addr_router_002_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_002:addr_router_002|DE0Qsys_addr_router_002_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_id_router_default_decode
    Info (12023): Found entity 2: DE0Qsys_id_router
Info (12128): Elaborating entity "DE0Qsys_id_router" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router:id_router"
Info (12128): Elaborating entity "DE0Qsys_id_router_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router:id_router|DE0Qsys_id_router_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_id_router_001_default_decode
    Info (12023): Found entity 2: DE0Qsys_id_router_001
Info (12128): Elaborating entity "DE0Qsys_id_router_001" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001"
Info (12128): Elaborating entity "DE0Qsys_id_router_001_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_001:id_router_001|DE0Qsys_id_router_001_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_id_router_002_default_decode
    Info (12023): Found entity 2: DE0Qsys_id_router_002
Info (12128): Elaborating entity "DE0Qsys_id_router_002" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002"
Info (12128): Elaborating entity "DE0Qsys_id_router_002_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_002:id_router_002|DE0Qsys_id_router_002_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_id_router_003_default_decode
    Info (12023): Found entity 2: DE0Qsys_id_router_003
Info (12128): Elaborating entity "DE0Qsys_id_router_003" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003"
Info (12128): Elaborating entity "DE0Qsys_id_router_003_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_003:id_router_003|DE0Qsys_id_router_003_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_addr_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_addr_router_004_default_decode
    Info (12023): Found entity 2: DE0Qsys_addr_router_004
Info (12128): Elaborating entity "DE0Qsys_addr_router_004" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004"
Info (12128): Elaborating entity "DE0Qsys_addr_router_004_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_addr_router_004:addr_router_004|DE0Qsys_addr_router_004_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_id_router_005.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: DE0Qsys_id_router_005_default_decode
    Info (12023): Found entity 2: DE0Qsys_id_router_005
Info (12128): Elaborating entity "DE0Qsys_id_router_005" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005"
Info (12128): Elaborating entity "DE0Qsys_id_router_005_default_decode" for hierarchy "DE0Qsys:u0|DE0Qsys_id_router_005:id_router_005|DE0Qsys_id_router_005_default_decode:the_default_decode"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0Qsys:u0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0Qsys:u0|altera_merlin_traffic_limiter:limiter_001"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_address_alignment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 10 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "DE0Qsys:u0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_controller
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0Qsys:u0|altera_reset_controller:rst_controller"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0Qsys:u0|altera_reset_controller:rst_controller_002"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_demux
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_demux" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_demux:cmd_xbar_demux"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_demux_001
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_demux_001" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_001:cmd_xbar_demux_001"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_demux_002
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_demux_002" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_002:cmd_xbar_demux_002"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_demux_003
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_demux_003" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_003:cmd_xbar_demux_003"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_mux
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_mux" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_mux_001
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_mux_001" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_demux_001
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_demux_001" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_001:rsp_xbar_demux_001"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_demux_003
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_demux_003" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_003:rsp_xbar_demux_003"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_mux
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_mux" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_mux_001
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_mux_001" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_mux_002
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_mux_002" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_002:rsp_xbar_mux_002|altera_merlin_arbitrator:arb"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_cmd_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_cmd_xbar_demux_004
Info (12128): Elaborating entity "DE0Qsys_cmd_xbar_demux_004" for hierarchy "DE0Qsys:u0|DE0Qsys_cmd_xbar_demux_004:cmd_xbar_demux_004"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_demux_005.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_demux_005
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_demux_005" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_demux_005:rsp_xbar_demux_005"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_rsp_xbar_mux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_rsp_xbar_mux_004
Info (12128): Elaborating entity "DE0Qsys_rsp_xbar_mux_004" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0Qsys:u0|DE0Qsys_rsp_xbar_mux_004:rsp_xbar_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0Qsys:u0|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE0Qsys:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/de0qsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0Qsys_irq_mapper
Info (12128): Elaborating entity "DE0Qsys_irq_mapper" for hierarchy "DE0Qsys:u0|DE0Qsys_irq_mapper:irq_mapper"
Warning (12125): Using design file qsys/de0qsys/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "DE0Qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Warning (12125): Using design file divisor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: divisor
Info (12128): Elaborating entity "divisor" for hierarchy "divisor:clk_2560kHz"
Warning (12125): Using design file pwm_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm_gen
Info (12128): Elaborating entity "pwm_gen" for hierarchy "pwm_gen:motora_pwm"
Warning (10230): Verilog HDL assignment warning at pwm_gen.v(15): truncated value with size 32 to match size of target (8)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3q14.tdf
    Info (12023): Found entity 1: altsyncram_3q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf
    Info (12023): Found entity 1: mux_lrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jdi.tdf
    Info (12023): Found entity 1: cntr_jdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info (12023): Found entity 1: cmpr_gfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf
    Info (12023): Found entity 1: cntr_c5j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cfi.tdf
    Info (12023): Found entity 1: cntr_cfi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "pwm_led"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:pwm_led" does not require synthesis because there were no relevant design changes
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE0Qsys:u0|altera_avalon_sc_fifo:sdram_ctrl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0_D[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0_D[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0_D[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1_D[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1_D[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1_D[3]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO0_D[0]~synth"
    Warning (13010): Node "GPIO0_D[1]~synth"
    Warning (13010): Node "GPIO0_D[3]~synth"
    Warning (13010): Node "GPIO1_D[0]~synth"
    Warning (13010): Node "GPIO1_D[1]~synth"
    Warning (13010): Node "GPIO1_D[3]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2_D[0]" is stuck at GND
    Warning (13410): Pin "HEX2_D[1]" is stuck at GND
    Warning (13410): Pin "HEX2_D[2]" is stuck at GND
    Warning (13410): Pin "HEX2_D[3]" is stuck at GND
    Warning (13410): Pin "HEX2_D[4]" is stuck at GND
    Warning (13410): Pin "HEX2_D[5]" is stuck at GND
    Warning (13410): Pin "HEX2_D[6]" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_D[0]" is stuck at GND
    Warning (13410): Pin "HEX3_D[1]" is stuck at GND
    Warning (13410): Pin "HEX3_D[2]" is stuck at GND
    Warning (13410): Pin "HEX3_D[3]" is stuck at GND
    Warning (13410): Pin "HEX3_D[4]" is stuck at GND
    Warning (13410): Pin "HEX3_D[5]" is stuck at GND
    Warning (13410): Pin "HEX3_D[6]" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 433 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 6653 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 63 input pins
    Info (21059): Implemented 125 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 6207 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 1 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 317 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 223 logic cells
Info (144001): Generated suppressed messages file E:/SourceCode/verilog_test/DE0_TOP.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 283 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Sun Apr 30 16:30:24 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/SourceCode/verilog_test/DE0_TOP.map.smsg.


