/*
 * tts.cpp
 *
 *  Created on: 2024骞�6鏈�2鏃�
 *      Author: chenr
 */
#include "tts.h"

void renleixuanshou() {
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc8);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xe0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xca);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xeb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcf);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xe5);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
}

void jiqirenxuanshou() {
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbb);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xfa);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc6);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xf7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc8);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xca);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xeb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcf);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xe5);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
}

void gongxijiqiren() {
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xb9);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcf);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xb2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xfa);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xf7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc8);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xf1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xca);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa4);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);

}

void gongxirenlei() {
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xb9);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa7);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcf);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xb2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc8);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xcb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xe0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xf1);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xca);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xa4);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);

}

void start() {
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbf);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xaa);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR, 1);

	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xca);
	//begin
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbc);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xc2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd2);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbb);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xbe);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 0);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 4, 0xd6);
	Xil_Out32(XPAR_TTS_0_S00_AXI_BASEADDR + 8, 1);
	usleep(1000);

}
