
FC_inzynierka_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd80  080001e0  080001e0  000011e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ea0  0800cf60  0800cf60  0000df60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee00  0800ee00  00010098  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee00  0800ee00  0000fe00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee08  0800ee08  00010098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee08  0800ee08  0000fe08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ee0c  0800ee0c  0000fe0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800ee10  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a20  20000098  0800eea8  00010098  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ab8  0800eea8  00010ab8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eb5f  00000000  00000000  000100c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039bc  00000000  00000000  0002ec27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af8  00000000  00000000  000325e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000155b  00000000  00000000  000340e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002508c  00000000  00000000  0003563b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022682  00000000  00000000  0005a6c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4a93  00000000  00000000  0007cd49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001617dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076ec  00000000  00000000  00161820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00168f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000098 	.word	0x20000098
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cf48 	.word	0x0800cf48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000009c 	.word	0x2000009c
 800021c:	0800cf48 	.word	0x0800cf48

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	@ 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	3a01      	subs	r2, #1
 8000b16:	bf28      	it	cs
 8000b18:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b1c:	d2ed      	bcs.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b09      	ldr	r3, [pc, #36]	@ (8000fa0 <MX_DMA_Init+0x38>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	200d      	movs	r0, #13
 8000f8c:	f005 fa93 	bl	80064b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000f90:	200d      	movs	r0, #13
 8000f92:	f005 faac 	bl	80064ee <HAL_NVIC_EnableIRQ>

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <a_mpu6500_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
static uint8_t a_mpu6500_read(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000fa4:	b590      	push	{r4, r7, lr}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	72fb      	strb	r3, [r7, #11]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                     /* if iic interface */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d10e      	bne.n	8000fe0 <a_mpu6500_read+0x3c>
    {
        if (handle->iic_read(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* read data */
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	68dc      	ldr	r4, [r3, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	7818      	ldrb	r0, [r3, #0]
 8000fca:	893b      	ldrh	r3, [r7, #8]
 8000fcc:	7af9      	ldrb	r1, [r7, #11]
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	47a0      	blx	r4
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <a_mpu6500_read+0x38>
        {
            return 1;                                                                 /* return error */
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e010      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e00e      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
    }
    else                                                                              /* spi interface */
    {
        if (handle->spi_read(reg | 0x80, (uint8_t *)buf, len) != 0)                   /* read data */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	7afa      	ldrb	r2, [r7, #11]
 8000fe6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8000fea:	b2d0      	uxtb	r0, r2
 8000fec:	893a      	ldrh	r2, [r7, #8]
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	4798      	blx	r3
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <a_mpu6500_read+0x58>
        {
            return 1;                                                                 /* return error */
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e000      	b.n	8000ffe <a_mpu6500_read+0x5a>
        }
        else
        {
            return 0;                                                                 /* success return 0 */
 8000ffc:	2300      	movs	r3, #0
        }
    }
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}

08001006 <a_mpu6500_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
static uint8_t a_mpu6500_write(mpu6500_handle_t *handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8001006:	b590      	push	{r4, r7, lr}
 8001008:	b085      	sub	sp, #20
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	461a      	mov	r2, r3
 8001012:	460b      	mov	r3, r1
 8001014:	72fb      	strb	r3, [r7, #11]
 8001016:	4613      	mov	r3, r2
 8001018:	813b      	strh	r3, [r7, #8]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                      /* if iic interface */
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10e      	bne.n	8001042 <a_mpu6500_write+0x3c>
    {
        if (handle->iic_write(handle->iic_addr, reg, (uint8_t *)buf, len) != 0)        /* write data */
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	691c      	ldr	r4, [r3, #16]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	7818      	ldrb	r0, [r3, #0]
 800102c:	893b      	ldrh	r3, [r7, #8]
 800102e:	7af9      	ldrb	r1, [r7, #11]
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	47a0      	blx	r4
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <a_mpu6500_write+0x38>
        {
            return 1;                                                                  /* return error */
 800103a:	2301      	movs	r3, #1
 800103c:	e010      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800103e:	2300      	movs	r3, #0
 8001040:	e00e      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
    }
    else                                                                               /* spi interface */
    {
        if (handle->spi_write(reg & (~0x80), (uint8_t *)buf, len) != 0)                /* write data */
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	6a1b      	ldr	r3, [r3, #32]
 8001046:	7afa      	ldrb	r2, [r7, #11]
 8001048:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800104c:	b2d0      	uxtb	r0, r2
 800104e:	893a      	ldrh	r2, [r7, #8]
 8001050:	6879      	ldr	r1, [r7, #4]
 8001052:	4798      	blx	r3
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <a_mpu6500_write+0x58>
        {
            return 1;                                                                  /* return error */
 800105a:	2301      	movs	r3, #1
 800105c:	e000      	b.n	8001060 <a_mpu6500_write+0x5a>
        }
        else
        {
            return 0;                                                                  /* success return 0 */
 800105e:	2300      	movs	r3, #0
        }
    }
}
 8001060:	4618      	mov	r0, r3
 8001062:	3714      	adds	r7, #20
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}

08001068 <a_mpu6500_deinit>:
 *            - 0 success
 *            - 1 deinit failed
 * @note      none
 */
static uint8_t a_mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)        /* if iic interface */
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8001076:	2b00      	cmp	r3, #0
 8001078:	d109      	bne.n	800108e <a_mpu6500_deinit+0x26>
    {
        if (handle->iic_deinit() != 0)                   /* iic deinit */
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	4798      	blx	r3
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <a_mpu6500_deinit+0x22>
        {
            return 1;                                    /* return error */
 8001086:	2301      	movs	r3, #1
 8001088:	e00a      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800108a:	2300      	movs	r3, #0
 800108c:	e008      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
    }
    else
    {
        if (handle->spi_deinit() != 0)                   /* if spi interface */
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	4798      	blx	r3
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <a_mpu6500_deinit+0x36>
        {
            return 1;                                    /* return error */
 800109a:	2301      	movs	r3, #1
 800109c:	e000      	b.n	80010a0 <a_mpu6500_deinit+0x38>
        }
        else
        {
            return 0;                                    /* success return 0 */
 800109e:	2300      	movs	r3, #0
        }
    }
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <mpu6500_set_interface>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_interface(mpu6500_handle_t *handle, mpu6500_interface_t interface)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	460b      	mov	r3, r1
 80010b2:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <mpu6500_set_interface+0x16>
    {
        return 2;                                /* return error */
 80010ba:	2302      	movs	r3, #2
 80010bc:	e004      	b.n	80010c8 <mpu6500_set_interface+0x20>
    }
    
    handle->iic_spi = (uint8_t)interface;        /* set interface */
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	78fa      	ldrb	r2, [r7, #3]
 80010c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    
    return 0;                                    /* success return 0 */
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <mpu6500_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mpu6500_set_addr_pin(mpu6500_handle_t *handle, mpu6500_address_t addr_pin)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	460b      	mov	r3, r1
 80010de:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                          /* check handle */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d101      	bne.n	80010ea <mpu6500_set_addr_pin+0x16>
    {
        return 2;                                /* return error */
 80010e6:	2302      	movs	r3, #2
 80010e8:	e003      	b.n	80010f2 <mpu6500_set_addr_pin+0x1e>
    }

    handle->iic_addr = (uint8_t)addr_pin;        /* set iic addr */
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	78fa      	ldrb	r2, [r7, #3]
 80010ee:	701a      	strb	r2, [r3, #0]
    
    return 0;                                    /* success return 0 */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <mpu6500_init>:
 *            - 4 reset failed
 *            - 5 id is invalid
 * @note      none
 */
uint8_t mpu6500_init(mpu6500_handle_t *handle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    uint8_t res, prev;
    uint32_t timeout;
  
    if (handle == NULL)                                                             /* check handle */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <mpu6500_init+0x12>
    {
        return 2;                                                                   /* return error */
 800110e:	2302      	movs	r3, #2
 8001110:	e0fb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->debug_print == NULL)                                                /* check debug_print */
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <mpu6500_init+0x1e>
    {
        return 3;                                                                   /* return error */
 800111a:	2303      	movs	r3, #3
 800111c:	e0f5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_init == NULL)                                                   /* check iic_init */
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d105      	bne.n	8001132 <mpu6500_init+0x32>
    {
        handle->debug_print("mpu6500: iic_init is null.\n");                        /* iic_init is null */
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112a:	487a      	ldr	r0, [pc, #488]	@ (8001314 <mpu6500_init+0x214>)
 800112c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800112e:	2303      	movs	r3, #3
 8001130:	e0eb      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_deinit == NULL)                                                 /* check iic_deinit */
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d105      	bne.n	8001146 <mpu6500_init+0x46>
    {
        handle->debug_print("mpu6500: iic_deinit is null.\n");                      /* iic_deinit is null */
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113e:	4876      	ldr	r0, [pc, #472]	@ (8001318 <mpu6500_init+0x218>)
 8001140:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001142:	2303      	movs	r3, #3
 8001144:	e0e1      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_read == NULL)                                                   /* check iic_read */
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <mpu6500_init+0x5a>
    {
        handle->debug_print("mpu6500: iic_read is null.\n");                        /* iic_read is null */
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001152:	4872      	ldr	r0, [pc, #456]	@ (800131c <mpu6500_init+0x21c>)
 8001154:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001156:	2303      	movs	r3, #3
 8001158:	e0d7      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->iic_write == NULL)                                                  /* check iic_write */
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d105      	bne.n	800116e <mpu6500_init+0x6e>
    {
        handle->debug_print("mpu6500: iic_write is null.\n");                       /* iic_write is null */
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001166:	486e      	ldr	r0, [pc, #440]	@ (8001320 <mpu6500_init+0x220>)
 8001168:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800116a:	2303      	movs	r3, #3
 800116c:	e0cd      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_init == NULL)                                                   /* check spi_init */
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d105      	bne.n	8001182 <mpu6500_init+0x82>
    {
        handle->debug_print("mpu6500: spi_init is null.\n");                        /* spi_init is null */
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	486a      	ldr	r0, [pc, #424]	@ (8001324 <mpu6500_init+0x224>)
 800117c:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 800117e:	2303      	movs	r3, #3
 8001180:	e0c3      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_deinit == NULL)                                                 /* check spi_deinit */
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <mpu6500_init+0x96>
    {
        handle->debug_print("mpu6500: spi_deinit is null.\n");                      /* spi_deinit is null */
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	4866      	ldr	r0, [pc, #408]	@ (8001328 <mpu6500_init+0x228>)
 8001190:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 8001192:	2303      	movs	r3, #3
 8001194:	e0b9      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_read == NULL)                                                   /* check spi_read */
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	69db      	ldr	r3, [r3, #28]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <mpu6500_init+0xaa>
    {
        handle->debug_print("mpu6500: spi_read is null.\n");                        /* spi_read is null */
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a2:	4862      	ldr	r0, [pc, #392]	@ (800132c <mpu6500_init+0x22c>)
 80011a4:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011a6:	2303      	movs	r3, #3
 80011a8:	e0af      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->spi_write == NULL)                                                  /* check spi_write */
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a1b      	ldr	r3, [r3, #32]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d105      	bne.n	80011be <mpu6500_init+0xbe>
    {
        handle->debug_print("mpu6500: spi_write is null.\n");                       /* spi_write is null */
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b6:	485e      	ldr	r0, [pc, #376]	@ (8001330 <mpu6500_init+0x230>)
 80011b8:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0a5      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->delay_ms == NULL)                                                   /* check delay_ms */
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d105      	bne.n	80011d2 <mpu6500_init+0xd2>
    {
        handle->debug_print("mpu6500: delay_ms is null.\n");                        /* delay_ms is null */
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ca:	485a      	ldr	r0, [pc, #360]	@ (8001334 <mpu6500_init+0x234>)
 80011cc:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011ce:	2303      	movs	r3, #3
 80011d0:	e09b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (handle->receive_callback == NULL)                                           /* check receive_callback */
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d105      	bne.n	80011e6 <mpu6500_init+0xe6>
    {
        handle->debug_print("mpu6500: receive_callback is null.\n");                /* receive_callback is null */
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011de:	4856      	ldr	r0, [pc, #344]	@ (8001338 <mpu6500_init+0x238>)
 80011e0:	4798      	blx	r3
       
        return 3;                                                                   /* return error */
 80011e2:	2303      	movs	r3, #3
 80011e4:	e091      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    if (handle->iic_spi == MPU6500_INTERFACE_IIC)                                   /* if iic interface */
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <mpu6500_init+0x10c>
    {
        res = handle->iic_init();                                                   /* iic init */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4798      	blx	r3
 80011f6:	4603      	mov	r3, r0
 80011f8:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d013      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: iic init failed.\n");                     /* iic init failed */
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001204:	484d      	ldr	r0, [pc, #308]	@ (800133c <mpu6500_init+0x23c>)
 8001206:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001208:	2301      	movs	r3, #1
 800120a:	e07e      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    else                                                                            /* if spi interface */
    {
        res = handle->spi_init();                                                   /* spi init */
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	4798      	blx	r3
 8001212:	4603      	mov	r3, r0
 8001214:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 8001216:	7afb      	ldrb	r3, [r7, #11]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <mpu6500_init+0x128>
        {
            handle->debug_print("mpu6500: spi init failed.\n");                     /* spi init failed */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001220:	4847      	ldr	r0, [pc, #284]	@ (8001340 <mpu6500_init+0x240>)
 8001222:	4798      	blx	r3
           
            return 1;                                                               /* return error */
 8001224:	2301      	movs	r3, #1
 8001226:	e070      	b.n	800130a <mpu6500_init+0x20a>
        }
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_WHO_AM_I, &prev, 1);                   /* read who am I */
 8001228:	f107 020a 	add.w	r2, r7, #10
 800122c:	2301      	movs	r3, #1
 800122e:	2175      	movs	r1, #117	@ 0x75
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff feb7 	bl	8000fa4 <a_mpu6500_read>
 8001236:	4603      	mov	r3, r0
 8001238:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 800123a:	7afb      	ldrb	r3, [r7, #11]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d008      	beq.n	8001252 <mpu6500_init+0x152>
    {
        handle->debug_print("mpu6500: read who am i failed.\n");                    /* read who am I failed */
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001244:	483f      	ldr	r0, [pc, #252]	@ (8001344 <mpu6500_init+0x244>)
 8001246:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff ff0d 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 800124e:	2305      	movs	r3, #5
 8001250:	e05b      	b.n	800130a <mpu6500_init+0x20a>
    }
    if (prev != 0x70)                                                               /* check the id */
 8001252:	7abb      	ldrb	r3, [r7, #10]
 8001254:	2b70      	cmp	r3, #112	@ 0x70
 8001256:	d008      	beq.n	800126a <mpu6500_init+0x16a>
    {
        handle->debug_print("mpu6500: id is invalid.\n");                           /* id is invalid */
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125c:	483a      	ldr	r0, [pc, #232]	@ (8001348 <mpu6500_init+0x248>)
 800125e:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff01 	bl	8001068 <a_mpu6500_deinit>
        
        return 5;                                                                   /* return error */
 8001266:	2305      	movs	r3, #5
 8001268:	e04f      	b.n	800130a <mpu6500_init+0x20a>
    }
    
    prev = 1 << 7;                                                                  /* reset the device */
 800126a:	2380      	movs	r3, #128	@ 0x80
 800126c:	72bb      	strb	r3, [r7, #10]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);                /* write pwr mgmt 1 */
 800126e:	f107 020a 	add.w	r2, r7, #10
 8001272:	2301      	movs	r3, #1
 8001274:	216b      	movs	r1, #107	@ 0x6b
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f7ff fec5 	bl	8001006 <a_mpu6500_write>
 800127c:	4603      	mov	r3, r0
 800127e:	72fb      	strb	r3, [r7, #11]
    if (res != 0)                                                                   /* check the result */
 8001280:	7afb      	ldrb	r3, [r7, #11]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d008      	beq.n	8001298 <mpu6500_init+0x198>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");                 /* write pwr mgmt 1 failed */
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800128a:	4830      	ldr	r0, [pc, #192]	@ (800134c <mpu6500_init+0x24c>)
 800128c:	4798      	blx	r3
        (void)a_mpu6500_deinit(handle);                                             /* iic or spi deinit */
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff feea 	bl	8001068 <a_mpu6500_deinit>
        
        return 4;                                                                   /* return error */
 8001294:	2304      	movs	r3, #4
 8001296:	e038      	b.n	800130a <mpu6500_init+0x20a>
    }
    handle->delay_ms(10);                                                           /* delay 10 ms */
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	200a      	movs	r0, #10
 800129e:	4798      	blx	r3
    timeout = 100;                                                                  /* set the timeout 1000 ms */
 80012a0:	2364      	movs	r3, #100	@ 0x64
 80012a2:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012a4:	e029      	b.n	80012fa <mpu6500_init+0x1fa>
    {
        res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);             /* read pwr mgmt 1 */
 80012a6:	f107 020a 	add.w	r2, r7, #10
 80012aa:	2301      	movs	r3, #1
 80012ac:	216b      	movs	r1, #107	@ 0x6b
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fe78 	bl	8000fa4 <a_mpu6500_read>
 80012b4:	4603      	mov	r3, r0
 80012b6:	72fb      	strb	r3, [r7, #11]
        if (res != 0)                                                               /* check the result */
 80012b8:	7afb      	ldrb	r3, [r7, #11]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d008      	beq.n	80012d0 <mpu6500_init+0x1d0>
        {
            handle->debug_print("mpu6500: read pwr mgmt 1 failed.\n");              /* read pwr mgmt 1 failed */
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012c2:	4823      	ldr	r0, [pc, #140]	@ (8001350 <mpu6500_init+0x250>)
 80012c4:	4798      	blx	r3
            (void)a_mpu6500_deinit(handle);                                         /* iic or spi deinit */
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fece 	bl	8001068 <a_mpu6500_deinit>
            
            return 4;                                                               /* return error */
 80012cc:	2304      	movs	r3, #4
 80012ce:	e01c      	b.n	800130a <mpu6500_init+0x20a>
        }
        if ((prev & (1 << 7)) == 0)                                                 /* check the result */
 80012d0:	7abb      	ldrb	r3, [r7, #10]
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db09      	blt.n	80012ec <mpu6500_init+0x1ec>
        {
            handle->inited = 1;                                                     /* flag the inited bit */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            handle->dmp_inited = 0;                                                 /* flag closed */
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            
            return 0;                                                               /* success return 0 */
 80012e8:	2300      	movs	r3, #0
 80012ea:	e00e      	b.n	800130a <mpu6500_init+0x20a>
        }
        handle->delay_ms(10);                                                       /* delay 10 ms */
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f0:	200a      	movs	r0, #10
 80012f2:	4798      	blx	r3
        timeout--;                                                                  /* timeout-- */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	60fb      	str	r3, [r7, #12]
    while (timeout != 0)                                                            /* check the timeout */
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1d2      	bne.n	80012a6 <mpu6500_init+0x1a6>
    }
    
    handle->debug_print("mpu6500: reset failed.\n");                                /* reset failed */
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001304:	4813      	ldr	r0, [pc, #76]	@ (8001354 <mpu6500_init+0x254>)
 8001306:	4798      	blx	r3
   
    return 4;                                                                       /* return error */
 8001308:	2304      	movs	r3, #4
}
 800130a:	4618      	mov	r0, r3
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	0800d37c 	.word	0x0800d37c
 8001318:	0800d398 	.word	0x0800d398
 800131c:	0800d3b8 	.word	0x0800d3b8
 8001320:	0800d3d4 	.word	0x0800d3d4
 8001324:	0800d3f4 	.word	0x0800d3f4
 8001328:	0800d410 	.word	0x0800d410
 800132c:	0800d430 	.word	0x0800d430
 8001330:	0800d44c 	.word	0x0800d44c
 8001334:	0800d46c 	.word	0x0800d46c
 8001338:	0800d488 	.word	0x0800d488
 800133c:	0800d4ac 	.word	0x0800d4ac
 8001340:	0800d4c8 	.word	0x0800d4c8
 8001344:	0800d4e4 	.word	0x0800d4e4
 8001348:	0800d504 	.word	0x0800d504
 800134c:	0800d520 	.word	0x0800d520
 8001350:	0800d544 	.word	0x0800d544
 8001354:	0800d568 	.word	0x0800d568

08001358 <mpu6500_deinit>:
 *            - 3 handle is not initialized
 *            - 4 enter sleep mode failed
 * @note      none
 */
uint8_t mpu6500_deinit(mpu6500_handle_t *handle)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                         /* check handle */
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d101      	bne.n	800136a <mpu6500_deinit+0x12>
    {
        return 2;                                                               /* return error */
 8001366:	2302      	movs	r3, #2
 8001368:	e031      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    if (handle->inited != 1)                                                    /* check handle initialization */
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001370:	2b01      	cmp	r3, #1
 8001372:	d001      	beq.n	8001378 <mpu6500_deinit+0x20>
    {
        return 3;                                                               /* return error */
 8001374:	2303      	movs	r3, #3
 8001376:	e02a      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    
    prev = (1 << 6) | (1 << 3) | (7 << 0);                                      /* enter sleep mode */
 8001378:	234f      	movs	r3, #79	@ 0x4f
 800137a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, &prev, 1);            /* write pwr mgmt 1 */
 800137c:	f107 020e 	add.w	r2, r7, #14
 8001380:	2301      	movs	r3, #1
 8001382:	216b      	movs	r1, #107	@ 0x6b
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fe3e 	bl	8001006 <a_mpu6500_write>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d005      	beq.n	80013a0 <mpu6500_deinit+0x48>
    {
        handle->debug_print("mpu6500: write pwr mgmt 1 failed.\n");             /* write pwr mgmt 1 failed */
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001398:	480f      	ldr	r0, [pc, #60]	@ (80013d8 <mpu6500_deinit+0x80>)
 800139a:	4798      	blx	r3
       
        return 4;                                                               /* return error */
 800139c:	2304      	movs	r3, #4
 800139e:	e016      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    res = a_mpu6500_deinit(handle);                                             /* deinit */
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff fe61 	bl	8001068 <a_mpu6500_deinit>
 80013a6:	4603      	mov	r3, r0
 80013a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                               /* check the result */
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <mpu6500_deinit+0x64>
    {
        handle->debug_print("mpu6500: deinit failed.\n");                       /* deinit failed */
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b4:	4809      	ldr	r0, [pc, #36]	@ (80013dc <mpu6500_deinit+0x84>)
 80013b6:	4798      	blx	r3
       
        return 1;                                                               /* return error */
 80013b8:	2301      	movs	r3, #1
 80013ba:	e008      	b.n	80013ce <mpu6500_deinit+0x76>
    }
    handle->inited = 0;                                                         /* flag closed */
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    handle->dmp_inited = 0;                                                     /* flag closed */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    return 0;                                                                   /* success return 0 */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	0800d520 	.word	0x0800d520
 80013dc:	0800d580 	.word	0x0800d580

080013e0 <mpu6500_read>:
uint8_t mpu6500_read(mpu6500_handle_t *handle,
                     int16_t (*accel_raw)[3], float (*accel_g)[3],
                     int16_t (*gyro_raw)[3], float (*gyro_dps)[3],
                     uint16_t *len
                    )
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	603b      	str	r3, [r7, #0]
    uint8_t res;
    uint8_t prev;
    uint8_t accel_conf;
    uint8_t gyro_conf;
    
    if (handle == NULL)                                                                            /* check handle */
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d102      	bne.n	80013fa <mpu6500_read+0x1a>
    {
        return 2;                                                                                  /* return error */
 80013f4:	2302      	movs	r3, #2
 80013f6:	f000 be7c 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->inited != 1)                                                                       /* check handle initialization */
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001400:	2b01      	cmp	r3, #1
 8001402:	d002      	beq.n	800140a <mpu6500_read+0x2a>
    {
        return 3;                                                                                  /* return error */
 8001404:	2303      	movs	r3, #3
 8001406:	f000 be74 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if ((*len) == 0)                                                                               /* check length */
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	881b      	ldrh	r3, [r3, #0]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d106      	bne.n	8001420 <mpu6500_read+0x40>
    {
        handle->debug_print("mpu6500: length is zero.\n");                                         /* length is zero */
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001416:	486a      	ldr	r0, [pc, #424]	@ (80015c0 <mpu6500_read+0x1e0>)
 8001418:	4798      	blx	r3
                                                                                                  
        return 4;                                                                                  /* return error */
 800141a:	2304      	movs	r3, #4
 800141c:	f000 be69 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    if (handle->dmp_inited != 0)                                                                   /* check dmp initialization */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <mpu6500_read+0x58>
    {
        handle->debug_print("mpu6500: dmp is running.\n");                                         /* dmp is running */
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142e:	4865      	ldr	r0, [pc, #404]	@ (80015c4 <mpu6500_read+0x1e4>)
 8001430:	4798      	blx	r3
        
        return 5;                                                                                  /* return error */
 8001432:	2305      	movs	r3, #5
 8001434:	f000 be5d 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);                      /* read config */
 8001438:	f107 0219 	add.w	r2, r7, #25
 800143c:	2301      	movs	r3, #1
 800143e:	216a      	movs	r1, #106	@ 0x6a
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fdaf 	bl	8000fa4 <a_mpu6500_read>
 8001446:	4603      	mov	r3, r0
 8001448:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 800144a:	7f7b      	ldrb	r3, [r7, #29]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <mpu6500_read+0x7e>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                                  /* read user ctrl failed */
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001454:	485c      	ldr	r0, [pc, #368]	@ (80015c8 <mpu6500_read+0x1e8>)
 8001456:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 8001458:	2301      	movs	r3, #1
 800145a:	f000 be4a 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&accel_conf, 1);             /* read accel config */
 800145e:	f107 0218 	add.w	r2, r7, #24
 8001462:	2301      	movs	r3, #1
 8001464:	211c      	movs	r1, #28
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f7ff fd9c 	bl	8000fa4 <a_mpu6500_read>
 800146c:	4603      	mov	r3, r0
 800146e:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001470:	7f7b      	ldrb	r3, [r7, #29]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d006      	beq.n	8001484 <mpu6500_read+0xa4>
    {
        handle->debug_print("mpu6500: read accel config failed.\n");                               /* read accel config failed */
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147a:	4854      	ldr	r0, [pc, #336]	@ (80015cc <mpu6500_read+0x1ec>)
 800147c:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 800147e:	2301      	movs	r3, #1
 8001480:	f000 be37 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&gyro_conf, 1);               /* read gyro config */
 8001484:	f107 0217 	add.w	r2, r7, #23
 8001488:	2301      	movs	r3, #1
 800148a:	211b      	movs	r1, #27
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f7ff fd89 	bl	8000fa4 <a_mpu6500_read>
 8001492:	4603      	mov	r3, r0
 8001494:	777b      	strb	r3, [r7, #29]
    if (res != 0)                                                                                  /* check result */
 8001496:	7f7b      	ldrb	r3, [r7, #29]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <mpu6500_read+0xca>
    {
        handle->debug_print("mpu6500: read gyro config failed.\n");                                /* read gyro config failed */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	484b      	ldr	r0, [pc, #300]	@ (80015d0 <mpu6500_read+0x1f0>)
 80014a2:	4798      	blx	r3
       
        return 1;                                                                                  /* return error */
 80014a4:	2301      	movs	r3, #1
 80014a6:	f000 be24 	b.w	80020f2 <mpu6500_read+0xd12>
    }
    accel_conf = (accel_conf >> 3) & 0x3;                                                          /* get the accel conf */
 80014aa:	7e3b      	ldrb	r3, [r7, #24]
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	763b      	strb	r3, [r7, #24]
    gyro_conf = (gyro_conf >> 3) & 0x3;                                                            /* get the gyro conf */
 80014b8:	7dfb      	ldrb	r3, [r7, #23]
 80014ba:	08db      	lsrs	r3, r3, #3
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	75fb      	strb	r3, [r7, #23]
    if ((prev & (1 << 6)) != 0)                                                                    /* if fifo mode */
 80014c6:	7e7b      	ldrb	r3, [r7, #25]
 80014c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	f000 8430 	beq.w	8001d32 <mpu6500_read+0x952>
        uint8_t conf;
        uint8_t buf[2];
        uint16_t count;
        uint16_t i;
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&conf, 1);                    /* read fifo enable */
 80014d2:	f107 0216 	add.w	r2, r7, #22
 80014d6:	2301      	movs	r3, #1
 80014d8:	2123      	movs	r1, #35	@ 0x23
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f7ff fd62 	bl	8000fa4 <a_mpu6500_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80014e4:	7f7b      	ldrb	r3, [r7, #29]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d006      	beq.n	80014f8 <mpu6500_read+0x118>
        {
            handle->debug_print("mpu6500: read fifo enable failed.\n");                            /* read fifo enable failed */
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ee:	4839      	ldr	r0, [pc, #228]	@ (80015d4 <mpu6500_read+0x1f4>)
 80014f0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80014f2:	2301      	movs	r3, #1
 80014f4:	f000 bdfd 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        if (conf != 0x78)                                                                          /* check the conf */
 80014f8:	7dbb      	ldrb	r3, [r7, #22]
 80014fa:	2b78      	cmp	r3, #120	@ 0x78
 80014fc:	d006      	beq.n	800150c <mpu6500_read+0x12c>
        {
            handle->debug_print("mpu6500: fifo conf is error.\n");                                 /* fifo conf is error */
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	4835      	ldr	r0, [pc, #212]	@ (80015d8 <mpu6500_read+0x1f8>)
 8001504:	4798      	blx	r3
                                                                                                      
            return 6;                                                                              /* return error */
 8001506:	2306      	movs	r3, #6
 8001508:	f000 bdf3 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        res = a_mpu6500_read(handle, MPU6500_REG_FIFO_COUNTH, (uint8_t *)buf, 2);                  /* read fifo count */
 800150c:	f107 0214 	add.w	r2, r7, #20
 8001510:	2302      	movs	r3, #2
 8001512:	2172      	movs	r1, #114	@ 0x72
 8001514:	68f8      	ldr	r0, [r7, #12]
 8001516:	f7ff fd45 	bl	8000fa4 <a_mpu6500_read>
 800151a:	4603      	mov	r3, r0
 800151c:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 800151e:	7f7b      	ldrb	r3, [r7, #29]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <mpu6500_read+0x152>
        {
            handle->debug_print("mpu6500: read fifo count failed.\n");                             /* read fifo count failed */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001528:	482c      	ldr	r0, [pc, #176]	@ (80015dc <mpu6500_read+0x1fc>)
 800152a:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 800152c:	2301      	movs	r3, #1
 800152e:	f000 bde0 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        
        count = (uint16_t)(((uint16_t)buf[0] << 8) | buf[1]);                                      /* set count */
 8001532:	7d3b      	ldrb	r3, [r7, #20]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21a      	sxth	r2, r3
 8001538:	7d7b      	ldrb	r3, [r7, #21]
 800153a:	b21b      	sxth	r3, r3
 800153c:	4313      	orrs	r3, r2
 800153e:	b21b      	sxth	r3, r3
 8001540:	837b      	strh	r3, [r7, #26]
        count = (count < 1024) ? count : 1024;                                                     /* just the counter */
 8001542:	8b7b      	ldrh	r3, [r7, #26]
 8001544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001548:	bf28      	it	cs
 800154a:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800154e:	837b      	strh	r3, [r7, #26]
        count = (count < ((*len) * 12)) ? count : ((*len) * 12);                                   /* just outer buffer size */
 8001550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	461a      	mov	r2, r3
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	461a      	mov	r2, r3
 8001560:	8b7b      	ldrh	r3, [r7, #26]
 8001562:	4293      	cmp	r3, r2
 8001564:	bfa8      	it	ge
 8001566:	4613      	movge	r3, r2
 8001568:	837b      	strh	r3, [r7, #26]
        count = (count / 12) * 12;                                                                 /* 12 times */
 800156a:	8b7b      	ldrh	r3, [r7, #26]
 800156c:	4a1c      	ldr	r2, [pc, #112]	@ (80015e0 <mpu6500_read+0x200>)
 800156e:	fba2 2303 	umull	r2, r3, r2, r3
 8001572:	08db      	lsrs	r3, r3, #3
 8001574:	b29b      	uxth	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	0052      	lsls	r2, r2, #1
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	837b      	strh	r3, [r7, #26]
        *len = count / 12;                                                                         /* set the output length */
 8001580:	8b7b      	ldrh	r3, [r7, #26]
 8001582:	4a17      	ldr	r2, [pc, #92]	@ (80015e0 <mpu6500_read+0x200>)
 8001584:	fba2 2303 	umull	r2, r3, r2, r3
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	b29a      	uxth	r2, r3
 800158c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800158e:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_R_W, handle->buf, count);                         /* read data */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001596:	8b7b      	ldrh	r3, [r7, #26]
 8001598:	2174      	movs	r1, #116	@ 0x74
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fd02 	bl	8000fa4 <a_mpu6500_read>
 80015a0:	4603      	mov	r3, r0
 80015a2:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 80015a4:	7f7b      	ldrb	r3, [r7, #29]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <mpu6500_read+0x1d8>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <mpu6500_read+0x204>)
 80015b0:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 80015b2:	2301      	movs	r3, #1
 80015b4:	f000 bd9d 	b.w	80020f2 <mpu6500_read+0xd12>
        }
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 80015b8:	2300      	movs	r3, #0
 80015ba:	83fb      	strh	r3, [r7, #30]
 80015bc:	e3b1      	b.n	8001d22 <mpu6500_read+0x942>
 80015be:	bf00      	nop
 80015c0:	0800d59c 	.word	0x0800d59c
 80015c4:	0800d06c 	.word	0x0800d06c
 80015c8:	0800d334 	.word	0x0800d334
 80015cc:	0800d2ec 	.word	0x0800d2ec
 80015d0:	0800d310 	.word	0x0800d310
 80015d4:	0800d5b8 	.word	0x0800d5b8
 80015d8:	0800d5dc 	.word	0x0800d5dc
 80015dc:	0800d270 	.word	0x0800d270
 80015e0:	aaaaaaab 	.word	0xaaaaaaab
 80015e4:	0800d294 	.word	0x0800d294
 80015e8:	46800000 	.word	0x46800000
 80015ec:	46000000 	.word	0x46000000
        {
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 80015f0:	8bfa      	ldrh	r2, [r7, #30]
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	461a      	mov	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	4413      	add	r3, r2
 8001600:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 1];                                  /* set raw accel x */
 8001608:	8bfa      	ldrh	r2, [r7, #30]
 800160a:	4613      	mov	r3, r2
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	3301      	adds	r3, #1
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	4413      	add	r3, r2
 8001618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800161c:	b219      	sxth	r1, r3
            accel_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 0] << 8) | 
 800161e:	8bfa      	ldrh	r2, [r7, #30]
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	005b      	lsls	r3, r3, #1
 8001628:	461a      	mov	r2, r3
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	4413      	add	r3, r2
 800162e:	ea40 0201 	orr.w	r2, r0, r1
 8001632:	b212      	sxth	r2, r2
 8001634:	801a      	strh	r2, [r3, #0]
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001636:	8bfa      	ldrh	r2, [r7, #30]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	4413      	add	r3, r2
 8001646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 3];                                  /* set raw accel y */
 800164e:	8bfa      	ldrh	r2, [r7, #30]
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	3303      	adds	r3, #3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4413      	add	r3, r2
 800165e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001662:	b219      	sxth	r1, r3
            accel_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 2] << 8) | 
 8001664:	8bfa      	ldrh	r2, [r7, #30]
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	461a      	mov	r2, r3
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4413      	add	r3, r2
 8001674:	ea40 0201 	orr.w	r2, r0, r1
 8001678:	b212      	sxth	r2, r2
 800167a:	805a      	strh	r2, [r3, #2]
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 800167c:	8bfa      	ldrh	r2, [r7, #30]
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	3304      	adds	r3, #4
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	4413      	add	r3, r2
 800168c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001690:	021b      	lsls	r3, r3, #8
 8001692:	b218      	sxth	r0, r3
                                         handle->buf[i * 12 + 5];                                  /* set raw accel z */
 8001694:	8bfa      	ldrh	r2, [r7, #30]
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	3305      	adds	r3, #5
 80016a0:	68fa      	ldr	r2, [r7, #12]
 80016a2:	4413      	add	r3, r2
 80016a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016a8:	b219      	sxth	r1, r3
            accel_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 4] << 8) | 
 80016aa:	8bfa      	ldrh	r2, [r7, #30]
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	461a      	mov	r2, r3
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	4413      	add	r3, r2
 80016ba:	ea40 0201 	orr.w	r2, r0, r1
 80016be:	b212      	sxth	r2, r2
 80016c0:	809a      	strh	r2, [r3, #4]
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016c2:	8bfa      	ldrh	r2, [r7, #30]
 80016c4:	4613      	mov	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	4413      	add	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	3306      	adds	r3, #6
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4413      	add	r3, r2
 80016d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 7];                                   /* set raw gyro x */
 80016da:	8bfa      	ldrh	r2, [r7, #30]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	3307      	adds	r3, #7
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	4413      	add	r3, r2
 80016ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016ee:	b219      	sxth	r1, r3
            gyro_raw[i][0] = (int16_t)((uint16_t)handle->buf[i * 12 + 6] << 8) | 
 80016f0:	8bfa      	ldrh	r2, [r7, #30]
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	461a      	mov	r2, r3
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	ea40 0201 	orr.w	r2, r0, r1
 8001704:	b212      	sxth	r2, r2
 8001706:	801a      	strh	r2, [r3, #0]
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001708:	8bfa      	ldrh	r2, [r7, #30]
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	3308      	adds	r3, #8
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4413      	add	r3, r2
 8001718:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 9];                                   /* set raw gyro y */
 8001720:	8bfa      	ldrh	r2, [r7, #30]
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	3309      	adds	r3, #9
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	4413      	add	r3, r2
 8001730:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001734:	b219      	sxth	r1, r3
            gyro_raw[i][1] = (int16_t)((uint16_t)handle->buf[i * 12 + 8] << 8) | 
 8001736:	8bfa      	ldrh	r2, [r7, #30]
 8001738:	4613      	mov	r3, r2
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4413      	add	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	461a      	mov	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4413      	add	r3, r2
 8001746:	ea40 0201 	orr.w	r2, r0, r1
 800174a:	b212      	sxth	r2, r2
 800174c:	805a      	strh	r2, [r3, #2]
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800174e:	8bfa      	ldrh	r2, [r7, #30]
 8001750:	4613      	mov	r3, r2
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	330a      	adds	r3, #10
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4413      	add	r3, r2
 800175e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	b218      	sxth	r0, r3
                                        handle->buf[i * 12 + 11];                                  /* set raw gyro z */
 8001766:	8bfa      	ldrh	r2, [r7, #30]
 8001768:	4613      	mov	r3, r2
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	4413      	add	r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	330b      	adds	r3, #11
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800177a:	b219      	sxth	r1, r3
            gyro_raw[i][2] = (int16_t)((uint16_t)handle->buf[i * 12 + 10] << 8) | 
 800177c:	8bfa      	ldrh	r2, [r7, #30]
 800177e:	4613      	mov	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	461a      	mov	r2, r3
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	4413      	add	r3, r2
 800178c:	ea40 0201 	orr.w	r2, r0, r1
 8001790:	b212      	sxth	r2, r2
 8001792:	809a      	strh	r2, [r3, #4]
            
            if (accel_conf == 0)                                                                   /* 2g */
 8001794:	7e3b      	ldrb	r3, [r7, #24]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d154      	bne.n	8001844 <mpu6500_read+0x464>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 16384.0f;                               /* set accel x */
 800179a:	8bfa      	ldrh	r2, [r7, #30]
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	461a      	mov	r2, r3
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	4413      	add	r3, r2
 80017aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ae:	ee07 3a90 	vmov	s15, r3
 80017b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b6:	8bfa      	ldrh	r2, [r7, #30]
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	461a      	mov	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	ed5f 6a78 	vldr	s13, [pc, #-480]	@ 80015e8 <mpu6500_read+0x208>
 80017ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ce:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 16384.0f;                               /* set accel y */
 80017d2:	8bfa      	ldrh	r2, [r7, #30]
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	461a      	mov	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	4413      	add	r3, r2
 80017e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ee:	8bfa      	ldrh	r2, [r7, #30]
 80017f0:	4613      	mov	r3, r2
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4413      	add	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	461a      	mov	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	ed5f 6a86 	vldr	s13, [pc, #-536]	@ 80015e8 <mpu6500_read+0x208>
 8001802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001806:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 16384.0f;                               /* set accel z */
 800180a:	8bfa      	ldrh	r2, [r7, #30]
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	461a      	mov	r2, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	4413      	add	r3, r2
 800181a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001826:	8bfa      	ldrh	r2, [r7, #30]
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80015e8 <mpu6500_read+0x208>
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	edc3 7a02 	vstr	s15, [r3, #8]
 8001842:	e103      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 1)                                                              /* 4g */
 8001844:	7e3b      	ldrb	r3, [r7, #24]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d154      	bne.n	80018f4 <mpu6500_read+0x514>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 8192.0f;                                /* set accel x */
 800184a:	8bfa      	ldrh	r2, [r7, #30]
 800184c:	4613      	mov	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	461a      	mov	r2, r3
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	4413      	add	r3, r2
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	ee07 3a90 	vmov	s15, r3
 8001862:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001866:	8bfa      	ldrh	r2, [r7, #30]
 8001868:	4613      	mov	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4413      	add	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	461a      	mov	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	ed5f 6aa3 	vldr	s13, [pc, #-652]	@ 80015ec <mpu6500_read+0x20c>
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 8192.0f;                                /* set accel y */
 8001882:	8bfa      	ldrh	r2, [r7, #30]
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	461a      	mov	r2, r3
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	4413      	add	r3, r2
 8001892:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001896:	ee07 3a90 	vmov	s15, r3
 800189a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800189e:	8bfa      	ldrh	r2, [r7, #30]
 80018a0:	4613      	mov	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	ed5f 6ab1 	vldr	s13, [pc, #-708]	@ 80015ec <mpu6500_read+0x20c>
 80018b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b6:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 8192.0f;                                /* set accel z */
 80018ba:	8bfa      	ldrh	r2, [r7, #30]
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	461a      	mov	r2, r3
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	4413      	add	r3, r2
 80018ca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d6:	8bfa      	ldrh	r2, [r7, #30]
 80018d8:	4613      	mov	r3, r2
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	4413      	add	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	461a      	mov	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	ed5f 6abf 	vldr	s13, [pc, #-764]	@ 80015ec <mpu6500_read+0x20c>
 80018ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ee:	edc3 7a02 	vstr	s15, [r3, #8]
 80018f2:	e0ab      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else if (accel_conf == 2)                                                              /* 8g */
 80018f4:	7e3b      	ldrb	r3, [r7, #24]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d154      	bne.n	80019a4 <mpu6500_read+0x5c4>
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 4096.0f;                                /* set accel x */
 80018fa:	8bfa      	ldrh	r2, [r7, #30]
 80018fc:	4613      	mov	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4413      	add	r3, r2
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	4413      	add	r3, r2
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	ee07 3a90 	vmov	s15, r3
 8001912:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001916:	8bfa      	ldrh	r2, [r7, #30]
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	461a      	mov	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4413      	add	r3, r2
 8001926:	eddf 6acd 	vldr	s13, [pc, #820]	@ 8001c5c <mpu6500_read+0x87c>
 800192a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800192e:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 4096.0f;                                /* set accel y */
 8001932:	8bfa      	ldrh	r2, [r7, #30]
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	461a      	mov	r2, r3
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4413      	add	r3, r2
 8001942:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194e:	8bfa      	ldrh	r2, [r7, #30]
 8001950:	4613      	mov	r3, r2
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	4413      	add	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	461a      	mov	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	eddf 6abf 	vldr	s13, [pc, #764]	@ 8001c5c <mpu6500_read+0x87c>
 8001962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001966:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 4096.0f;                                /* set accel z */
 800196a:	8bfa      	ldrh	r2, [r7, #30]
 800196c:	4613      	mov	r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	461a      	mov	r2, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	4413      	add	r3, r2
 800197a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001986:	8bfa      	ldrh	r2, [r7, #30]
 8001988:	4613      	mov	r3, r2
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	461a      	mov	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 8001c5c <mpu6500_read+0x87c>
 800199a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800199e:	edc3 7a02 	vstr	s15, [r3, #8]
 80019a2:	e053      	b.n	8001a4c <mpu6500_read+0x66c>
            }
            else                                                                                   /* 16g */
            {
                accel_g[i][0] = (float)(accel_raw[i][0]) / 2048.0f;                                /* set accel x */
 80019a4:	8bfa      	ldrh	r2, [r7, #30]
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	461a      	mov	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	4413      	add	r3, r2
 80019b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b8:	ee07 3a90 	vmov	s15, r3
 80019bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019c0:	8bfa      	ldrh	r2, [r7, #30]
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	461a      	mov	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4413      	add	r3, r2
 80019d0:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001c60 <mpu6500_read+0x880>
 80019d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d8:	edc3 7a00 	vstr	s15, [r3]
                accel_g[i][1] = (float)(accel_raw[i][1]) / 2048.0f;                                /* set accel y */
 80019dc:	8bfa      	ldrh	r2, [r7, #30]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	461a      	mov	r2, r3
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4413      	add	r3, r2
 80019ec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f8:	8bfa      	ldrh	r2, [r7, #30]
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	461a      	mov	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001c60 <mpu6500_read+0x880>
 8001a0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a10:	edc3 7a01 	vstr	s15, [r3, #4]
                accel_g[i][2] = (float)(accel_raw[i][2]) / 2048.0f;                                /* set accel z */
 8001a14:	8bfa      	ldrh	r2, [r7, #30]
 8001a16:	4613      	mov	r3, r2
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4413      	add	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	4413      	add	r3, r2
 8001a24:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	8bfa      	ldrh	r2, [r7, #30]
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4413      	add	r3, r2
 8001a40:	eddf 6a87 	vldr	s13, [pc, #540]	@ 8001c60 <mpu6500_read+0x880>
 8001a44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a48:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            
            if (gyro_conf == 0)                                                                    /* 250dps */
 8001a4c:	7dfb      	ldrb	r3, [r7, #23]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d154      	bne.n	8001afc <mpu6500_read+0x71c>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 131.0f;                                 /* set gyro x */
 8001a52:	8bfa      	ldrh	r2, [r7, #30]
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	4413      	add	r3, r2
 8001a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a66:	ee07 3a90 	vmov	s15, r3
 8001a6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a6e:	8bfa      	ldrh	r2, [r7, #30]
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	4413      	add	r3, r2
 8001a7e:	eddf 6a79 	vldr	s13, [pc, #484]	@ 8001c64 <mpu6500_read+0x884>
 8001a82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a86:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 131.0f;                                 /* set gyro y */
 8001a8a:	8bfa      	ldrh	r2, [r7, #30]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4413      	add	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	461a      	mov	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a9e:	ee07 3a90 	vmov	s15, r3
 8001aa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa6:	8bfa      	ldrh	r2, [r7, #30]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	4413      	add	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab4:	4413      	add	r3, r2
 8001ab6:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8001c64 <mpu6500_read+0x884>
 8001aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abe:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 131.0f;                                 /* set gyro z */
 8001ac2:	8bfa      	ldrh	r2, [r7, #30]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	461a      	mov	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ade:	8bfa      	ldrh	r2, [r7, #30]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	461a      	mov	r2, r3
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	4413      	add	r3, r2
 8001aee:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8001c64 <mpu6500_read+0x884>
 8001af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001afa:	e10f      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 1)                                                               /* 500dps */
 8001afc:	7dfb      	ldrb	r3, [r7, #23]
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d154      	bne.n	8001bac <mpu6500_read+0x7cc>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 65.5f;                                  /* set gyro x */
 8001b02:	8bfa      	ldrh	r2, [r7, #30]
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	4413      	add	r3, r2
 8001b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b1e:	8bfa      	ldrh	r2, [r7, #30]
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	461a      	mov	r2, r3
 8001b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2c:	4413      	add	r3, r2
 8001b2e:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001c68 <mpu6500_read+0x888>
 8001b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b36:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 65.5f;                                  /* set gyro y */
 8001b3a:	8bfa      	ldrh	r2, [r7, #30]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	4413      	add	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	461a      	mov	r2, r3
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	4413      	add	r3, r2
 8001b4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b4e:	ee07 3a90 	vmov	s15, r3
 8001b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b56:	8bfa      	ldrh	r2, [r7, #30]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	461a      	mov	r2, r3
 8001b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b64:	4413      	add	r3, r2
 8001b66:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001c68 <mpu6500_read+0x888>
 8001b6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b6e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 65.5f;                                  /* set gyro z */
 8001b72:	8bfa      	ldrh	r2, [r7, #30]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	4413      	add	r3, r2
 8001b82:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b8e:	8bfa      	ldrh	r2, [r7, #30]
 8001b90:	4613      	mov	r3, r2
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	461a      	mov	r2, r3
 8001b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9c:	4413      	add	r3, r2
 8001b9e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001c68 <mpu6500_read+0x888>
 8001ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba6:	edc3 7a02 	vstr	s15, [r3, #8]
 8001baa:	e0b7      	b.n	8001d1c <mpu6500_read+0x93c>
            }
            else if (gyro_conf == 2)                                                               /* 1000dps */
 8001bac:	7dfb      	ldrb	r3, [r7, #23]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d160      	bne.n	8001c74 <mpu6500_read+0x894>
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 32.8f;                                  /* set gyro x */
 8001bb2:	8bfa      	ldrh	r2, [r7, #30]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	4413      	add	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bce:	8bfa      	ldrh	r2, [r7, #30]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	461a      	mov	r2, r3
 8001bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bdc:	4413      	add	r3, r2
 8001bde:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001c6c <mpu6500_read+0x88c>
 8001be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be6:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 32.8f;                                  /* set gyro y */
 8001bea:	8bfa      	ldrh	r2, [r7, #30]
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c06:	8bfa      	ldrh	r2, [r7, #30]
 8001c08:	4613      	mov	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	461a      	mov	r2, r3
 8001c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c14:	4413      	add	r3, r2
 8001c16:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001c6c <mpu6500_read+0x88c>
 8001c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1e:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 32.8f;                                  /* set gyro z */
 8001c22:	8bfa      	ldrh	r2, [r7, #30]
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c36:	ee07 3a90 	vmov	s15, r3
 8001c3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3e:	8bfa      	ldrh	r2, [r7, #30]
 8001c40:	4613      	mov	r3, r2
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	4413      	add	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c4c:	4413      	add	r3, r2
 8001c4e:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001c6c <mpu6500_read+0x88c>
 8001c52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c56:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c5a:	e05f      	b.n	8001d1c <mpu6500_read+0x93c>
 8001c5c:	45800000 	.word	0x45800000
 8001c60:	45000000 	.word	0x45000000
 8001c64:	43030000 	.word	0x43030000
 8001c68:	42830000 	.word	0x42830000
 8001c6c:	42033333 	.word	0x42033333
 8001c70:	41833333 	.word	0x41833333
            }
            else                                                                                   /* 2000dps */
            {
                gyro_dps[i][0] = (float)(gyro_raw[i][0]) / 16.4f;                                  /* set gyro x */
 8001c74:	8bfa      	ldrh	r2, [r7, #30]
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	461a      	mov	r2, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c88:	ee07 3a90 	vmov	s15, r3
 8001c8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c90:	8bfa      	ldrh	r2, [r7, #30]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	4413      	add	r3, r2
 8001ca0:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 8001c70 <mpu6500_read+0x890>
 8001ca4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca8:	edc3 7a00 	vstr	s15, [r3]
                gyro_dps[i][1] = (float)(gyro_raw[i][1]) / 16.4f;                                  /* set gyro y */
 8001cac:	8bfa      	ldrh	r2, [r7, #30]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4413      	add	r3, r2
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cc0:	ee07 3a90 	vmov	s15, r3
 8001cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc8:	8bfa      	ldrh	r2, [r7, #30]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cd6:	4413      	add	r3, r2
 8001cd8:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8001c70 <mpu6500_read+0x890>
 8001cdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce0:	edc3 7a01 	vstr	s15, [r3, #4]
                gyro_dps[i][2] = (float)(gyro_raw[i][2]) / 16.4f;                                  /* set gyro z */
 8001ce4:	8bfa      	ldrh	r2, [r7, #30]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	461a      	mov	r2, r3
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cf8:	ee07 3a90 	vmov	s15, r3
 8001cfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d00:	8bfa      	ldrh	r2, [r7, #30]
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d0e:	4413      	add	r3, r2
 8001d10:	ed5f 6a29 	vldr	s13, [pc, #-164]	@ 8001c70 <mpu6500_read+0x890>
 8001d14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d18:	edc3 7a02 	vstr	s15, [r3, #8]
        for (i = 0; i < (*len); i++)                                                               /* *len times */
 8001d1c:	8bfb      	ldrh	r3, [r7, #30]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	83fb      	strh	r3, [r7, #30]
 8001d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	8bfa      	ldrh	r2, [r7, #30]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	f4ff ac61 	bcc.w	80015f0 <mpu6500_read+0x210>
            }
        }
        
        return 0;                                                                                  /* success return 0 */
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e1df      	b.n	80020f2 <mpu6500_read+0xd12>
    }
    else                                                                                           /* if normal mode */
    {
        *len = 1;                                                                                  /* set 1 */
 8001d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d34:	2201      	movs	r2, #1
 8001d36:	801a      	strh	r2, [r3, #0]
        res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_XOUT_H, handle->buf, 14);                   /* read data */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8001d3e:	230e      	movs	r3, #14
 8001d40:	213b      	movs	r1, #59	@ 0x3b
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f7ff f92e 	bl	8000fa4 <a_mpu6500_read>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	777b      	strb	r3, [r7, #29]
        if (res != 0)                                                                              /* check result */
 8001d4c:	7f7b      	ldrb	r3, [r7, #29]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <mpu6500_read+0x97e>
        {
            handle->debug_print("mpu6500: read failed.\n");                                        /* read failed */
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d56:	48b1      	ldr	r0, [pc, #708]	@ (800201c <mpu6500_read+0xc3c>)
 8001d58:	4798      	blx	r3
           
            return 1;                                                                              /* return error */
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e1c9      	b.n	80020f2 <mpu6500_read+0xd12>
        }
        accel_raw[0][0] = (int16_t)((uint16_t)handle->buf[0] << 8) | handle->buf[1];               /* set raw accel x */
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	b21a      	sxth	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21a      	sxth	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	801a      	strh	r2, [r3, #0]
        accel_raw[0][1] = (int16_t)((uint16_t)handle->buf[2] << 8) | handle->buf[3];               /* set raw accel y */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	b21a      	sxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8001d88:	b21b      	sxth	r3, r3
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	805a      	strh	r2, [r3, #2]
        accel_raw[0][2] = (int16_t)((uint16_t)handle->buf[4] << 8) | handle->buf[5];               /* set raw accel z */
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	b21a      	sxth	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	4313      	orrs	r3, r2
 8001da6:	b21a      	sxth	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	809a      	strh	r2, [r3, #4]
        gyro_raw[0][0] = (int16_t)((uint16_t)handle->buf[8] << 8) | handle->buf[9];                /* set raw gyro x */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	b21a      	sxth	r2, r3
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	801a      	strh	r2, [r3, #0]
        gyro_raw[0][1] = (int16_t)((uint16_t)handle->buf[10] << 8) | handle->buf[11];              /* set raw gyro y */
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	805a      	strh	r2, [r3, #2]
        gyro_raw[0][2] = (int16_t)((uint16_t)handle->buf[12] << 8) | handle->buf[13];              /* set raw gyro z */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001de6:	021b      	lsls	r3, r3, #8
 8001de8:	b21a      	sxth	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001df0:	b21b      	sxth	r3, r3
 8001df2:	4313      	orrs	r3, r2
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	809a      	strh	r2, [r3, #4]
        
        if (accel_conf == 0)                                                                       /* 2g */
 8001dfa:	7e3b      	ldrb	r3, [r7, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12a      	bne.n	8001e56 <mpu6500_read+0xa76>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 16384.0f;                                   /* set accel x */
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e06:	ee07 3a90 	vmov	s15, r3
 8001e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0e:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8002020 <mpu6500_read+0xc40>
 8001e12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 16384.0f;                                   /* set accel y */
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e2a:	eddf 6a7d 	vldr	s13, [pc, #500]	@ 8002020 <mpu6500_read+0xc40>
 8001e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 16384.0f;                                   /* set accel z */
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e3e:	ee07 3a90 	vmov	s15, r3
 8001e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e46:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002020 <mpu6500_read+0xc40>
 8001e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e54:	e085      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 1)                                                                  /* 4g */
 8001e56:	7e3b      	ldrb	r3, [r7, #24]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d12a      	bne.n	8001eb2 <mpu6500_read+0xad2>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 8192.0f;                                    /* set accel x */
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e62:	ee07 3a90 	vmov	s15, r3
 8001e66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e6a:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8002024 <mpu6500_read+0xc44>
 8001e6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 8192.0f;                                    /* set accel y */
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e7e:	ee07 3a90 	vmov	s15, r3
 8001e82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e86:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8002024 <mpu6500_read+0xc44>
 8001e8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 8192.0f;                                    /* set accel z */
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea2:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8002024 <mpu6500_read+0xc44>
 8001ea6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	edc3 7a02 	vstr	s15, [r3, #8]
 8001eb0:	e057      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else if (accel_conf == 2)                                                                  /* 8g */
 8001eb2:	7e3b      	ldrb	r3, [r7, #24]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d12a      	bne.n	8001f0e <mpu6500_read+0xb2e>
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 4096.0f;                                    /* set accel x */
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ebe:	ee07 3a90 	vmov	s15, r3
 8001ec2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002028 <mpu6500_read+0xc48>
 8001eca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 4096.0f;                                    /* set accel y */
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee2:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8002028 <mpu6500_read+0xc48>
 8001ee6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 4096.0f;                                    /* set accel z */
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efe:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002028 <mpu6500_read+0xc48>
 8001f02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	edc3 7a02 	vstr	s15, [r3, #8]
 8001f0c:	e029      	b.n	8001f62 <mpu6500_read+0xb82>
        }
        else                                                                                       /* 16g */
        {
            accel_g[0][0] = (float)(accel_raw[0][0]) / 2048.0f;                                    /* set accel x */
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f14:	ee07 3a90 	vmov	s15, r3
 8001f18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f1c:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800202c <mpu6500_read+0xc4c>
 8001f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edc3 7a00 	vstr	s15, [r3]
            accel_g[0][1] = (float)(accel_raw[0][1]) / 2048.0f;                                    /* set accel y */
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800202c <mpu6500_read+0xc4c>
 8001f3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	edc3 7a01 	vstr	s15, [r3, #4]
            accel_g[0][2] = (float)(accel_raw[0][2]) / 2048.0f;                                    /* set accel z */
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f4c:	ee07 3a90 	vmov	s15, r3
 8001f50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f54:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800202c <mpu6500_read+0xc4c>
 8001f58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        if (gyro_conf == 0)                                                                        /* 250dps */
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d12a      	bne.n	8001fbe <mpu6500_read+0xbde>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 131.0f;                                     /* set gyro x */
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8002030 <mpu6500_read+0xc50>
 8001f7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 131.0f;                                     /* set gyro y */
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f92:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002030 <mpu6500_read+0xc50>
 8001f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 131.0f;                                     /* set gyro z */
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fae:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002030 <mpu6500_read+0xc50>
 8001fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb8:	edc3 7a02 	vstr	s15, [r3, #8]
 8001fbc:	e098      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else if (gyro_conf == 1)                                                                   /* 500dps */
 8001fbe:	7dfb      	ldrb	r3, [r7, #23]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d13d      	bne.n	8002040 <mpu6500_read+0xc60>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 65.5f;                                      /* set gyro x */
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fca:	ee07 3a90 	vmov	s15, r3
 8001fce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd2:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8002034 <mpu6500_read+0xc54>
 8001fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 65.5f;                                      /* set gyro y */
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fee:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002034 <mpu6500_read+0xc54>
 8001ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff8:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 65.5f;                                      /* set gyro z */
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800200a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002034 <mpu6500_read+0xc54>
 800200e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002014:	edc3 7a02 	vstr	s15, [r3, #8]
 8002018:	e06a      	b.n	80020f0 <mpu6500_read+0xd10>
 800201a:	bf00      	nop
 800201c:	0800d294 	.word	0x0800d294
 8002020:	46800000 	.word	0x46800000
 8002024:	46000000 	.word	0x46000000
 8002028:	45800000 	.word	0x45800000
 800202c:	45000000 	.word	0x45000000
 8002030:	43030000 	.word	0x43030000
 8002034:	42830000 	.word	0x42830000
 8002038:	42033333 	.word	0x42033333
 800203c:	41833333 	.word	0x41833333
        }
        else if (gyro_conf == 2)                                                                   /* 1000dps */
 8002040:	7dfb      	ldrb	r3, [r7, #23]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d12a      	bne.n	800209c <mpu6500_read+0xcbc>
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 32.8f;                                      /* set gyro x */
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002054:	ed5f 6a08 	vldr	s13, [pc, #-32]	@ 8002038 <mpu6500_read+0xc58>
 8002058:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800205c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205e:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 32.8f;                                      /* set gyro y */
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002068:	ee07 3a90 	vmov	s15, r3
 800206c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002070:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 8002038 <mpu6500_read+0xc58>
 8002074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 32.8f;                                      /* set gyro z */
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002084:	ee07 3a90 	vmov	s15, r3
 8002088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800208c:	ed5f 6a16 	vldr	s13, [pc, #-88]	@ 8002038 <mpu6500_read+0xc58>
 8002090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002096:	edc3 7a02 	vstr	s15, [r3, #8]
 800209a:	e029      	b.n	80020f0 <mpu6500_read+0xd10>
        }
        else                                                                                       /* 2000dps */
        {
            gyro_dps[0][0] = (float)(gyro_raw[0][0]) / 16.4f;                                      /* set gyro x */
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a2:	ee07 3a90 	vmov	s15, r3
 80020a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020aa:	ed5f 6a1c 	vldr	s13, [pc, #-112]	@ 800203c <mpu6500_read+0xc5c>
 80020ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020b4:	edc3 7a00 	vstr	s15, [r3]
            gyro_dps[0][1] = (float)(gyro_raw[0][1]) / 16.4f;                                      /* set gyro y */
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c6:	ed5f 6a23 	vldr	s13, [pc, #-140]	@ 800203c <mpu6500_read+0xc5c>
 80020ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d0:	edc3 7a01 	vstr	s15, [r3, #4]
            gyro_dps[0][2] = (float)(gyro_raw[0][2]) / 16.4f;                                      /* set gyro z */
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	ed5f 6a2a 	vldr	s13, [pc, #-168]	@ 800203c <mpu6500_read+0xc5c>
 80020e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ec:	edc3 7a02 	vstr	s15, [r3, #8]
        }
        
        return 0;                                                                                  /* success return 0 */
 80020f0:	2300      	movs	r3, #0
    }
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop

080020fc <mpu6500_read_temperature>:
 *             - 2 handle is NULL
 *             - 3 handle is not initialized
 * @note       none
 */
uint8_t mpu6500_read_temperature(mpu6500_handle_t *handle, int16_t (*raw), float *degrees)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
    uint8_t res;
    uint8_t buf[2];
    
    if (handle == NULL)                                                      /* check handle */
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <mpu6500_read_temperature+0x16>
    {
        return 2;                                                            /* return error */
 800210e:	2302      	movs	r3, #2
 8002110:	e034      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    if (handle->inited != 1)                                                 /* check handle initialization */
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002118:	2b01      	cmp	r3, #1
 800211a:	d001      	beq.n	8002120 <mpu6500_read_temperature+0x24>
    {
        return 3;                                                            /* return error */
 800211c:	2303      	movs	r3, #3
 800211e:	e02d      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_TEMP_OUT_H, buf, 2);            /* read data */
 8002120:	f107 0214 	add.w	r2, r7, #20
 8002124:	2302      	movs	r3, #2
 8002126:	2141      	movs	r1, #65	@ 0x41
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f7fe ff3b 	bl	8000fa4 <a_mpu6500_read>
 800212e:	4603      	mov	r3, r0
 8002130:	75fb      	strb	r3, [r7, #23]
    if (res != 0)                                                            /* check result */
 8002132:	7dfb      	ldrb	r3, [r7, #23]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <mpu6500_read_temperature+0x48>
    {
        handle->debug_print("mpu6500: read failed.\n");                      /* read failed */
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	4811      	ldr	r0, [pc, #68]	@ (8002184 <mpu6500_read_temperature+0x88>)
 800213e:	4798      	blx	r3
       
        return 1;                                                            /* return error */
 8002140:	2301      	movs	r3, #1
 8002142:	e01b      	b.n	800217c <mpu6500_read_temperature+0x80>
    }
    *raw = (int16_t)((uint16_t)buf[0] << 8) | buf[1];                        /* get the raw */
 8002144:	7d3b      	ldrb	r3, [r7, #20]
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	b21a      	sxth	r2, r3
 800214a:	7d7b      	ldrb	r3, [r7, #21]
 800214c:	b21b      	sxth	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	b21a      	sxth	r2, r3
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	801a      	strh	r2, [r3, #0]
    *degrees = (float)(*raw) / 321.0f + 21.0f;                               /* convert the degrees */
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800215c:	ee07 3a90 	vmov	s15, r3
 8002160:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002164:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8002188 <mpu6500_read_temperature+0x8c>
 8002168:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800216c:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 8002170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;                                                                /* success return 0 */
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	0800d294 	.word	0x0800d294
 8002188:	43a08000 	.word	0x43a08000

0800218c <mpu6500_set_fifo>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                               /* check handle */
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <mpu6500_set_fifo+0x16>
    {
        return 2;                                                                     /* return error */
 800219e:	2302      	movs	r3, #2
 80021a0:	e039      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    if (handle->inited != 1)                                                          /* check handle initialization */
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d001      	beq.n	80021b0 <mpu6500_set_fifo+0x24>
    {
        return 3;                                                                     /* return error */
 80021ac:	2303      	movs	r3, #3
 80021ae:	e032      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);         /* read config */
 80021b0:	f107 020e 	add.w	r2, r7, #14
 80021b4:	2301      	movs	r3, #1
 80021b6:	216a      	movs	r1, #106	@ 0x6a
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f7fe fef3 	bl	8000fa4 <a_mpu6500_read>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d005      	beq.n	80021d4 <mpu6500_set_fifo+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                     /* read user ctrl failed */
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021cc:	4814      	ldr	r0, [pc, #80]	@ (8002220 <mpu6500_set_fifo+0x94>)
 80021ce:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 80021d0:	2301      	movs	r3, #1
 80021d2:	e020      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    prev &= ~(1 << 6);                                                                /* clear config */
 80021d4:	7bbb      	ldrb	r3, [r7, #14]
 80021d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                              /* set config */
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	019b      	lsls	r3, r3, #6
 80021e2:	b25a      	sxtb	r2, r3
 80021e4:	7bbb      	ldrb	r3, [r7, #14]
 80021e6:	b25b      	sxtb	r3, r3
 80021e8:	4313      	orrs	r3, r2
 80021ea:	b25b      	sxtb	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* write config */
 80021f0:	f107 020e 	add.w	r2, r7, #14
 80021f4:	2301      	movs	r3, #1
 80021f6:	216a      	movs	r1, #106	@ 0x6a
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7fe ff04 	bl	8001006 <a_mpu6500_write>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                     /* check result */
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <mpu6500_set_fifo+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                    /* write user ctrl failed */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <mpu6500_set_fifo+0x98>)
 800220e:	4798      	blx	r3
       
        return 1;                                                                     /* return error */
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <mpu6500_set_fifo+0x8a>
    }
    
    return 0;                                                                         /* success return 0 */
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	0800d334 	.word	0x0800d334
 8002224:	0800d358 	.word	0x0800d358

08002228 <mpu6500_set_iic_master>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_master(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <mpu6500_set_iic_master+0x16>
    {
        return 2;                                                                    /* return error */
 800223a:	2302      	movs	r3, #2
 800223c:	e039      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002244:	2b01      	cmp	r3, #1
 8002246:	d001      	beq.n	800224c <mpu6500_set_iic_master+0x24>
    {
        return 3;                                                                    /* return error */
 8002248:	2303      	movs	r3, #3
 800224a:	e032      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 800224c:	f107 020e 	add.w	r2, r7, #14
 8002250:	2301      	movs	r3, #1
 8002252:	216a      	movs	r1, #106	@ 0x6a
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7fe fea5 	bl	8000fa4 <a_mpu6500_read>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <mpu6500_set_iic_master+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	4814      	ldr	r0, [pc, #80]	@ (80022bc <mpu6500_set_iic_master+0x94>)
 800226a:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800226c:	2301      	movs	r3, #1
 800226e:	e020      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 8002270:	7bbb      	ldrb	r3, [r7, #14]
 8002272:	f023 0320 	bic.w	r3, r3, #32
 8002276:	b2db      	uxtb	r3, r3
 8002278:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	015b      	lsls	r3, r3, #5
 800227e:	b25a      	sxtb	r2, r3
 8002280:	7bbb      	ldrb	r3, [r7, #14]
 8002282:	b25b      	sxtb	r3, r3
 8002284:	4313      	orrs	r3, r2
 8002286:	b25b      	sxtb	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 800228c:	f107 020e 	add.w	r2, r7, #14
 8002290:	2301      	movs	r3, #1
 8002292:	216a      	movs	r1, #106	@ 0x6a
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7fe feb6 	bl	8001006 <a_mpu6500_write>
 800229a:	4603      	mov	r3, r0
 800229c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d005      	beq.n	80022b0 <mpu6500_set_iic_master+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a8:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <mpu6500_set_iic_master+0x98>)
 80022aa:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80022ac:	2301      	movs	r3, #1
 80022ae:	e000      	b.n	80022b2 <mpu6500_set_iic_master+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	0800d334 	.word	0x0800d334
 80022c0:	0800d358 	.word	0x0800d358

080022c4 <mpu6500_set_disable_iic_slave>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_disable_iic_slave(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <mpu6500_set_disable_iic_slave+0x16>
    {
        return 2;                                                                    /* return error */
 80022d6:	2302      	movs	r3, #2
 80022d8:	e039      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d001      	beq.n	80022e8 <mpu6500_set_disable_iic_slave+0x24>
    {
        return 3;                                                                    /* return error */
 80022e4:	2303      	movs	r3, #3
 80022e6:	e032      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);        /* read config */
 80022e8:	f107 020e 	add.w	r2, r7, #14
 80022ec:	2301      	movs	r3, #1
 80022ee:	216a      	movs	r1, #106	@ 0x6a
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7fe fe57 	bl	8000fa4 <a_mpu6500_read>
 80022f6:	4603      	mov	r3, r0
 80022f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <mpu6500_set_disable_iic_slave+0x48>
    {
        handle->debug_print("mpu6500: read user ctrl failed.\n");                    /* read user ctrl failed */
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002304:	4814      	ldr	r0, [pc, #80]	@ (8002358 <mpu6500_set_disable_iic_slave+0x94>)
 8002306:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002308:	2301      	movs	r3, #1
 800230a:	e020      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 800230c:	7bbb      	ldrb	r3, [r7, #14]
 800230e:	f023 0310 	bic.w	r3, r3, #16
 8002312:	b2db      	uxtb	r3, r3
 8002314:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 8002316:	78fb      	ldrb	r3, [r7, #3]
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	b25a      	sxtb	r2, r3
 800231c:	7bbb      	ldrb	r3, [r7, #14]
 800231e:	b25b      	sxtb	r3, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	b25b      	sxtb	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_USER_CTRL, (uint8_t *)&prev, 1);       /* write config */
 8002328:	f107 020e 	add.w	r2, r7, #14
 800232c:	2301      	movs	r3, #1
 800232e:	216a      	movs	r1, #106	@ 0x6a
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fe fe68 	bl	8001006 <a_mpu6500_write>
 8002336:	4603      	mov	r3, r0
 8002338:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800233a:	7bfb      	ldrb	r3, [r7, #15]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <mpu6500_set_disable_iic_slave+0x88>
    {
        handle->debug_print("mpu6500: write user ctrl failed.\n");                   /* write user ctrl failed */
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	4805      	ldr	r0, [pc, #20]	@ (800235c <mpu6500_set_disable_iic_slave+0x98>)
 8002346:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <mpu6500_set_disable_iic_slave+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	0800d334 	.word	0x0800d334
 800235c:	0800d358 	.word	0x0800d358

08002360 <mpu6500_set_clock_source>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_clock_source(mpu6500_handle_t *handle, mpu6500_clock_source_t clock_source)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <mpu6500_set_clock_source+0x16>
    {
        return 2;                                                                    /* return error */
 8002372:	2302      	movs	r3, #2
 8002374:	e035      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800237c:	2b01      	cmp	r3, #1
 800237e:	d001      	beq.n	8002384 <mpu6500_set_clock_source+0x24>
    {
        return 3;                                                                    /* return error */
 8002380:	2303      	movs	r3, #3
 8002382:	e02e      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002384:	f107 020e 	add.w	r2, r7, #14
 8002388:	2301      	movs	r3, #1
 800238a:	216b      	movs	r1, #107	@ 0x6b
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7fe fe09 	bl	8000fa4 <a_mpu6500_read>
 8002392:	4603      	mov	r3, r0
 8002394:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002396:	7bfb      	ldrb	r3, [r7, #15]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d005      	beq.n	80023a8 <mpu6500_set_clock_source+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a0:	4812      	ldr	r0, [pc, #72]	@ (80023ec <mpu6500_set_clock_source+0x8c>)
 80023a2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023a4:	2301      	movs	r3, #1
 80023a6:	e01c      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    prev &= ~(0x7 << 0);                                                             /* clear config */
 80023a8:	7bbb      	ldrb	r3, [r7, #14]
 80023aa:	f023 0307 	bic.w	r3, r3, #7
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	73bb      	strb	r3, [r7, #14]
    prev |= clock_source << 0;                                                       /* set config */
 80023b2:	7bba      	ldrb	r2, [r7, #14]
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80023bc:	f107 020e 	add.w	r2, r7, #14
 80023c0:	2301      	movs	r3, #1
 80023c2:	216b      	movs	r1, #107	@ 0x6b
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fe1e 	bl	8001006 <a_mpu6500_write>
 80023ca:	4603      	mov	r3, r0
 80023cc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80023ce:	7bfb      	ldrb	r3, [r7, #15]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d005      	beq.n	80023e0 <mpu6500_set_clock_source+0x80>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <mpu6500_set_clock_source+0x90>)
 80023da:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <mpu6500_set_clock_source+0x82>
    }
    
    return 0;                                                                        /* success return 0 */
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	0800d620 	.word	0x0800d620
 80023f0:	0800d64c 	.word	0x0800d64c

080023f4 <mpu6500_set_ptat>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_ptat(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <mpu6500_set_ptat+0x16>
    {
        return 2;                                                                    /* return error */
 8002406:	2302      	movs	r3, #2
 8002408:	e03c      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002410:	2b01      	cmp	r3, #1
 8002412:	d001      	beq.n	8002418 <mpu6500_set_ptat+0x24>
    {
        return 3;                                                                    /* return error */
 8002414:	2303      	movs	r3, #3
 8002416:	e035      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002418:	f107 020e 	add.w	r2, r7, #14
 800241c:	2301      	movs	r3, #1
 800241e:	216b      	movs	r1, #107	@ 0x6b
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7fe fdbf 	bl	8000fa4 <a_mpu6500_read>
 8002426:	4603      	mov	r3, r0
 8002428:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800242a:	7bfb      	ldrb	r3, [r7, #15]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <mpu6500_set_ptat+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002434:	4815      	ldr	r0, [pc, #84]	@ (800248c <mpu6500_set_ptat+0x98>)
 8002436:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002438:	2301      	movs	r3, #1
 800243a:	e023      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    prev &= ~(1 << 3);                                                               /* clear config */
 800243c:	7bbb      	ldrb	r3, [r7, #14]
 800243e:	f023 0308 	bic.w	r3, r3, #8
 8002442:	b2db      	uxtb	r3, r3
 8002444:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 3;                                                          /* set config */
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <mpu6500_set_ptat+0x5c>
 800244c:	2208      	movs	r2, #8
 800244e:	e000      	b.n	8002452 <mpu6500_set_ptat+0x5e>
 8002450:	2200      	movs	r2, #0
 8002452:	7bbb      	ldrb	r3, [r7, #14]
 8002454:	b25b      	sxtb	r3, r3
 8002456:	4313      	orrs	r3, r2
 8002458:	b25b      	sxtb	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 800245e:	f107 020e 	add.w	r2, r7, #14
 8002462:	2301      	movs	r3, #1
 8002464:	216b      	movs	r1, #107	@ 0x6b
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fdcd 	bl	8001006 <a_mpu6500_write>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002470:	7bfb      	ldrb	r3, [r7, #15]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <mpu6500_set_ptat+0x8e>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247a:	4805      	ldr	r0, [pc, #20]	@ (8002490 <mpu6500_set_ptat+0x9c>)
 800247c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <mpu6500_set_ptat+0x90>
    }
    
    return 0;                                                                        /* success return 0 */
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	0800d620 	.word	0x0800d620
 8002490:	0800d64c 	.word	0x0800d64c

08002494 <mpu6500_set_cycle_wake_up>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_cycle_wake_up(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <mpu6500_set_cycle_wake_up+0x16>
    {
        return 2;                                                                    /* return error */
 80024a6:	2302      	movs	r3, #2
 80024a8:	e039      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d001      	beq.n	80024b8 <mpu6500_set_cycle_wake_up+0x24>
    {
        return 3;                                                                    /* return error */
 80024b4:	2303      	movs	r3, #3
 80024b6:	e032      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80024b8:	f107 020e 	add.w	r2, r7, #14
 80024bc:	2301      	movs	r3, #1
 80024be:	216b      	movs	r1, #107	@ 0x6b
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7fe fd6f 	bl	8000fa4 <a_mpu6500_read>
 80024c6:	4603      	mov	r3, r0
 80024c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <mpu6500_set_cycle_wake_up+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	4814      	ldr	r0, [pc, #80]	@ (8002528 <mpu6500_set_cycle_wake_up+0x94>)
 80024d6:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80024d8:	2301      	movs	r3, #1
 80024da:	e020      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    prev &= ~(1 << 5);                                                               /* clear config */
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	f023 0320 	bic.w	r3, r3, #32
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 5;                                                             /* set config */
 80024e6:	78fb      	ldrb	r3, [r7, #3]
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	b25a      	sxtb	r2, r3
 80024ec:	7bbb      	ldrb	r3, [r7, #14]
 80024ee:	b25b      	sxtb	r3, r3
 80024f0:	4313      	orrs	r3, r2
 80024f2:	b25b      	sxtb	r3, r3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 80024f8:	f107 020e 	add.w	r2, r7, #14
 80024fc:	2301      	movs	r3, #1
 80024fe:	216b      	movs	r1, #107	@ 0x6b
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f7fe fd80 	bl	8001006 <a_mpu6500_write>
 8002506:	4603      	mov	r3, r0
 8002508:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <mpu6500_set_cycle_wake_up+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	4805      	ldr	r0, [pc, #20]	@ (800252c <mpu6500_set_cycle_wake_up+0x98>)
 8002516:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <mpu6500_set_cycle_wake_up+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800d620 	.word	0x0800d620
 800252c:	0800d64c 	.word	0x0800d64c

08002530 <mpu6500_set_sleep>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sleep(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <mpu6500_set_sleep+0x16>
    {
        return 2;                                                                    /* return error */
 8002542:	2302      	movs	r3, #2
 8002544:	e039      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800254c:	2b01      	cmp	r3, #1
 800254e:	d001      	beq.n	8002554 <mpu6500_set_sleep+0x24>
    {
        return 3;                                                                    /* return error */
 8002550:	2303      	movs	r3, #3
 8002552:	e032      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 8002554:	f107 020e 	add.w	r2, r7, #14
 8002558:	2301      	movs	r3, #1
 800255a:	216b      	movs	r1, #107	@ 0x6b
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f7fe fd21 	bl	8000fa4 <a_mpu6500_read>
 8002562:	4603      	mov	r3, r0
 8002564:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <mpu6500_set_sleep+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	4814      	ldr	r0, [pc, #80]	@ (80025c4 <mpu6500_set_sleep+0x94>)
 8002572:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002574:	2301      	movs	r3, #1
 8002576:	e020      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    prev &= ~(1 << 6);                                                               /* clear config */
 8002578:	7bbb      	ldrb	r3, [r7, #14]
 800257a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800257e:	b2db      	uxtb	r3, r3
 8002580:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                             /* set config */
 8002582:	78fb      	ldrb	r3, [r7, #3]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	b25a      	sxtb	r2, r3
 8002588:	7bbb      	ldrb	r3, [r7, #14]
 800258a:	b25b      	sxtb	r3, r3
 800258c:	4313      	orrs	r3, r2
 800258e:	b25b      	sxtb	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002594:	f107 020e 	add.w	r2, r7, #14
 8002598:	2301      	movs	r3, #1
 800259a:	216b      	movs	r1, #107	@ 0x6b
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7fe fd32 	bl	8001006 <a_mpu6500_write>
 80025a2:	4603      	mov	r3, r0
 80025a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <mpu6500_set_sleep+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <mpu6500_set_sleep+0x98>)
 80025b2:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <mpu6500_set_sleep+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	0800d620 	.word	0x0800d620
 80025c8:	0800d64c 	.word	0x0800d64c

080025cc <mpu6500_set_gyro_standby>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyro_standby(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <mpu6500_set_gyro_standby+0x16>
    {
        return 2;                                                                    /* return error */
 80025de:	2302      	movs	r3, #2
 80025e0:	e039      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d001      	beq.n	80025f0 <mpu6500_set_gyro_standby+0x24>
    {
        return 3;                                                                    /* return error */
 80025ec:	2303      	movs	r3, #3
 80025ee:	e032      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);       /* read config */
 80025f0:	f107 020e 	add.w	r2, r7, #14
 80025f4:	2301      	movs	r3, #1
 80025f6:	216b      	movs	r1, #107	@ 0x6b
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7fe fcd3 	bl	8000fa4 <a_mpu6500_read>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <mpu6500_set_gyro_standby+0x48>
    {
        handle->debug_print("mpu6500: read power management 1 failed.\n");           /* read power management 1 failed */
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	4814      	ldr	r0, [pc, #80]	@ (8002660 <mpu6500_set_gyro_standby+0x94>)
 800260e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002610:	2301      	movs	r3, #1
 8002612:	e020      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    prev &= ~(1 << 4);                                                               /* clear config */
 8002614:	7bbb      	ldrb	r3, [r7, #14]
 8002616:	f023 0310 	bic.w	r3, r3, #16
 800261a:	b2db      	uxtb	r3, r3
 800261c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                             /* set config */
 800261e:	78fb      	ldrb	r3, [r7, #3]
 8002620:	011b      	lsls	r3, r3, #4
 8002622:	b25a      	sxtb	r2, r3
 8002624:	7bbb      	ldrb	r3, [r7, #14]
 8002626:	b25b      	sxtb	r3, r3
 8002628:	4313      	orrs	r3, r2
 800262a:	b25b      	sxtb	r3, r3
 800262c:	b2db      	uxtb	r3, r3
 800262e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_1, (uint8_t *)&prev, 1);      /* write config */
 8002630:	f107 020e 	add.w	r2, r7, #14
 8002634:	2301      	movs	r3, #1
 8002636:	216b      	movs	r1, #107	@ 0x6b
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fce4 	bl	8001006 <a_mpu6500_write>
 800263e:	4603      	mov	r3, r0
 8002640:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <mpu6500_set_gyro_standby+0x88>
    {
        handle->debug_print("mpu6500: write power management 1 failed.\n");          /* write power management 1 failed */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	4805      	ldr	r0, [pc, #20]	@ (8002664 <mpu6500_set_gyro_standby+0x98>)
 800264e:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002650:	2301      	movs	r3, #1
 8002652:	e000      	b.n	8002656 <mpu6500_set_gyro_standby+0x8a>
    }
    
    return 0;                                                                        /* success return 0 */
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	0800d620 	.word	0x0800d620
 8002664:	0800d64c 	.word	0x0800d64c

08002668 <mpu6500_set_standby_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_standby_mode(mpu6500_handle_t *handle, mpu6500_source_t source, mpu6500_bool_t enable)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	70fb      	strb	r3, [r7, #3]
 8002674:	4613      	mov	r3, r2
 8002676:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                              /* check handle */
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <mpu6500_set_standby_mode+0x1a>
    {
        return 2;                                                                    /* return error */
 800267e:	2302      	movs	r3, #2
 8002680:	e043      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002688:	2b01      	cmp	r3, #1
 800268a:	d001      	beq.n	8002690 <mpu6500_set_standby_mode+0x28>
    {
        return 3;                                                                    /* return error */
 800268c:	2303      	movs	r3, #3
 800268e:	e03c      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);       /* read config */
 8002690:	f107 020e 	add.w	r2, r7, #14
 8002694:	2301      	movs	r3, #1
 8002696:	216c      	movs	r1, #108	@ 0x6c
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7fe fc83 	bl	8000fa4 <a_mpu6500_read>
 800269e:	4603      	mov	r3, r0
 80026a0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d005      	beq.n	80026b4 <mpu6500_set_standby_mode+0x4c>
    {
        handle->debug_print("mpu6500: read power management 2 failed.\n");           /* read power management 2 failed */
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ac:	4819      	ldr	r0, [pc, #100]	@ (8002714 <mpu6500_set_standby_mode+0xac>)
 80026ae:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 80026b0:	2301      	movs	r3, #1
 80026b2:	e02a      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    prev &= ~(1 << source);                                                          /* clear config */
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	2201      	movs	r2, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	b25b      	sxtb	r3, r3
 80026be:	43db      	mvns	r3, r3
 80026c0:	b25a      	sxtb	r2, r3
 80026c2:	7bbb      	ldrb	r3, [r7, #14]
 80026c4:	b25b      	sxtb	r3, r3
 80026c6:	4013      	ands	r3, r2
 80026c8:	b25b      	sxtb	r3, r3
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	73bb      	strb	r3, [r7, #14]
    prev |= enable << source;                                                        /* set config */
 80026ce:	78ba      	ldrb	r2, [r7, #2]
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	b25a      	sxtb	r2, r3
 80026d8:	7bbb      	ldrb	r3, [r7, #14]
 80026da:	b25b      	sxtb	r3, r3
 80026dc:	4313      	orrs	r3, r2
 80026de:	b25b      	sxtb	r3, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_PWR_MGMT_2, (uint8_t *)&prev, 1);      /* write config */
 80026e4:	f107 020e 	add.w	r2, r7, #14
 80026e8:	2301      	movs	r3, #1
 80026ea:	216c      	movs	r1, #108	@ 0x6c
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7fe fc8a 	bl	8001006 <a_mpu6500_write>
 80026f2:	4603      	mov	r3, r0
 80026f4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 80026f6:	7bfb      	ldrb	r3, [r7, #15]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <mpu6500_set_standby_mode+0xa0>
    {
        handle->debug_print("mpu6500: write power management 2 failed.\n");          /* write power management 2 failed */
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002700:	4805      	ldr	r0, [pc, #20]	@ (8002718 <mpu6500_set_standby_mode+0xb0>)
 8002702:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <mpu6500_set_standby_mode+0xa2>
    }
    
    return 0;                                                                        /* success return 0 */
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	0800d678 	.word	0x0800d678
 8002718:	0800d6a4 	.word	0x0800d6a4

0800271c <mpu6500_set_sample_rate_divider>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_sample_rate_divider(mpu6500_handle_t *handle, uint8_t d)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    
    if (handle == NULL)                                                              /* check handle */
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <mpu6500_set_sample_rate_divider+0x16>
    {
        return 2;                                                                    /* return error */
 800272e:	2302      	movs	r3, #2
 8002730:	e018      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    if (handle->inited != 1)                                                         /* check handle initialization */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002738:	2b01      	cmp	r3, #1
 800273a:	d001      	beq.n	8002740 <mpu6500_set_sample_rate_divider+0x24>
    {
        return 3;                                                                    /* return error */
 800273c:	2303      	movs	r3, #3
 800273e:	e011      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    res = a_mpu6500_write(handle, MPU6500_REG_SMPRT_DIV, (uint8_t *)&d, 1);          /* write config */
 8002740:	1cfa      	adds	r2, r7, #3
 8002742:	2301      	movs	r3, #1
 8002744:	2119      	movs	r1, #25
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fc5d 	bl	8001006 <a_mpu6500_write>
 800274c:	4603      	mov	r3, r0
 800274e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                    /* check result */
 8002750:	7bfb      	ldrb	r3, [r7, #15]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <mpu6500_set_sample_rate_divider+0x46>
    {
        handle->debug_print("mpu6500: write smprt div failed.\n");                   /* write smprt div failed */
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800275a:	4804      	ldr	r0, [pc, #16]	@ (800276c <mpu6500_set_sample_rate_divider+0x50>)
 800275c:	4798      	blx	r3
       
        return 1;                                                                    /* return error */
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <mpu6500_set_sample_rate_divider+0x48>
    }
    
    return 0;                                                                        /* success return 0 */
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	0800d764 	.word	0x0800d764

08002770 <mpu6500_set_extern_sync>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_extern_sync(mpu6500_handle_t *handle, mpu6500_extern_sync_t sync)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <mpu6500_set_extern_sync+0x16>
    {
        return 2;                                                                  /* return error */
 8002782:	2302      	movs	r3, #2
 8002784:	e039      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800278c:	2b01      	cmp	r3, #1
 800278e:	d001      	beq.n	8002794 <mpu6500_set_extern_sync+0x24>
    {
        return 3;                                                                  /* return error */
 8002790:	2303      	movs	r3, #3
 8002792:	e032      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002794:	f107 020e 	add.w	r2, r7, #14
 8002798:	2301      	movs	r3, #1
 800279a:	211a      	movs	r1, #26
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7fe fc01 	bl	8000fa4 <a_mpu6500_read>
 80027a2:	4603      	mov	r3, r0
 80027a4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027a6:	7bfb      	ldrb	r3, [r7, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <mpu6500_set_extern_sync+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	4814      	ldr	r0, [pc, #80]	@ (8002804 <mpu6500_set_extern_sync+0x94>)
 80027b2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027b4:	2301      	movs	r3, #1
 80027b6:	e020      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    prev &= ~(0x7 << 3);                                                           /* clear config */
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	73bb      	strb	r3, [r7, #14]
    prev |= sync << 3;                                                             /* set config */
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	b25a      	sxtb	r2, r3
 80027c8:	7bbb      	ldrb	r3, [r7, #14]
 80027ca:	b25b      	sxtb	r3, r3
 80027cc:	4313      	orrs	r3, r2
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 80027d4:	f107 020e 	add.w	r2, r7, #14
 80027d8:	2301      	movs	r3, #1
 80027da:	211a      	movs	r1, #26
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7fe fc12 	bl	8001006 <a_mpu6500_write>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <mpu6500_set_extern_sync+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <mpu6500_set_extern_sync+0x98>)
 80027f2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <mpu6500_set_extern_sync+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	0800d7ac 	.word	0x0800d7ac
 8002808:	0800d7cc 	.word	0x0800d7cc

0800280c <mpu6500_set_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_pass_filter(mpu6500_handle_t *handle, mpu6500_low_pass_filter_t filter)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <mpu6500_set_low_pass_filter+0x16>
    {
        return 2;                                                                  /* return error */
 800281e:	2302      	movs	r3, #2
 8002820:	e035      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002828:	2b01      	cmp	r3, #1
 800282a:	d001      	beq.n	8002830 <mpu6500_set_low_pass_filter+0x24>
    {
        return 3;                                                                  /* return error */
 800282c:	2303      	movs	r3, #3
 800282e:	e02e      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 8002830:	f107 020e 	add.w	r2, r7, #14
 8002834:	2301      	movs	r3, #1
 8002836:	211a      	movs	r1, #26
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f7fe fbb3 	bl	8000fa4 <a_mpu6500_read>
 800283e:	4603      	mov	r3, r0
 8002840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <mpu6500_set_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800284c:	4812      	ldr	r0, [pc, #72]	@ (8002898 <mpu6500_set_low_pass_filter+0x8c>)
 800284e:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002850:	2301      	movs	r3, #1
 8002852:	e01c      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                           /* clear config */
 8002854:	7bbb      	ldrb	r3, [r7, #14]
 8002856:	f023 0307 	bic.w	r3, r3, #7
 800285a:	b2db      	uxtb	r3, r3
 800285c:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                           /* set config */
 800285e:	7bba      	ldrb	r2, [r7, #14]
 8002860:	78fb      	ldrb	r3, [r7, #3]
 8002862:	4313      	orrs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002868:	f107 020e 	add.w	r2, r7, #14
 800286c:	2301      	movs	r3, #1
 800286e:	211a      	movs	r1, #26
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fe fbc8 	bl	8001006 <a_mpu6500_write>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <mpu6500_set_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002884:	4805      	ldr	r0, [pc, #20]	@ (800289c <mpu6500_set_low_pass_filter+0x90>)
 8002886:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <mpu6500_set_low_pass_filter+0x82>
    }
    
    return 0;                                                                      /* success return 0 */
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	0800d7ac 	.word	0x0800d7ac
 800289c:	0800d7cc 	.word	0x0800d7cc

080028a0 <mpu6500_set_fifo_mode>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_mode(mpu6500_handle_t *handle, mpu6500_fifo_mode mode)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                            /* check handle */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <mpu6500_set_fifo_mode+0x16>
    {
        return 2;                                                                  /* return error */
 80028b2:	2302      	movs	r3, #2
 80028b4:	e039      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    if (handle->inited != 1)                                                       /* check handle initialization */
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d001      	beq.n	80028c4 <mpu6500_set_fifo_mode+0x24>
    {
        return 3;                                                                  /* return error */
 80028c0:	2303      	movs	r3, #3
 80028c2:	e032      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);         /* read config */
 80028c4:	f107 020e 	add.w	r2, r7, #14
 80028c8:	2301      	movs	r3, #1
 80028ca:	211a      	movs	r1, #26
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f7fe fb69 	bl	8000fa4 <a_mpu6500_read>
 80028d2:	4603      	mov	r3, r0
 80028d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d005      	beq.n	80028e8 <mpu6500_set_fifo_mode+0x48>
    {
        handle->debug_print("mpu6500: read config failed.\n");                     /* read config failed */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e0:	4814      	ldr	r0, [pc, #80]	@ (8002934 <mpu6500_set_fifo_mode+0x94>)
 80028e2:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 80028e4:	2301      	movs	r3, #1
 80028e6:	e020      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    prev &= ~(1 << 6);                                                             /* clear config */
 80028e8:	7bbb      	ldrb	r3, [r7, #14]
 80028ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	73bb      	strb	r3, [r7, #14]
    prev |= mode << 6;                                                             /* set config */
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	b25a      	sxtb	r2, r3
 80028f8:	7bbb      	ldrb	r3, [r7, #14]
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	4313      	orrs	r3, r2
 80028fe:	b25b      	sxtb	r3, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_CONFIG, (uint8_t *)&prev, 1);        /* write config */
 8002904:	f107 020e 	add.w	r2, r7, #14
 8002908:	2301      	movs	r3, #1
 800290a:	211a      	movs	r1, #26
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7fe fb7a 	bl	8001006 <a_mpu6500_write>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                  /* check result */
 8002916:	7bfb      	ldrb	r3, [r7, #15]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <mpu6500_set_fifo_mode+0x88>
    {
        handle->debug_print("mpu6500: write config failed.\n");                    /* write config failed */
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	4805      	ldr	r0, [pc, #20]	@ (8002938 <mpu6500_set_fifo_mode+0x98>)
 8002922:	4798      	blx	r3
       
        return 1;                                                                  /* return error */
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <mpu6500_set_fifo_mode+0x8a>
    }
    
    return 0;                                                                      /* success return 0 */
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	0800d7ac 	.word	0x0800d7ac
 8002938:	0800d7cc 	.word	0x0800d7cc

0800293c <mpu6500_set_gyroscope_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	460b      	mov	r3, r1
 8002946:	70fb      	strb	r3, [r7, #3]
 8002948:	4613      	mov	r3, r2
 800294a:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <mpu6500_set_gyroscope_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002952:	2302      	movs	r3, #2
 8002954:	e043      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800295c:	2b01      	cmp	r3, #1
 800295e:	d001      	beq.n	8002964 <mpu6500_set_gyroscope_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002960:	2303      	movs	r3, #3
 8002962:	e03c      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002964:	f107 020e 	add.w	r2, r7, #14
 8002968:	2301      	movs	r3, #1
 800296a:	211b      	movs	r1, #27
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7fe fb19 	bl	8000fa4 <a_mpu6500_read>
 8002972:	4603      	mov	r3, r0
 8002974:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002976:	7bfb      	ldrb	r3, [r7, #15]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <mpu6500_set_gyroscope_test+0x4c>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	4819      	ldr	r0, [pc, #100]	@ (80029e8 <mpu6500_set_gyroscope_test+0xac>)
 8002982:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002984:	2301      	movs	r3, #1
 8002986:	e02a      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002988:	78fb      	ldrb	r3, [r7, #3]
 800298a:	2201      	movs	r2, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	b25b      	sxtb	r3, r3
 8002992:	43db      	mvns	r3, r3
 8002994:	b25a      	sxtb	r2, r3
 8002996:	7bbb      	ldrb	r3, [r7, #14]
 8002998:	b25b      	sxtb	r3, r3
 800299a:	4013      	ands	r3, r2
 800299c:	b25b      	sxtb	r3, r3
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 80029a2:	78ba      	ldrb	r2, [r7, #2]
 80029a4:	78fb      	ldrb	r3, [r7, #3]
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	b25a      	sxtb	r2, r3
 80029ac:	7bbb      	ldrb	r3, [r7, #14]
 80029ae:	b25b      	sxtb	r3, r3
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 80029b8:	f107 020e 	add.w	r2, r7, #14
 80029bc:	2301      	movs	r3, #1
 80029be:	211b      	movs	r1, #27
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7fe fb20 	bl	8001006 <a_mpu6500_write>
 80029c6:	4603      	mov	r3, r0
 80029c8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d005      	beq.n	80029dc <mpu6500_set_gyroscope_test+0xa0>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d4:	4805      	ldr	r0, [pc, #20]	@ (80029ec <mpu6500_set_gyroscope_test+0xb0>)
 80029d6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80029d8:	2301      	movs	r3, #1
 80029da:	e000      	b.n	80029de <mpu6500_set_gyroscope_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	0800d7ec 	.word	0x0800d7ec
 80029ec:	0800d814 	.word	0x0800d814

080029f0 <mpu6500_set_gyroscope_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_range(mpu6500_handle_t *handle, mpu6500_gyroscope_range_t range)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <mpu6500_set_gyroscope_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002a02:	2302      	movs	r3, #2
 8002a04:	e039      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d001      	beq.n	8002a14 <mpu6500_set_gyroscope_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002a10:	2303      	movs	r3, #3
 8002a12:	e032      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002a14:	f107 020e 	add.w	r2, r7, #14
 8002a18:	2301      	movs	r3, #1
 8002a1a:	211b      	movs	r1, #27
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7fe fac1 	bl	8000fa4 <a_mpu6500_read>
 8002a22:	4603      	mov	r3, r0
 8002a24:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d005      	beq.n	8002a38 <mpu6500_set_gyroscope_range+0x48>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	4814      	ldr	r0, [pc, #80]	@ (8002a84 <mpu6500_set_gyroscope_range+0x94>)
 8002a32:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a34:	2301      	movs	r3, #1
 8002a36:	e020      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	f023 0318 	bic.w	r3, r3, #24
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002a42:	78fb      	ldrb	r3, [r7, #3]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	b25a      	sxtb	r2, r3
 8002a48:	7bbb      	ldrb	r3, [r7, #14]
 8002a4a:	b25b      	sxtb	r3, r3
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	b25b      	sxtb	r3, r3
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002a54:	f107 020e 	add.w	r2, r7, #14
 8002a58:	2301      	movs	r3, #1
 8002a5a:	211b      	movs	r1, #27
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe fad2 	bl	8001006 <a_mpu6500_write>
 8002a62:	4603      	mov	r3, r0
 8002a64:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <mpu6500_set_gyroscope_range+0x88>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a70:	4805      	ldr	r0, [pc, #20]	@ (8002a88 <mpu6500_set_gyroscope_range+0x98>)
 8002a72:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <mpu6500_set_gyroscope_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0800d7ec 	.word	0x0800d7ec
 8002a88:	0800d814 	.word	0x0800d814

08002a8c <mpu6500_set_gyroscope_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 3
 * @note      none
 */
uint8_t mpu6500_set_gyroscope_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <mpu6500_set_gyroscope_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e03e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d001      	beq.n	8002ab0 <mpu6500_set_gyroscope_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002aac:	2303      	movs	r3, #3
 8002aae:	e037      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    if (choice > 3)                                                                     /* check the choice */
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d905      	bls.n	8002ac2 <mpu6500_set_gyroscope_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 3.\n");                                  /* choice > 3 */
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	481b      	ldr	r0, [pc, #108]	@ (8002b28 <mpu6500_set_gyroscope_choice+0x9c>)
 8002abc:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e02e      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);         /* read gyroscope config */
 8002ac2:	f107 020e 	add.w	r2, r7, #14
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	211b      	movs	r1, #27
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe fa6a 	bl	8000fa4 <a_mpu6500_read>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <mpu6500_set_gyroscope_choice+0x5a>
    {
        handle->debug_print("mpu6500: read gyroscope config failed.\n");                /* read gyroscope config failed */
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	4813      	ldr	r0, [pc, #76]	@ (8002b2c <mpu6500_set_gyroscope_choice+0xa0>)
 8002ae0:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e01c      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    prev &= ~(3 << 0);                                                                  /* clear config */
 8002ae6:	7bbb      	ldrb	r3, [r7, #14]
 8002ae8:	f023 0303 	bic.w	r3, r3, #3
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 0;                                                                /* set config */
 8002af0:	7bba      	ldrb	r2, [r7, #14]
 8002af2:	78fb      	ldrb	r3, [r7, #3]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_GYRO_CONFIG, (uint8_t *)&prev, 1);        /* write gyroscope config */
 8002afa:	f107 020e 	add.w	r2, r7, #14
 8002afe:	2301      	movs	r3, #1
 8002b00:	211b      	movs	r1, #27
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7fe fa7f 	bl	8001006 <a_mpu6500_write>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <mpu6500_set_gyroscope_choice+0x92>
    {
        handle->debug_print("mpu6500: write gyroscope config failed.\n");               /* write gyroscope config failed */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b16:	4806      	ldr	r0, [pc, #24]	@ (8002b30 <mpu6500_set_gyroscope_choice+0xa4>)
 8002b18:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <mpu6500_set_gyroscope_choice+0x94>
    }
    
    return 0;                                                                           /* success return 0 */
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	0800d840 	.word	0x0800d840
 8002b2c:	0800d7ec 	.word	0x0800d7ec
 8002b30:	0800d814 	.word	0x0800d814

08002b34 <mpu6500_set_accelerometer_test>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_test(mpu6500_handle_t *handle, mpu6500_axis_t axis, mpu6500_bool_t enable)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	70fb      	strb	r3, [r7, #3]
 8002b40:	4613      	mov	r3, r2
 8002b42:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <mpu6500_set_accelerometer_test+0x1a>
    {
        return 2;                                                                       /* return error */
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e043      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d001      	beq.n	8002b5c <mpu6500_set_accelerometer_test+0x28>
    {
        return 3;                                                                       /* return error */
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e03c      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002b5c:	f107 020e 	add.w	r2, r7, #14
 8002b60:	2301      	movs	r3, #1
 8002b62:	211c      	movs	r1, #28
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7fe fa1d 	bl	8000fa4 <a_mpu6500_read>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <mpu6500_set_accelerometer_test+0x4c>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	4819      	ldr	r0, [pc, #100]	@ (8002be0 <mpu6500_set_accelerometer_test+0xac>)
 8002b7a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e02a      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    prev &= ~(1 << axis);                                                               /* clear config */
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2201      	movs	r2, #1
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	b25b      	sxtb	r3, r3
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	b25a      	sxtb	r2, r3
 8002b8e:	7bbb      	ldrb	r3, [r7, #14]
 8002b90:	b25b      	sxtb	r3, r3
 8002b92:	4013      	ands	r3, r2
 8002b94:	b25b      	sxtb	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	73bb      	strb	r3, [r7, #14]
    prev |= enable << axis;                                                             /* set config */
 8002b9a:	78ba      	ldrb	r2, [r7, #2]
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	7bbb      	ldrb	r3, [r7, #14]
 8002ba6:	b25b      	sxtb	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b25b      	sxtb	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002bb0:	f107 020e 	add.w	r2, r7, #14
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	211c      	movs	r1, #28
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7fe fa24 	bl	8001006 <a_mpu6500_write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <mpu6500_set_accelerometer_test+0xa0>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bcc:	4805      	ldr	r0, [pc, #20]	@ (8002be4 <mpu6500_set_accelerometer_test+0xb0>)
 8002bce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <mpu6500_set_accelerometer_test+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	0800d19c 	.word	0x0800d19c
 8002be4:	0800d858 	.word	0x0800d858

08002be8 <mpu6500_set_accelerometer_range>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_range(mpu6500_handle_t *handle, mpu6500_accelerometer_range_t range)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d101      	bne.n	8002bfe <mpu6500_set_accelerometer_range+0x16>
    {
        return 2;                                                                       /* return error */
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e039      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d001      	beq.n	8002c0c <mpu6500_set_accelerometer_range+0x24>
    {
        return 3;                                                                       /* return error */
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e032      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);        /* read accelerometer config */
 8002c0c:	f107 020e 	add.w	r2, r7, #14
 8002c10:	2301      	movs	r3, #1
 8002c12:	211c      	movs	r1, #28
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f7fe f9c5 	bl	8000fa4 <a_mpu6500_read>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <mpu6500_set_accelerometer_range+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer config failed.\n");            /* read accelerometer config failed */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	4814      	ldr	r0, [pc, #80]	@ (8002c7c <mpu6500_set_accelerometer_range+0x94>)
 8002c2a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e020      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    prev &= ~(3 << 3);                                                                  /* clear config */
 8002c30:	7bbb      	ldrb	r3, [r7, #14]
 8002c32:	f023 0318 	bic.w	r3, r3, #24
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	73bb      	strb	r3, [r7, #14]
    prev |= range << 3;                                                                 /* set config */
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	b25a      	sxtb	r2, r3
 8002c40:	7bbb      	ldrb	r3, [r7, #14]
 8002c42:	b25b      	sxtb	r3, r3
 8002c44:	4313      	orrs	r3, r2
 8002c46:	b25b      	sxtb	r3, r3
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG, (uint8_t *)&prev, 1);       /* write accelerometer config */
 8002c4c:	f107 020e 	add.w	r2, r7, #14
 8002c50:	2301      	movs	r3, #1
 8002c52:	211c      	movs	r1, #28
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7fe f9d6 	bl	8001006 <a_mpu6500_write>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d005      	beq.n	8002c70 <mpu6500_set_accelerometer_range+0x88>
    {
        handle->debug_print("mpu6500: write accelerometer config failed.\n");           /* write accelerometer config failed */
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c68:	4805      	ldr	r0, [pc, #20]	@ (8002c80 <mpu6500_set_accelerometer_range+0x98>)
 8002c6a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <mpu6500_set_accelerometer_range+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800d19c 	.word	0x0800d19c
 8002c80:	0800d858 	.word	0x0800d858

08002c84 <mpu6500_set_fifo_1024kb>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_1024kb(mpu6500_handle_t *handle)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <mpu6500_set_fifo_1024kb+0x12>
    {
        return 2;                                                                         /* return error */
 8002c92:	2302      	movs	r3, #2
 8002c94:	e035      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d001      	beq.n	8002ca4 <mpu6500_set_fifo_1024kb+0x20>
    {
        return 3;                                                                         /* return error */
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e02e      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002ca4:	f107 020e 	add.w	r2, r7, #14
 8002ca8:	2301      	movs	r3, #1
 8002caa:	211d      	movs	r1, #29
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7fe f979 	bl	8000fa4 <a_mpu6500_read>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <mpu6500_set_fifo_1024kb+0x44>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	4812      	ldr	r0, [pc, #72]	@ (8002d0c <mpu6500_set_fifo_1024kb+0x88>)
 8002cc2:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e01c      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    prev &= ~(1 << 6);                                                                    /* clear config */
 8002cc8:	7bbb      	ldrb	r3, [r7, #14]
 8002cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	73bb      	strb	r3, [r7, #14]
    prev |= 1 << 6;                                                                       /* set config */
 8002cd2:	7bbb      	ldrb	r3, [r7, #14]
 8002cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002cdc:	f107 020e 	add.w	r2, r7, #14
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	211d      	movs	r1, #29
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fe f98e 	bl	8001006 <a_mpu6500_write>
 8002cea:	4603      	mov	r3, r0
 8002cec:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <mpu6500_set_fifo_1024kb+0x7c>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf8:	4805      	ldr	r0, [pc, #20]	@ (8002d10 <mpu6500_set_fifo_1024kb+0x8c>)
 8002cfa:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <mpu6500_set_fifo_1024kb+0x7e>
    }
    
    return 0;                                                                             /* success return 0 */
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	0800d888 	.word	0x0800d888
 8002d10:	0800d8b8 	.word	0x0800d8b8

08002d14 <mpu6500_set_accelerometer_choice>:
 *            - 3 handle is not initialized
 *            - 4 choice > 1
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_choice(mpu6500_handle_t *handle, uint8_t choice)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <mpu6500_set_accelerometer_choice+0x16>
    {
        return 2;                                                                       /* return error */
 8002d26:	2302      	movs	r3, #2
 8002d28:	e042      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d001      	beq.n	8002d38 <mpu6500_set_accelerometer_choice+0x24>
    {
        return 3;                                                                       /* return error */
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03b      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    if (choice > 1)                                                                     /* check the choice */
 8002d38:	78fb      	ldrb	r3, [r7, #3]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d905      	bls.n	8002d4a <mpu6500_set_accelerometer_choice+0x36>
    {
        handle->debug_print("mpu6500: choice > 1.\n");                                  /* choice > 1 */
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	481d      	ldr	r0, [pc, #116]	@ (8002db8 <mpu6500_set_accelerometer_choice+0xa4>)
 8002d44:	4798      	blx	r3
       
        return 4;                                                                       /* return error */
 8002d46:	2304      	movs	r3, #4
 8002d48:	e032      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);       /* read accelerometer config */
 8002d4a:	f107 020e 	add.w	r2, r7, #14
 8002d4e:	2301      	movs	r3, #1
 8002d50:	211d      	movs	r1, #29
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe f926 	bl	8000fa4 <a_mpu6500_read>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <mpu6500_set_accelerometer_choice+0x5a>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");          /* read accelerometer 2 config failed */
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d66:	4815      	ldr	r0, [pc, #84]	@ (8002dbc <mpu6500_set_accelerometer_choice+0xa8>)
 8002d68:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e020      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8002d6e:	7bbb      	ldrb	r3, [r7, #14]
 8002d70:	f023 0308 	bic.w	r3, r3, #8
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	73bb      	strb	r3, [r7, #14]
    prev |= choice << 3;                                                                /* set config */
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	b25a      	sxtb	r2, r3
 8002d7e:	7bbb      	ldrb	r3, [r7, #14]
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);      /* write accelerometer config */
 8002d8a:	f107 020e 	add.w	r2, r7, #14
 8002d8e:	2301      	movs	r3, #1
 8002d90:	211d      	movs	r1, #29
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe f937 	bl	8001006 <a_mpu6500_write>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d005      	beq.n	8002dae <mpu6500_set_accelerometer_choice+0x9a>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");         /* write accelerometer 2 config failed */
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	4806      	ldr	r0, [pc, #24]	@ (8002dc0 <mpu6500_set_accelerometer_choice+0xac>)
 8002da8:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <mpu6500_set_accelerometer_choice+0x9c>
    }
    
    return 0;                                                                           /* success return 0 */
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	0800d8e8 	.word	0x0800d8e8
 8002dbc:	0800d888 	.word	0x0800d888
 8002dc0:	0800d8b8 	.word	0x0800d8b8

08002dc4 <mpu6500_set_accelerometer_low_pass_filter>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accelerometer_low_pass_filter(mpu6500_handle_t *handle, mpu6500_accelerometer_low_pass_filter_t filter)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                   /* check handle */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <mpu6500_set_accelerometer_low_pass_filter+0x16>
    {
        return 2;                                                                         /* return error */
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e035      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    if (handle->inited != 1)                                                              /* check handle initialization */
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d001      	beq.n	8002de8 <mpu6500_set_accelerometer_low_pass_filter+0x24>
    {
        return 3;                                                                         /* return error */
 8002de4:	2303      	movs	r3, #3
 8002de6:	e02e      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);         /* read config */
 8002de8:	f107 020e 	add.w	r2, r7, #14
 8002dec:	2301      	movs	r3, #1
 8002dee:	211d      	movs	r1, #29
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7fe f8d7 	bl	8000fa4 <a_mpu6500_read>
 8002df6:	4603      	mov	r3, r0
 8002df8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <mpu6500_set_accelerometer_low_pass_filter+0x48>
    {
        handle->debug_print("mpu6500: read accelerometer 2 config failed.\n");            /* read accelerometer 2 config failed */
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	4812      	ldr	r0, [pc, #72]	@ (8002e50 <mpu6500_set_accelerometer_low_pass_filter+0x8c>)
 8002e06:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e01c      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    prev &= ~(0x7 << 0);                                                                  /* clear config */
 8002e0c:	7bbb      	ldrb	r3, [r7, #14]
 8002e0e:	f023 0307 	bic.w	r3, r3, #7
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	73bb      	strb	r3, [r7, #14]
    prev |= filter << 0;                                                                  /* set config */
 8002e16:	7bba      	ldrb	r2, [r7, #14]
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_ACCEL_CONFIG2, (uint8_t *)&prev, 1);        /* write config */
 8002e20:	f107 020e 	add.w	r2, r7, #14
 8002e24:	2301      	movs	r3, #1
 8002e26:	211d      	movs	r1, #29
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7fe f8ec 	bl	8001006 <a_mpu6500_write>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                         /* check result */
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <mpu6500_set_accelerometer_low_pass_filter+0x80>
    {
        handle->debug_print("mpu6500: write accelerometer 2 config failed.\n");           /* write accelerometer 2 config failed */
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	4805      	ldr	r0, [pc, #20]	@ (8002e54 <mpu6500_set_accelerometer_low_pass_filter+0x90>)
 8002e3e:	4798      	blx	r3
       
        return 1;                                                                         /* return error */
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <mpu6500_set_accelerometer_low_pass_filter+0x82>
    }
    
    return 0;                                                                             /* success return 0 */
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	0800d888 	.word	0x0800d888
 8002e54:	0800d8b8 	.word	0x0800d8b8

08002e58 <mpu6500_set_low_power_accel_output_rate>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_low_power_accel_output_rate(mpu6500_handle_t *handle, mpu6500_low_power_accel_output_rate_t rate)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                  /* check handle */
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <mpu6500_set_low_power_accel_output_rate+0x16>
    {
        return 2;                                                                        /* return error */
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e035      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    if (handle->inited != 1)                                                             /* check handle initialization */
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <mpu6500_set_low_power_accel_output_rate+0x24>
    {
        return 3;                                                                        /* return error */
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e02e      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);         /* read config */
 8002e7c:	f107 020e 	add.w	r2, r7, #14
 8002e80:	2301      	movs	r3, #1
 8002e82:	211e      	movs	r1, #30
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7fe f88d 	bl	8000fa4 <a_mpu6500_read>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <mpu6500_set_low_power_accel_output_rate+0x48>
    {
        handle->debug_print("mpu6500: read lp accelerometer odr failed.\n");             /* read lp accelerometer odr failed */
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	4812      	ldr	r0, [pc, #72]	@ (8002ee4 <mpu6500_set_low_power_accel_output_rate+0x8c>)
 8002e9a:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e01c      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    prev &= ~(0xF << 0);                                                                 /* clear config */
 8002ea0:	7bbb      	ldrb	r3, [r7, #14]
 8002ea2:	f023 030f 	bic.w	r3, r3, #15
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	73bb      	strb	r3, [r7, #14]
    prev |= rate << 0;                                                                   /* set config */
 8002eaa:	7bba      	ldrb	r2, [r7, #14]
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_LP_ACCEL_ODR, (uint8_t *)&prev, 1);        /* write config */
 8002eb4:	f107 020e 	add.w	r2, r7, #14
 8002eb8:	2301      	movs	r3, #1
 8002eba:	211e      	movs	r1, #30
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7fe f8a2 	bl	8001006 <a_mpu6500_write>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                        /* check result */
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <mpu6500_set_low_power_accel_output_rate+0x80>
    {
        handle->debug_print("mpu6500: write lp accelerometer odr failed.\n");            /* write lp accelerometer odr failed */
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed0:	4805      	ldr	r0, [pc, #20]	@ (8002ee8 <mpu6500_set_low_power_accel_output_rate+0x90>)
 8002ed2:	4798      	blx	r3
       
        return 1;                                                                        /* return error */
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <mpu6500_set_low_power_accel_output_rate+0x82>
    }
    
    return 0;                                                                            /* success return 0 */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	0800d900 	.word	0x0800d900
 8002ee8:	0800d92c 	.word	0x0800d92c

08002eec <mpu6500_set_wake_on_motion>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_wake_on_motion(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <mpu6500_set_wake_on_motion+0x16>
    {
        return 2;                                                                           /* return error */
 8002efe:	2302      	movs	r3, #2
 8002f00:	e039      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d001      	beq.n	8002f10 <mpu6500_set_wake_on_motion+0x24>
    {
        return 3;                                                                           /* return error */
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e032      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002f10:	f107 020e 	add.w	r2, r7, #14
 8002f14:	2301      	movs	r3, #1
 8002f16:	2169      	movs	r1, #105	@ 0x69
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7fe f843 	bl	8000fa4 <a_mpu6500_read>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <mpu6500_set_wake_on_motion+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	4814      	ldr	r0, [pc, #80]	@ (8002f80 <mpu6500_set_wake_on_motion+0x94>)
 8002f2e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f30:	2301      	movs	r3, #1
 8002f32:	e020      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    prev &= ~(1 << 7);                                                                      /* clear config */
 8002f34:	7bbb      	ldrb	r3, [r7, #14]
 8002f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 7;                                                                    /* set config */
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	01db      	lsls	r3, r3, #7
 8002f42:	b25a      	sxtb	r2, r3
 8002f44:	7bbb      	ldrb	r3, [r7, #14]
 8002f46:	b25b      	sxtb	r3, r3
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002f50:	f107 020e 	add.w	r2, r7, #14
 8002f54:	2301      	movs	r3, #1
 8002f56:	2169      	movs	r1, #105	@ 0x69
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe f854 	bl	8001006 <a_mpu6500_write>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <mpu6500_set_wake_on_motion+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	4805      	ldr	r0, [pc, #20]	@ (8002f84 <mpu6500_set_wake_on_motion+0x98>)
 8002f6e:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <mpu6500_set_wake_on_motion+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	0800d95c 	.word	0x0800d95c
 8002f84:	0800d988 	.word	0x0800d988

08002f88 <mpu6500_set_accel_compare_with_previous_sample>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_accel_compare_with_previous_sample(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                     /* check handle */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <mpu6500_set_accel_compare_with_previous_sample+0x16>
    {
        return 2;                                                                           /* return error */
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e039      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    if (handle->inited != 1)                                                                /* check handle initialization */
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <mpu6500_set_accel_compare_with_previous_sample+0x24>
    {
        return 3;                                                                           /* return error */
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e032      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);         /* read config */
 8002fac:	f107 020e 	add.w	r2, r7, #14
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	2169      	movs	r1, #105	@ 0x69
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fd fff5 	bl	8000fa4 <a_mpu6500_read>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d005      	beq.n	8002fd0 <mpu6500_set_accel_compare_with_previous_sample+0x48>
    {
        handle->debug_print("mpu6500: read motion detect ctrl failed.\n");                  /* read motion detect ctrl failed */
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc8:	4814      	ldr	r0, [pc, #80]	@ (800301c <mpu6500_set_accel_compare_with_previous_sample+0x94>)
 8002fca:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e020      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    prev &= ~(1 << 6);                                                                      /* clear config */
 8002fd0:	7bbb      	ldrb	r3, [r7, #14]
 8002fd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 6;                                                                    /* set config */
 8002fda:	78fb      	ldrb	r3, [r7, #3]
 8002fdc:	019b      	lsls	r3, r3, #6
 8002fde:	b25a      	sxtb	r2, r3
 8002fe0:	7bbb      	ldrb	r3, [r7, #14]
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b25b      	sxtb	r3, r3
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_MOT_DETECT_CTRL, (uint8_t *)&prev, 1);        /* write config */
 8002fec:	f107 020e 	add.w	r2, r7, #14
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	2169      	movs	r1, #105	@ 0x69
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f7fe f806 	bl	8001006 <a_mpu6500_write>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                           /* check result */
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <mpu6500_set_accel_compare_with_previous_sample+0x88>
    {
        handle->debug_print("mpu6500: write motion detect ctrl failed.\n");                 /* write motion detect ctrl failed */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003008:	4805      	ldr	r0, [pc, #20]	@ (8003020 <mpu6500_set_accel_compare_with_previous_sample+0x98>)
 800300a:	4798      	blx	r3
       
        return 1;                                                                           /* return error */
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <mpu6500_set_accel_compare_with_previous_sample+0x8a>
    }
    
    return 0;                                                                               /* success return 0 */
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	0800d95c 	.word	0x0800d95c
 8003020:	0800d988 	.word	0x0800d988

08003024 <mpu6500_set_fifo_enable>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fifo_enable(mpu6500_handle_t *handle, mpu6500_fifo_t fifo, mpu6500_bool_t enable)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
 8003030:	4613      	mov	r3, r2
 8003032:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                             /* check handle */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <mpu6500_set_fifo_enable+0x1a>
    {
        return 2;                                                                   /* return error */
 800303a:	2302      	movs	r3, #2
 800303c:	e043      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    if (handle->inited != 1)                                                        /* check handle initialization */
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003044:	2b01      	cmp	r3, #1
 8003046:	d001      	beq.n	800304c <mpu6500_set_fifo_enable+0x28>
    {
        return 3;                                                                   /* return error */
 8003048:	2303      	movs	r3, #3
 800304a:	e03c      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);         /* read fifo enable config */
 800304c:	f107 020e 	add.w	r2, r7, #14
 8003050:	2301      	movs	r3, #1
 8003052:	2123      	movs	r1, #35	@ 0x23
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fd ffa5 	bl	8000fa4 <a_mpu6500_read>
 800305a:	4603      	mov	r3, r0
 800305c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <mpu6500_set_fifo_enable+0x4c>
    {
        handle->debug_print("mpu6500: read fifo enable config failed.\n");          /* read fifo enable config failed */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003068:	4819      	ldr	r0, [pc, #100]	@ (80030d0 <mpu6500_set_fifo_enable+0xac>)
 800306a:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 800306c:	2301      	movs	r3, #1
 800306e:	e02a      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    prev &= ~(1 << fifo);                                                           /* clear config */
 8003070:	78fb      	ldrb	r3, [r7, #3]
 8003072:	2201      	movs	r2, #1
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	b25b      	sxtb	r3, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	b25a      	sxtb	r2, r3
 800307e:	7bbb      	ldrb	r3, [r7, #14]
 8003080:	b25b      	sxtb	r3, r3
 8003082:	4013      	ands	r3, r2
 8003084:	b25b      	sxtb	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	73bb      	strb	r3, [r7, #14]
    prev |= enable << fifo;                                                         /* set config */
 800308a:	78ba      	ldrb	r2, [r7, #2]
 800308c:	78fb      	ldrb	r3, [r7, #3]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	b25a      	sxtb	r2, r3
 8003094:	7bbb      	ldrb	r3, [r7, #14]
 8003096:	b25b      	sxtb	r3, r3
 8003098:	4313      	orrs	r3, r2
 800309a:	b25b      	sxtb	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_FIFO_EN, (uint8_t *)&prev, 1);        /* write fifo enable config */
 80030a0:	f107 020e 	add.w	r2, r7, #14
 80030a4:	2301      	movs	r3, #1
 80030a6:	2123      	movs	r1, #35	@ 0x23
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7fd ffac 	bl	8001006 <a_mpu6500_write>
 80030ae:	4603      	mov	r3, r0
 80030b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                   /* check result */
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <mpu6500_set_fifo_enable+0xa0>
    {
        handle->debug_print("mpu6500: write fifo enable config failed.\n");         /* write fifo enable config failed */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030bc:	4805      	ldr	r0, [pc, #20]	@ (80030d4 <mpu6500_set_fifo_enable+0xb0>)
 80030be:	4798      	blx	r3
       
        return 1;                                                                   /* return error */
 80030c0:	2301      	movs	r3, #1
 80030c2:	e000      	b.n	80030c6 <mpu6500_set_fifo_enable+0xa2>
    }
    
    return 0;                                                                       /* success return 0 */
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	0800d9b4 	.word	0x0800d9b4
 80030d4:	0800d9e0 	.word	0x0800d9e0

080030d8 <mpu6500_set_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	460b      	mov	r3, r1
 80030e2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <mpu6500_set_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 80030ea:	2302      	movs	r3, #2
 80030ec:	e039      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d001      	beq.n	80030fc <mpu6500_set_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 80030f8:	2303      	movs	r3, #3
 80030fa:	e032      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80030fc:	f107 020e 	add.w	r2, r7, #14
 8003100:	2301      	movs	r3, #1
 8003102:	2137      	movs	r1, #55	@ 0x37
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7fd ff4d 	bl	8000fa4 <a_mpu6500_read>
 800310a:	4603      	mov	r3, r0
 800310c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800310e:	7bfb      	ldrb	r3, [r7, #15]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <mpu6500_set_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003118:	4814      	ldr	r0, [pc, #80]	@ (800316c <mpu6500_set_interrupt_level+0x94>)
 800311a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800311c:	2301      	movs	r3, #1
 800311e:	e020      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    prev &= ~(1 << 7);                                                                  /* clear config */
 8003120:	7bbb      	ldrb	r3, [r7, #14]
 8003122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003126:	b2db      	uxtb	r3, r3
 8003128:	73bb      	strb	r3, [r7, #14]
    prev |= level << 7;                                                                 /* set config */
 800312a:	78fb      	ldrb	r3, [r7, #3]
 800312c:	01db      	lsls	r3, r3, #7
 800312e:	b25a      	sxtb	r2, r3
 8003130:	7bbb      	ldrb	r3, [r7, #14]
 8003132:	b25b      	sxtb	r3, r3
 8003134:	4313      	orrs	r3, r2
 8003136:	b25b      	sxtb	r3, r3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800313c:	f107 020e 	add.w	r2, r7, #14
 8003140:	2301      	movs	r3, #1
 8003142:	2137      	movs	r1, #55	@ 0x37
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fd ff5e 	bl	8001006 <a_mpu6500_write>
 800314a:	4603      	mov	r3, r0
 800314c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <mpu6500_set_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003158:	4805      	ldr	r0, [pc, #20]	@ (8003170 <mpu6500_set_interrupt_level+0x98>)
 800315a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <mpu6500_set_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	0800da0c 	.word	0x0800da0c
 8003170:	0800da34 	.word	0x0800da34

08003174 <mpu6500_set_interrupt_pin_type>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_pin_type(mpu6500_handle_t *handle, mpu6500_pin_type_t type)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <mpu6500_set_interrupt_pin_type+0x16>
    {
        return 2;                                                                       /* return error */
 8003186:	2302      	movs	r3, #2
 8003188:	e039      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003190:	2b01      	cmp	r3, #1
 8003192:	d001      	beq.n	8003198 <mpu6500_set_interrupt_pin_type+0x24>
    {
        return 3;                                                                       /* return error */
 8003194:	2303      	movs	r3, #3
 8003196:	e032      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003198:	f107 020e 	add.w	r2, r7, #14
 800319c:	2301      	movs	r3, #1
 800319e:	2137      	movs	r1, #55	@ 0x37
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7fd feff 	bl	8000fa4 <a_mpu6500_read>
 80031a6:	4603      	mov	r3, r0
 80031a8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <mpu6500_set_interrupt_pin_type+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	4814      	ldr	r0, [pc, #80]	@ (8003208 <mpu6500_set_interrupt_pin_type+0x94>)
 80031b6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031b8:	2301      	movs	r3, #1
 80031ba:	e020      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    prev &= ~(1 << 6);                                                                  /* clear config */
 80031bc:	7bbb      	ldrb	r3, [r7, #14]
 80031be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	73bb      	strb	r3, [r7, #14]
    prev |= type << 6;                                                                  /* set config */
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	019b      	lsls	r3, r3, #6
 80031ca:	b25a      	sxtb	r2, r3
 80031cc:	7bbb      	ldrb	r3, [r7, #14]
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b25b      	sxtb	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80031d8:	f107 020e 	add.w	r2, r7, #14
 80031dc:	2301      	movs	r3, #1
 80031de:	2137      	movs	r1, #55	@ 0x37
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7fd ff10 	bl	8001006 <a_mpu6500_write>
 80031e6:	4603      	mov	r3, r0
 80031e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d005      	beq.n	80031fc <mpu6500_set_interrupt_pin_type+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	4805      	ldr	r0, [pc, #20]	@ (800320c <mpu6500_set_interrupt_pin_type+0x98>)
 80031f6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80031f8:	2301      	movs	r3, #1
 80031fa:	e000      	b.n	80031fe <mpu6500_set_interrupt_pin_type+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	0800da0c 	.word	0x0800da0c
 800320c:	0800da34 	.word	0x0800da34

08003210 <mpu6500_set_interrupt_latch>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_latch(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	460b      	mov	r3, r1
 800321a:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <mpu6500_set_interrupt_latch+0x16>
    {
        return 2;                                                                       /* return error */
 8003222:	2302      	movs	r3, #2
 8003224:	e03c      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800322c:	2b01      	cmp	r3, #1
 800322e:	d001      	beq.n	8003234 <mpu6500_set_interrupt_latch+0x24>
    {
        return 3;                                                                       /* return error */
 8003230:	2303      	movs	r3, #3
 8003232:	e035      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003234:	f107 020e 	add.w	r2, r7, #14
 8003238:	2301      	movs	r3, #1
 800323a:	2137      	movs	r1, #55	@ 0x37
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7fd feb1 	bl	8000fa4 <a_mpu6500_read>
 8003242:	4603      	mov	r3, r0
 8003244:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d005      	beq.n	8003258 <mpu6500_set_interrupt_latch+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003250:	4815      	ldr	r0, [pc, #84]	@ (80032a8 <mpu6500_set_interrupt_latch+0x98>)
 8003252:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003254:	2301      	movs	r3, #1
 8003256:	e023      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    prev &= ~(1 << 5);                                                                  /* clear config */
 8003258:	7bbb      	ldrb	r3, [r7, #14]
 800325a:	f023 0320 	bic.w	r3, r3, #32
 800325e:	b2db      	uxtb	r3, r3
 8003260:	73bb      	strb	r3, [r7, #14]
    prev |= (!enable) << 5;                                                             /* set config */
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <mpu6500_set_interrupt_latch+0x5c>
 8003268:	2220      	movs	r2, #32
 800326a:	e000      	b.n	800326e <mpu6500_set_interrupt_latch+0x5e>
 800326c:	2200      	movs	r2, #0
 800326e:	7bbb      	ldrb	r3, [r7, #14]
 8003270:	b25b      	sxtb	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b25b      	sxtb	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800327a:	f107 020e 	add.w	r2, r7, #14
 800327e:	2301      	movs	r3, #1
 8003280:	2137      	movs	r1, #55	@ 0x37
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fd febf 	bl	8001006 <a_mpu6500_write>
 8003288:	4603      	mov	r3, r0
 800328a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <mpu6500_set_interrupt_latch+0x8e>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	4805      	ldr	r0, [pc, #20]	@ (80032ac <mpu6500_set_interrupt_latch+0x9c>)
 8003298:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800329a:	2301      	movs	r3, #1
 800329c:	e000      	b.n	80032a0 <mpu6500_set_interrupt_latch+0x90>
    }
    
    return 0;                                                                           /* success return 0 */
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	0800da0c 	.word	0x0800da0c
 80032ac:	0800da34 	.word	0x0800da34

080032b0 <mpu6500_set_interrupt_read_clear>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt_read_clear(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	460b      	mov	r3, r1
 80032ba:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <mpu6500_set_interrupt_read_clear+0x16>
    {
        return 2;                                                                       /* return error */
 80032c2:	2302      	movs	r3, #2
 80032c4:	e039      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d001      	beq.n	80032d4 <mpu6500_set_interrupt_read_clear+0x24>
    {
        return 3;                                                                       /* return error */
 80032d0:	2303      	movs	r3, #3
 80032d2:	e032      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 80032d4:	f107 020e 	add.w	r2, r7, #14
 80032d8:	2301      	movs	r3, #1
 80032da:	2137      	movs	r1, #55	@ 0x37
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7fd fe61 	bl	8000fa4 <a_mpu6500_read>
 80032e2:	4603      	mov	r3, r0
 80032e4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d005      	beq.n	80032f8 <mpu6500_set_interrupt_read_clear+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f0:	4814      	ldr	r0, [pc, #80]	@ (8003344 <mpu6500_set_interrupt_read_clear+0x94>)
 80032f2:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80032f4:	2301      	movs	r3, #1
 80032f6:	e020      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    prev &= ~(1 << 4);                                                                  /* clear config */
 80032f8:	7bbb      	ldrb	r3, [r7, #14]
 80032fa:	f023 0310 	bic.w	r3, r3, #16
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 4;                                                                /* set config */
 8003302:	78fb      	ldrb	r3, [r7, #3]
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	b25a      	sxtb	r2, r3
 8003308:	7bbb      	ldrb	r3, [r7, #14]
 800330a:	b25b      	sxtb	r3, r3
 800330c:	4313      	orrs	r3, r2
 800330e:	b25b      	sxtb	r3, r3
 8003310:	b2db      	uxtb	r3, r3
 8003312:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 8003314:	f107 020e 	add.w	r2, r7, #14
 8003318:	2301      	movs	r3, #1
 800331a:	2137      	movs	r1, #55	@ 0x37
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7fd fe72 	bl	8001006 <a_mpu6500_write>
 8003322:	4603      	mov	r3, r0
 8003324:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <mpu6500_set_interrupt_read_clear+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	4805      	ldr	r0, [pc, #20]	@ (8003348 <mpu6500_set_interrupt_read_clear+0x98>)
 8003332:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <mpu6500_set_interrupt_read_clear+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3710      	adds	r7, #16
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	0800da0c 	.word	0x0800da0c
 8003348:	0800da34 	.word	0x0800da34

0800334c <mpu6500_set_fsync_interrupt_level>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt_level(mpu6500_handle_t *handle, mpu6500_pin_level_t level)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <mpu6500_set_fsync_interrupt_level+0x16>
    {
        return 2;                                                                       /* return error */
 800335e:	2302      	movs	r3, #2
 8003360:	e039      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003368:	2b01      	cmp	r3, #1
 800336a:	d001      	beq.n	8003370 <mpu6500_set_fsync_interrupt_level+0x24>
    {
        return 3;                                                                       /* return error */
 800336c:	2303      	movs	r3, #3
 800336e:	e032      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 8003370:	f107 020e 	add.w	r2, r7, #14
 8003374:	2301      	movs	r3, #1
 8003376:	2137      	movs	r1, #55	@ 0x37
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7fd fe13 	bl	8000fa4 <a_mpu6500_read>
 800337e:	4603      	mov	r3, r0
 8003380:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 8003382:	7bfb      	ldrb	r3, [r7, #15]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <mpu6500_set_fsync_interrupt_level+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	4814      	ldr	r0, [pc, #80]	@ (80033e0 <mpu6500_set_fsync_interrupt_level+0x94>)
 800338e:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003390:	2301      	movs	r3, #1
 8003392:	e020      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    prev &= ~(1 << 3);                                                                  /* clear config */
 8003394:	7bbb      	ldrb	r3, [r7, #14]
 8003396:	f023 0308 	bic.w	r3, r3, #8
 800339a:	b2db      	uxtb	r3, r3
 800339c:	73bb      	strb	r3, [r7, #14]
    prev |= level << 3;                                                                 /* set config */
 800339e:	78fb      	ldrb	r3, [r7, #3]
 80033a0:	00db      	lsls	r3, r3, #3
 80033a2:	b25a      	sxtb	r2, r3
 80033a4:	7bbb      	ldrb	r3, [r7, #14]
 80033a6:	b25b      	sxtb	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b25b      	sxtb	r3, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80033b0:	f107 020e 	add.w	r2, r7, #14
 80033b4:	2301      	movs	r3, #1
 80033b6:	2137      	movs	r1, #55	@ 0x37
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7fd fe24 	bl	8001006 <a_mpu6500_write>
 80033be:	4603      	mov	r3, r0
 80033c0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <mpu6500_set_fsync_interrupt_level+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033cc:	4805      	ldr	r0, [pc, #20]	@ (80033e4 <mpu6500_set_fsync_interrupt_level+0x98>)
 80033ce:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <mpu6500_set_fsync_interrupt_level+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	0800da0c 	.word	0x0800da0c
 80033e4:	0800da34 	.word	0x0800da34

080033e8 <mpu6500_set_fsync_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_fsync_interrupt(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <mpu6500_set_fsync_interrupt+0x16>
    {
        return 2;                                                                       /* return error */
 80033fa:	2302      	movs	r3, #2
 80033fc:	e039      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003404:	2b01      	cmp	r3, #1
 8003406:	d001      	beq.n	800340c <mpu6500_set_fsync_interrupt+0x24>
    {
        return 3;                                                                       /* return error */
 8003408:	2303      	movs	r3, #3
 800340a:	e032      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin config */
 800340c:	f107 020e 	add.w	r2, r7, #14
 8003410:	2301      	movs	r3, #1
 8003412:	2137      	movs	r1, #55	@ 0x37
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f7fd fdc5 	bl	8000fa4 <a_mpu6500_read>
 800341a:	4603      	mov	r3, r0
 800341c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <mpu6500_set_fsync_interrupt+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	4814      	ldr	r0, [pc, #80]	@ (800347c <mpu6500_set_fsync_interrupt+0x94>)
 800342a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800342c:	2301      	movs	r3, #1
 800342e:	e020      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    prev &= ~(1 << 2);                                                                  /* clear config */
 8003430:	7bbb      	ldrb	r3, [r7, #14]
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	b2db      	uxtb	r3, r3
 8003438:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 2;                                                                /* set config */
 800343a:	78fb      	ldrb	r3, [r7, #3]
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	b25a      	sxtb	r2, r3
 8003440:	7bbb      	ldrb	r3, [r7, #14]
 8003442:	b25b      	sxtb	r3, r3
 8003444:	4313      	orrs	r3, r2
 8003446:	b25b      	sxtb	r3, r3
 8003448:	b2db      	uxtb	r3, r3
 800344a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 800344c:	f107 020e 	add.w	r2, r7, #14
 8003450:	2301      	movs	r3, #1
 8003452:	2137      	movs	r1, #55	@ 0x37
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7fd fdd6 	bl	8001006 <a_mpu6500_write>
 800345a:	4603      	mov	r3, r0
 800345c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <mpu6500_set_fsync_interrupt+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	4805      	ldr	r0, [pc, #20]	@ (8003480 <mpu6500_set_fsync_interrupt+0x98>)
 800346a:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 800346c:	2301      	movs	r3, #1
 800346e:	e000      	b.n	8003472 <mpu6500_set_fsync_interrupt+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	0800da0c 	.word	0x0800da0c
 8003480:	0800da34 	.word	0x0800da34

08003484 <mpu6500_set_iic_bypass>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_iic_bypass(mpu6500_handle_t *handle, mpu6500_bool_t enable)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <mpu6500_set_iic_bypass+0x16>
    {
        return 2;                                                                       /* return error */
 8003496:	2302      	movs	r3, #2
 8003498:	e039      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d001      	beq.n	80034a8 <mpu6500_set_iic_bypass+0x24>
    {
        return 3;                                                                       /* return error */
 80034a4:	2303      	movs	r3, #3
 80034a6:	e032      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);         /* read interrupt pin */
 80034a8:	f107 020e 	add.w	r2, r7, #14
 80034ac:	2301      	movs	r3, #1
 80034ae:	2137      	movs	r1, #55	@ 0x37
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7fd fd77 	bl	8000fa4 <a_mpu6500_read>
 80034b6:	4603      	mov	r3, r0
 80034b8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <mpu6500_set_iic_bypass+0x48>
    {
        handle->debug_print("mpu6500: read interrupt pin failed.\n");                   /* read interrupt pin failed */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	4814      	ldr	r0, [pc, #80]	@ (8003518 <mpu6500_set_iic_bypass+0x94>)
 80034c6:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80034c8:	2301      	movs	r3, #1
 80034ca:	e020      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    prev &= ~(1 << 1);                                                                  /* clear config */
 80034cc:	7bbb      	ldrb	r3, [r7, #14]
 80034ce:	f023 0302 	bic.w	r3, r3, #2
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	73bb      	strb	r3, [r7, #14]
    prev |= enable << 1;                                                                /* set config */
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	7bbb      	ldrb	r3, [r7, #14]
 80034de:	b25b      	sxtb	r3, r3
 80034e0:	4313      	orrs	r3, r2
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_PIN_CFG, (uint8_t *)&prev, 1);        /* write interrupt pin */
 80034e8:	f107 020e 	add.w	r2, r7, #14
 80034ec:	2301      	movs	r3, #1
 80034ee:	2137      	movs	r1, #55	@ 0x37
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7fd fd88 	bl	8001006 <a_mpu6500_write>
 80034f6:	4603      	mov	r3, r0
 80034f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d005      	beq.n	800350c <mpu6500_set_iic_bypass+0x88>
    {
        handle->debug_print("mpu6500: write interrupt pin failed.\n");                  /* write interrupt pin failed */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003504:	4805      	ldr	r0, [pc, #20]	@ (800351c <mpu6500_set_iic_bypass+0x98>)
 8003506:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <mpu6500_set_iic_bypass+0x8a>
    }
    
    return 0;                                                                           /* success return 0 */
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	0800da0c 	.word	0x0800da0c
 800351c:	0800da34 	.word	0x0800da34

08003520 <mpu6500_set_interrupt>:
 *            - 2 handle is NULL
 *            - 3 handle is not initialized
 * @note      none
 */
uint8_t mpu6500_set_interrupt(mpu6500_handle_t *handle, mpu6500_interrupt_t type, mpu6500_bool_t enable)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	460b      	mov	r3, r1
 800352a:	70fb      	strb	r3, [r7, #3]
 800352c:	4613      	mov	r3, r2
 800352e:	70bb      	strb	r3, [r7, #2]
    uint8_t res;
    uint8_t prev;
    
    if (handle == NULL)                                                                 /* check handle */
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <mpu6500_set_interrupt+0x1a>
    {
        return 2;                                                                       /* return error */
 8003536:	2302      	movs	r3, #2
 8003538:	e043      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    if (handle->inited != 1)                                                            /* check handle initialization */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003540:	2b01      	cmp	r3, #1
 8003542:	d001      	beq.n	8003548 <mpu6500_set_interrupt+0x28>
    {
        return 3;                                                                       /* return error */
 8003544:	2303      	movs	r3, #3
 8003546:	e03c      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    res = a_mpu6500_read(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);          /* read interrupt enable */
 8003548:	f107 020e 	add.w	r2, r7, #14
 800354c:	2301      	movs	r3, #1
 800354e:	2138      	movs	r1, #56	@ 0x38
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7fd fd27 	bl	8000fa4 <a_mpu6500_read>
 8003556:	4603      	mov	r3, r0
 8003558:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d005      	beq.n	800356c <mpu6500_set_interrupt+0x4c>
    {
        handle->debug_print("mpu6500: read interrupt enable failed.\n");                /* read interrupt enable failed */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	4819      	ldr	r0, [pc, #100]	@ (80035cc <mpu6500_set_interrupt+0xac>)
 8003566:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 8003568:	2301      	movs	r3, #1
 800356a:	e02a      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    prev &= ~(1 << type);                                                               /* clear config */
 800356c:	78fb      	ldrb	r3, [r7, #3]
 800356e:	2201      	movs	r2, #1
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	b25b      	sxtb	r3, r3
 8003576:	43db      	mvns	r3, r3
 8003578:	b25a      	sxtb	r2, r3
 800357a:	7bbb      	ldrb	r3, [r7, #14]
 800357c:	b25b      	sxtb	r3, r3
 800357e:	4013      	ands	r3, r2
 8003580:	b25b      	sxtb	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	73bb      	strb	r3, [r7, #14]
    prev |= enable << type;                                                             /* set config */
 8003586:	78ba      	ldrb	r2, [r7, #2]
 8003588:	78fb      	ldrb	r3, [r7, #3]
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	b25a      	sxtb	r2, r3
 8003590:	7bbb      	ldrb	r3, [r7, #14]
 8003592:	b25b      	sxtb	r3, r3
 8003594:	4313      	orrs	r3, r2
 8003596:	b25b      	sxtb	r3, r3
 8003598:	b2db      	uxtb	r3, r3
 800359a:	73bb      	strb	r3, [r7, #14]
    res = a_mpu6500_write(handle, MPU6500_REG_INT_ENABLE, (uint8_t *)&prev, 1);         /* write interrupt enable */
 800359c:	f107 020e 	add.w	r2, r7, #14
 80035a0:	2301      	movs	r3, #1
 80035a2:	2138      	movs	r1, #56	@ 0x38
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fd fd2e 	bl	8001006 <a_mpu6500_write>
 80035aa:	4603      	mov	r3, r0
 80035ac:	73fb      	strb	r3, [r7, #15]
    if (res != 0)                                                                       /* check result */
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <mpu6500_set_interrupt+0xa0>
    {
        handle->debug_print("mpu6500: write interrupt enable failed.\n");               /* write interrupt enable failed */
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b8:	4805      	ldr	r0, [pc, #20]	@ (80035d0 <mpu6500_set_interrupt+0xb0>)
 80035ba:	4798      	blx	r3
       
        return 1;                                                                       /* return error */
 80035bc:	2301      	movs	r3, #1
 80035be:	e000      	b.n	80035c2 <mpu6500_set_interrupt+0xa2>
    }
    
    return 0;                                                                           /* success return 0 */
 80035c0:	2300      	movs	r3, #0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	0800da5c 	.word	0x0800da5c
 80035d0:	0800da84 	.word	0x0800da84

080035d4 <mpu6500_basic_init>:
 *            - 0 success
 *            - 1 init failed
 * @note      spi can't read magnetometer data
 */
uint8_t mpu6500_basic_init(mpu6500_interface_t interface, mpu6500_address_t addr_pin)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	460a      	mov	r2, r1
 80035de:	71fb      	strb	r3, [r7, #7]
 80035e0:	4613      	mov	r3, r2
 80035e2:	71bb      	strb	r3, [r7, #6]
    uint8_t res;
    
    /* link interface function */
    DRIVER_MPU6500_LINK_INIT(&gs_handle, mpu6500_handle_t);
 80035e4:	f44f 6288 	mov.w	r2, #1088	@ 0x440
 80035e8:	2100      	movs	r1, #0
 80035ea:	48a4      	ldr	r0, [pc, #656]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035ec:	f009 fadb 	bl	800cba6 <memset>
    DRIVER_MPU6500_LINK_IIC_INIT(&gs_handle, mpu6500_interface_iic_init);
 80035f0:	4ba2      	ldr	r3, [pc, #648]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f2:	4aa3      	ldr	r2, [pc, #652]	@ (8003880 <mpu6500_basic_init+0x2ac>)
 80035f4:	605a      	str	r2, [r3, #4]
    DRIVER_MPU6500_LINK_IIC_DEINIT(&gs_handle, mpu6500_interface_iic_deinit);
 80035f6:	4ba1      	ldr	r3, [pc, #644]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035f8:	4aa2      	ldr	r2, [pc, #648]	@ (8003884 <mpu6500_basic_init+0x2b0>)
 80035fa:	609a      	str	r2, [r3, #8]
    DRIVER_MPU6500_LINK_IIC_READ(&gs_handle, mpu6500_interface_iic_read);
 80035fc:	4b9f      	ldr	r3, [pc, #636]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80035fe:	4aa2      	ldr	r2, [pc, #648]	@ (8003888 <mpu6500_basic_init+0x2b4>)
 8003600:	60da      	str	r2, [r3, #12]
    DRIVER_MPU6500_LINK_IIC_WRITE(&gs_handle, mpu6500_interface_iic_write);
 8003602:	4b9e      	ldr	r3, [pc, #632]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003604:	4aa1      	ldr	r2, [pc, #644]	@ (800388c <mpu6500_basic_init+0x2b8>)
 8003606:	611a      	str	r2, [r3, #16]
    DRIVER_MPU6500_LINK_SPI_INIT(&gs_handle, mpu6500_interface_spi_init);
 8003608:	4b9c      	ldr	r3, [pc, #624]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800360a:	4aa1      	ldr	r2, [pc, #644]	@ (8003890 <mpu6500_basic_init+0x2bc>)
 800360c:	615a      	str	r2, [r3, #20]
    DRIVER_MPU6500_LINK_SPI_DEINIT(&gs_handle, mpu6500_interface_spi_deinit);
 800360e:	4b9b      	ldr	r3, [pc, #620]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003610:	4aa0      	ldr	r2, [pc, #640]	@ (8003894 <mpu6500_basic_init+0x2c0>)
 8003612:	619a      	str	r2, [r3, #24]
    DRIVER_MPU6500_LINK_SPI_READ(&gs_handle, mpu6500_interface_spi_read);
 8003614:	4b99      	ldr	r3, [pc, #612]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003616:	4aa0      	ldr	r2, [pc, #640]	@ (8003898 <mpu6500_basic_init+0x2c4>)
 8003618:	61da      	str	r2, [r3, #28]
    DRIVER_MPU6500_LINK_SPI_WRITE(&gs_handle, mpu6500_interface_spi_write);
 800361a:	4b98      	ldr	r3, [pc, #608]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800361c:	4a9f      	ldr	r2, [pc, #636]	@ (800389c <mpu6500_basic_init+0x2c8>)
 800361e:	621a      	str	r2, [r3, #32]
    DRIVER_MPU6500_LINK_DELAY_MS(&gs_handle, mpu6500_interface_delay_ms);
 8003620:	4b96      	ldr	r3, [pc, #600]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003622:	4a9f      	ldr	r2, [pc, #636]	@ (80038a0 <mpu6500_basic_init+0x2cc>)
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
    DRIVER_MPU6500_LINK_DEBUG_PRINT(&gs_handle, mpu6500_interface_debug_print);
 8003626:	4b95      	ldr	r3, [pc, #596]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003628:	4a9e      	ldr	r2, [pc, #632]	@ (80038a4 <mpu6500_basic_init+0x2d0>)
 800362a:	629a      	str	r2, [r3, #40]	@ 0x28
    DRIVER_MPU6500_LINK_RECEIVE_CALLBACK(&gs_handle, mpu6500_interface_receive_callback);
 800362c:	4b93      	ldr	r3, [pc, #588]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800362e:	4a9e      	ldr	r2, [pc, #632]	@ (80038a8 <mpu6500_basic_init+0x2d4>)
 8003630:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* set the interface */
    res = mpu6500_set_interface(&gs_handle, interface);
 8003632:	79fb      	ldrb	r3, [r7, #7]
 8003634:	4619      	mov	r1, r3
 8003636:	4891      	ldr	r0, [pc, #580]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003638:	f7fd fd36 	bl	80010a8 <mpu6500_set_interface>
 800363c:	4603      	mov	r3, r0
 800363e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <mpu6500_basic_init+0x7c>
    {
        mpu6500_interface_debug_print("mpu6500: set interface failed.\n");
 8003646:	4899      	ldr	r0, [pc, #612]	@ (80038ac <mpu6500_basic_init+0x2d8>)
 8003648:	f002 fd8d 	bl	8006166 <mpu6500_interface_debug_print>
       
        return 1;
 800364c:	2301      	movs	r3, #1
 800364e:	e3ce      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the addr pin */
    res = mpu6500_set_addr_pin(&gs_handle, addr_pin);
 8003650:	79bb      	ldrb	r3, [r7, #6]
 8003652:	4619      	mov	r1, r3
 8003654:	4889      	ldr	r0, [pc, #548]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003656:	f7fd fd3d 	bl	80010d4 <mpu6500_set_addr_pin>
 800365a:	4603      	mov	r3, r0
 800365c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <mpu6500_basic_init+0x9a>
    {
        mpu6500_interface_debug_print("mpu6500: set addr pin failed.\n");
 8003664:	4892      	ldr	r0, [pc, #584]	@ (80038b0 <mpu6500_basic_init+0x2dc>)
 8003666:	f002 fd7e 	bl	8006166 <mpu6500_interface_debug_print>
       
        return 1;
 800366a:	2301      	movs	r3, #1
 800366c:	e3bf      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* init */
    res = mpu6500_init(&gs_handle);
 800366e:	4883      	ldr	r0, [pc, #524]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003670:	f7fd fd46 	bl	8001100 <mpu6500_init>
 8003674:	4603      	mov	r3, r0
 8003676:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003678:	7bfb      	ldrb	r3, [r7, #15]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <mpu6500_basic_init+0xb4>
    {
        mpu6500_interface_debug_print("mpu6500: init failed.\n");
 800367e:	488d      	ldr	r0, [pc, #564]	@ (80038b4 <mpu6500_basic_init+0x2e0>)
 8003680:	f002 fd71 	bl	8006166 <mpu6500_interface_debug_print>
       
        return 1;
 8003684:	2301      	movs	r3, #1
 8003686:	e3b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* delay 100 ms */
    mpu6500_interface_delay_ms(100);
 8003688:	2064      	movs	r0, #100	@ 0x64
 800368a:	f002 fd61 	bl	8006150 <mpu6500_interface_delay_ms>
    
    /* disable sleep */
    res = mpu6500_set_sleep(&gs_handle, MPU6500_BOOL_FALSE);
 800368e:	2100      	movs	r1, #0
 8003690:	487a      	ldr	r0, [pc, #488]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003692:	f7fe ff4d 	bl	8002530 <mpu6500_set_sleep>
 8003696:	4603      	mov	r3, r0
 8003698:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d007      	beq.n	80036b0 <mpu6500_basic_init+0xdc>
    {
        mpu6500_interface_debug_print("mpu6500: set sleep failed.\n");
 80036a0:	4885      	ldr	r0, [pc, #532]	@ (80038b8 <mpu6500_basic_init+0x2e4>)
 80036a2:	f002 fd60 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036a6:	4875      	ldr	r0, [pc, #468]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036a8:	f7fd fe56 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e39e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* if spi interface, disable iic interface */
    if (interface == MPU6500_INTERFACE_SPI)
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d110      	bne.n	80036d8 <mpu6500_basic_init+0x104>
    {
        /* disable iic */
        res = mpu6500_set_disable_iic_slave(&gs_handle, MPU6500_BOOL_TRUE);
 80036b6:	2101      	movs	r1, #1
 80036b8:	4870      	ldr	r0, [pc, #448]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036ba:	f7fe fe03 	bl	80022c4 <mpu6500_set_disable_iic_slave>
 80036be:	4603      	mov	r3, r0
 80036c0:	73fb      	strb	r3, [r7, #15]
        if (res != 0)
 80036c2:	7bfb      	ldrb	r3, [r7, #15]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d007      	beq.n	80036d8 <mpu6500_basic_init+0x104>
        {
            mpu6500_interface_debug_print("mpu6500: set disable iic slave failed.\n");
 80036c8:	487c      	ldr	r0, [pc, #496]	@ (80038bc <mpu6500_basic_init+0x2e8>)
 80036ca:	f002 fd4c 	bl	8006166 <mpu6500_interface_debug_print>
            (void)mpu6500_deinit(&gs_handle);
 80036ce:	486b      	ldr	r0, [pc, #428]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036d0:	f7fd fe42 	bl	8001358 <mpu6500_deinit>
           
            return 1;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e38a      	b.n	8003dee <mpu6500_basic_init+0x81a>
        }
    }
    
    /* set fifo 1024kb */
    res = mpu6500_set_fifo_1024kb(&gs_handle);
 80036d8:	4868      	ldr	r0, [pc, #416]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036da:	f7ff fad3 	bl	8002c84 <mpu6500_set_fifo_1024kb>
 80036de:	4603      	mov	r3, r0
 80036e0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <mpu6500_basic_init+0x124>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo 1024kb failed.\n");
 80036e8:	4875      	ldr	r0, [pc, #468]	@ (80038c0 <mpu6500_basic_init+0x2ec>)
 80036ea:	f002 fd3c 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80036ee:	4863      	ldr	r0, [pc, #396]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036f0:	f7fd fe32 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e37a      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default clock source */
    res = mpu6500_set_clock_source(&gs_handle, MPU6500_BASIC_DEFAULT_CLOCK_SOURCE);
 80036f8:	2101      	movs	r1, #1
 80036fa:	4860      	ldr	r0, [pc, #384]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80036fc:	f7fe fe30 	bl	8002360 <mpu6500_set_clock_source>
 8003700:	4603      	mov	r3, r0
 8003702:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003704:	7bfb      	ldrb	r3, [r7, #15]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <mpu6500_basic_init+0x146>
    {
        mpu6500_interface_debug_print("mpu6500: set clock source failed.\n");
 800370a:	486e      	ldr	r0, [pc, #440]	@ (80038c4 <mpu6500_basic_init+0x2f0>)
 800370c:	f002 fd2b 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003710:	485a      	ldr	r0, [pc, #360]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003712:	f7fd fe21 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003716:	2301      	movs	r3, #1
 8003718:	e369      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default rate */
    res = mpu6500_set_sample_rate_divider(&gs_handle, (1000 / MPU6500_BASIC_DEFAULT_RATE) - 1);
 800371a:	2113      	movs	r1, #19
 800371c:	4857      	ldr	r0, [pc, #348]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800371e:	f7fe fffd 	bl	800271c <mpu6500_set_sample_rate_divider>
 8003722:	4603      	mov	r3, r0
 8003724:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003726:	7bfb      	ldrb	r3, [r7, #15]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d007      	beq.n	800373c <mpu6500_basic_init+0x168>
    {
        mpu6500_interface_debug_print("mpu6500: set sample rate divider failed.\n");
 800372c:	4866      	ldr	r0, [pc, #408]	@ (80038c8 <mpu6500_basic_init+0x2f4>)
 800372e:	f002 fd1a 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003732:	4852      	ldr	r0, [pc, #328]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003734:	f7fd fe10 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003738:	2301      	movs	r3, #1
 800373a:	e358      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable temperature sensor */
    res = mpu6500_set_ptat(&gs_handle, MPU6500_BOOL_TRUE);
 800373c:	2101      	movs	r1, #1
 800373e:	484f      	ldr	r0, [pc, #316]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003740:	f7fe fe58 	bl	80023f4 <mpu6500_set_ptat>
 8003744:	4603      	mov	r3, r0
 8003746:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d007      	beq.n	800375e <mpu6500_basic_init+0x18a>
    {
        mpu6500_interface_debug_print("mpu6500: set ptat failed.\n");
 800374e:	485f      	ldr	r0, [pc, #380]	@ (80038cc <mpu6500_basic_init+0x2f8>)
 8003750:	f002 fd09 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003754:	4849      	ldr	r0, [pc, #292]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003756:	f7fd fdff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800375a:	2301      	movs	r3, #1
 800375c:	e347      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default cycle wake up */
    res = mpu6500_set_cycle_wake_up(&gs_handle, MPU6500_BASIC_DEFAULT_CYCLE_WAKE_UP);
 800375e:	2100      	movs	r1, #0
 8003760:	4846      	ldr	r0, [pc, #280]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003762:	f7fe fe97 	bl	8002494 <mpu6500_set_cycle_wake_up>
 8003766:	4603      	mov	r3, r0
 8003768:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <mpu6500_basic_init+0x1ac>
    {
        mpu6500_interface_debug_print("mpu6500: set cycle wake up failed.\n");
 8003770:	4857      	ldr	r0, [pc, #348]	@ (80038d0 <mpu6500_basic_init+0x2fc>)
 8003772:	f002 fcf8 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003776:	4841      	ldr	r0, [pc, #260]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003778:	f7fd fdee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800377c:	2301      	movs	r3, #1
 800377e:	e336      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_X, MPU6500_BOOL_FALSE);
 8003780:	2200      	movs	r2, #0
 8003782:	2105      	movs	r1, #5
 8003784:	483d      	ldr	r0, [pc, #244]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003786:	f7fe ff6f 	bl	8002668 <mpu6500_set_standby_mode>
 800378a:	4603      	mov	r3, r0
 800378c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <mpu6500_basic_init+0x1d0>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003794:	484f      	ldr	r0, [pc, #316]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003796:	f002 fce6 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800379a:	4838      	ldr	r0, [pc, #224]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800379c:	f7fd fddc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e324      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Y, MPU6500_BOOL_FALSE);
 80037a4:	2200      	movs	r2, #0
 80037a6:	2104      	movs	r1, #4
 80037a8:	4834      	ldr	r0, [pc, #208]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037aa:	f7fe ff5d 	bl	8002668 <mpu6500_set_standby_mode>
 80037ae:	4603      	mov	r3, r0
 80037b0:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037b2:	7bfb      	ldrb	r3, [r7, #15]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d007      	beq.n	80037c8 <mpu6500_basic_init+0x1f4>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037b8:	4846      	ldr	r0, [pc, #280]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037ba:	f002 fcd4 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037be:	482f      	ldr	r0, [pc, #188]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037c0:	f7fd fdca 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e312      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable acc z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_ACC_Z, MPU6500_BOOL_FALSE);
 80037c8:	2200      	movs	r2, #0
 80037ca:	2103      	movs	r1, #3
 80037cc:	482b      	ldr	r0, [pc, #172]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037ce:	f7fe ff4b 	bl	8002668 <mpu6500_set_standby_mode>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d007      	beq.n	80037ec <mpu6500_basic_init+0x218>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 80037dc:	483d      	ldr	r0, [pc, #244]	@ (80038d4 <mpu6500_basic_init+0x300>)
 80037de:	f002 fcc2 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80037e2:	4826      	ldr	r0, [pc, #152]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037e4:	f7fd fdb8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e300      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro x */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_X, MPU6500_BOOL_FALSE);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2102      	movs	r1, #2
 80037f0:	4822      	ldr	r0, [pc, #136]	@ (800387c <mpu6500_basic_init+0x2a8>)
 80037f2:	f7fe ff39 	bl	8002668 <mpu6500_set_standby_mode>
 80037f6:	4603      	mov	r3, r0
 80037f8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d007      	beq.n	8003810 <mpu6500_basic_init+0x23c>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003800:	4834      	ldr	r0, [pc, #208]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003802:	f002 fcb0 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003806:	481d      	ldr	r0, [pc, #116]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003808:	f7fd fda6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800380c:	2301      	movs	r3, #1
 800380e:	e2ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro y */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Y, MPU6500_BOOL_FALSE);
 8003810:	2200      	movs	r2, #0
 8003812:	2101      	movs	r1, #1
 8003814:	4819      	ldr	r0, [pc, #100]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003816:	f7fe ff27 	bl	8002668 <mpu6500_set_standby_mode>
 800381a:	4603      	mov	r3, r0
 800381c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <mpu6500_basic_init+0x260>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003824:	482b      	ldr	r0, [pc, #172]	@ (80038d4 <mpu6500_basic_init+0x300>)
 8003826:	f002 fc9e 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800382a:	4814      	ldr	r0, [pc, #80]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800382c:	f7fd fd94 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003830:	2301      	movs	r3, #1
 8003832:	e2dc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* enable gyro z */
    res = mpu6500_set_standby_mode(&gs_handle, MPU6500_SOURCE_GYRO_Z, MPU6500_BOOL_FALSE);
 8003834:	2200      	movs	r2, #0
 8003836:	2100      	movs	r1, #0
 8003838:	4810      	ldr	r0, [pc, #64]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800383a:	f7fe ff15 	bl	8002668 <mpu6500_set_standby_mode>
 800383e:	4603      	mov	r3, r0
 8003840:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <mpu6500_basic_init+0x284>
    {
        mpu6500_interface_debug_print("mpu6500: set standby mode failed.\n");
 8003848:	4822      	ldr	r0, [pc, #136]	@ (80038d4 <mpu6500_basic_init+0x300>)
 800384a:	f002 fc8c 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800384e:	480b      	ldr	r0, [pc, #44]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003850:	f7fd fd82 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003854:	2301      	movs	r3, #1
 8003856:	e2ca      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope x test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003858:	2200      	movs	r2, #0
 800385a:	2107      	movs	r1, #7
 800385c:	4807      	ldr	r0, [pc, #28]	@ (800387c <mpu6500_basic_init+0x2a8>)
 800385e:	f7ff f86d 	bl	800293c <mpu6500_set_gyroscope_test>
 8003862:	4603      	mov	r3, r0
 8003864:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003866:	7bfb      	ldrb	r3, [r7, #15]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d037      	beq.n	80038dc <mpu6500_basic_init+0x308>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 800386c:	481a      	ldr	r0, [pc, #104]	@ (80038d8 <mpu6500_basic_init+0x304>)
 800386e:	f002 fc7a 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003872:	4802      	ldr	r0, [pc, #8]	@ (800387c <mpu6500_basic_init+0x2a8>)
 8003874:	f7fd fd70 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003878:	2301      	movs	r3, #1
 800387a:	e2b8      	b.n	8003dee <mpu6500_basic_init+0x81a>
 800387c:	200000b4 	.word	0x200000b4
 8003880:	08005f8f 	.word	0x08005f8f
 8003884:	08005f9f 	.word	0x08005f9f
 8003888:	08005faf 	.word	0x08005faf
 800388c:	08005fd3 	.word	0x08005fd3
 8003890:	08005ff9 	.word	0x08005ff9
 8003894:	08006039 	.word	0x08006039
 8003898:	08006049 	.word	0x08006049
 800389c:	080060cd 	.word	0x080060cd
 80038a0:	08006151 	.word	0x08006151
 80038a4:	08006167 	.word	0x08006167
 80038a8:	08006179 	.word	0x08006179
 80038ac:	0800e5f8 	.word	0x0800e5f8
 80038b0:	0800e618 	.word	0x0800e618
 80038b4:	0800e638 	.word	0x0800e638
 80038b8:	0800e650 	.word	0x0800e650
 80038bc:	0800e66c 	.word	0x0800e66c
 80038c0:	0800e694 	.word	0x0800e694
 80038c4:	0800e6b8 	.word	0x0800e6b8
 80038c8:	0800e6dc 	.word	0x0800e6dc
 80038cc:	0800e708 	.word	0x0800e708
 80038d0:	0800e724 	.word	0x0800e724
 80038d4:	0800e748 	.word	0x0800e748
 80038d8:	0800e76c 	.word	0x0800e76c
    }
    
    /* disable gyroscope y test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 80038dc:	2200      	movs	r2, #0
 80038de:	2106      	movs	r1, #6
 80038e0:	48b0      	ldr	r0, [pc, #704]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038e2:	f7ff f82b 	bl	800293c <mpu6500_set_gyroscope_test>
 80038e6:	4603      	mov	r3, r0
 80038e8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <mpu6500_basic_init+0x32c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 80038f0:	48ad      	ldr	r0, [pc, #692]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 80038f2:	f002 fc38 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80038f6:	48ab      	ldr	r0, [pc, #684]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80038f8:	f7fd fd2e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e276      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable gyroscope z test */
    res = mpu6500_set_gyroscope_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 8003900:	2200      	movs	r2, #0
 8003902:	2105      	movs	r1, #5
 8003904:	48a7      	ldr	r0, [pc, #668]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003906:	f7ff f819 	bl	800293c <mpu6500_set_gyroscope_test>
 800390a:	4603      	mov	r3, r0
 800390c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <mpu6500_basic_init+0x350>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope test failed.\n");
 8003914:	48a4      	ldr	r0, [pc, #656]	@ (8003ba8 <mpu6500_basic_init+0x5d4>)
 8003916:	f002 fc26 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800391a:	48a2      	ldr	r0, [pc, #648]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800391c:	f7fd fd1c 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003920:	2301      	movs	r3, #1
 8003922:	e264      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer x test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_X, MPU6500_BOOL_FALSE);
 8003924:	2200      	movs	r2, #0
 8003926:	2107      	movs	r1, #7
 8003928:	489e      	ldr	r0, [pc, #632]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800392a:	f7ff f903 	bl	8002b34 <mpu6500_set_accelerometer_test>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <mpu6500_basic_init+0x374>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003938:	489c      	ldr	r0, [pc, #624]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800393a:	f002 fc14 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 800393e:	4899      	ldr	r0, [pc, #612]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003940:	f7fd fd0a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003944:	2301      	movs	r3, #1
 8003946:	e252      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer y test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Y, MPU6500_BOOL_FALSE);
 8003948:	2200      	movs	r2, #0
 800394a:	2106      	movs	r1, #6
 800394c:	4895      	ldr	r0, [pc, #596]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 800394e:	f7ff f8f1 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003952:	4603      	mov	r3, r0
 8003954:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <mpu6500_basic_init+0x398>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 800395c:	4893      	ldr	r0, [pc, #588]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 800395e:	f002 fc02 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003962:	4890      	ldr	r0, [pc, #576]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003964:	f7fd fcf8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003968:	2301      	movs	r3, #1
 800396a:	e240      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accelerometer z test */
    res = mpu6500_set_accelerometer_test(&gs_handle, MPU6500_AXIS_Z, MPU6500_BOOL_FALSE);
 800396c:	2200      	movs	r2, #0
 800396e:	2105      	movs	r1, #5
 8003970:	488c      	ldr	r0, [pc, #560]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003972:	f7ff f8df 	bl	8002b34 <mpu6500_set_accelerometer_test>
 8003976:	4603      	mov	r3, r0
 8003978:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <mpu6500_basic_init+0x3bc>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer test failed.\n");
 8003980:	488a      	ldr	r0, [pc, #552]	@ (8003bac <mpu6500_basic_init+0x5d8>)
 8003982:	f002 fbf0 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003986:	4887      	ldr	r0, [pc, #540]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003988:	f7fd fce6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 800398c:	2301      	movs	r3, #1
 800398e:	e22e      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable fifo */
    res = mpu6500_set_fifo(&gs_handle, MPU6500_BOOL_FALSE);
 8003990:	2100      	movs	r1, #0
 8003992:	4884      	ldr	r0, [pc, #528]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003994:	f7fe fbfa 	bl	800218c <mpu6500_set_fifo>
 8003998:	4603      	mov	r3, r0
 800399a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <mpu6500_basic_init+0x3de>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo failed.\n");
 80039a2:	4883      	ldr	r0, [pc, #524]	@ (8003bb0 <mpu6500_basic_init+0x5dc>)
 80039a4:	f002 fbdf 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039a8:	487e      	ldr	r0, [pc, #504]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039aa:	f7fd fcd5 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e21d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable temp fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_TEMP, MPU6500_BOOL_FALSE);
 80039b2:	2200      	movs	r2, #0
 80039b4:	2107      	movs	r1, #7
 80039b6:	487b      	ldr	r0, [pc, #492]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039b8:	f7ff fb34 	bl	8003024 <mpu6500_set_fifo_enable>
 80039bc:	4603      	mov	r3, r0
 80039be:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <mpu6500_basic_init+0x402>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039c6:	487b      	ldr	r0, [pc, #492]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039c8:	f002 fbcd 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039cc:	4875      	ldr	r0, [pc, #468]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039ce:	f7fd fcc3 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e20b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable xg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_XG, MPU6500_BOOL_FALSE);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2106      	movs	r1, #6
 80039da:	4872      	ldr	r0, [pc, #456]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039dc:	f7ff fb22 	bl	8003024 <mpu6500_set_fifo_enable>
 80039e0:	4603      	mov	r3, r0
 80039e2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d007      	beq.n	80039fa <mpu6500_basic_init+0x426>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 80039ea:	4872      	ldr	r0, [pc, #456]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 80039ec:	f002 fbbb 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 80039f0:	486c      	ldr	r0, [pc, #432]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 80039f2:	f7fd fcb1 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e1f9      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable yg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_YG, MPU6500_BOOL_FALSE);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2105      	movs	r1, #5
 80039fe:	4869      	ldr	r0, [pc, #420]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a00:	f7ff fb10 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a04:	4603      	mov	r3, r0
 8003a06:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <mpu6500_basic_init+0x44a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a0e:	4869      	ldr	r0, [pc, #420]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a10:	f002 fba9 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a14:	4863      	ldr	r0, [pc, #396]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a16:	f7fd fc9f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e1e7      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable zg fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ZG, MPU6500_BOOL_FALSE);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2104      	movs	r1, #4
 8003a22:	4860      	ldr	r0, [pc, #384]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a24:	f7ff fafe 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d007      	beq.n	8003a42 <mpu6500_basic_init+0x46e>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a32:	4860      	ldr	r0, [pc, #384]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a34:	f002 fb97 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a38:	485a      	ldr	r0, [pc, #360]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a3a:	f7fd fc8d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e1d5      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* disable accel fifo */
    res = mpu6500_set_fifo_enable(&gs_handle, MPU6500_FIFO_ACCEL, MPU6500_BOOL_FALSE);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2103      	movs	r1, #3
 8003a46:	4857      	ldr	r0, [pc, #348]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a48:	f7ff faec 	bl	8003024 <mpu6500_set_fifo_enable>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <mpu6500_basic_init+0x492>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo enable failed.\n");
 8003a56:	4857      	ldr	r0, [pc, #348]	@ (8003bb4 <mpu6500_basic_init+0x5e0>)
 8003a58:	f002 fb85 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a5c:	4851      	ldr	r0, [pc, #324]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a5e:	f7fd fc7b 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e1c3      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt level */
    res = mpu6500_set_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_LEVEL);
 8003a66:	2101      	movs	r1, #1
 8003a68:	484e      	ldr	r0, [pc, #312]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a6a:	f7ff fb35 	bl	80030d8 <mpu6500_set_interrupt_level>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d007      	beq.n	8003a88 <mpu6500_basic_init+0x4b4>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt level failed.\n");
 8003a78:	484f      	ldr	r0, [pc, #316]	@ (8003bb8 <mpu6500_basic_init+0x5e4>)
 8003a7a:	f002 fb74 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003a7e:	4849      	ldr	r0, [pc, #292]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a80:	f7fd fc6a 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e1b2      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default pin type */
    res = mpu6500_set_interrupt_pin_type(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_PIN_TYPE);
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4846      	ldr	r0, [pc, #280]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003a8c:	f7ff fb72 	bl	8003174 <mpu6500_set_interrupt_pin_type>
 8003a90:	4603      	mov	r3, r0
 8003a92:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d007      	beq.n	8003aaa <mpu6500_basic_init+0x4d6>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt pin type failed.\n");
 8003a9a:	4848      	ldr	r0, [pc, #288]	@ (8003bbc <mpu6500_basic_init+0x5e8>)
 8003a9c:	f002 fb63 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003aa0:	4840      	ldr	r0, [pc, #256]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aa2:	f7fd fc59 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e1a1      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default motion interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_MOTION, MPU6500_BASIC_DEFAULT_INTERRUPT_MOTION);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2106      	movs	r1, #6
 8003aae:	483d      	ldr	r0, [pc, #244]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ab0:	f7ff fd36 	bl	8003520 <mpu6500_set_interrupt>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <mpu6500_basic_init+0x4fa>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003abe:	4840      	ldr	r0, [pc, #256]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ac0:	f002 fb51 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ac4:	4837      	ldr	r0, [pc, #220]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ac6:	f7fd fc47 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e18f      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo overflow interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FIFO_OVERFLOW, MPU6500_BASIC_DEFAULT_INTERRUPT_FIFO_OVERFLOW);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2104      	movs	r1, #4
 8003ad2:	4834      	ldr	r0, [pc, #208]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003ad4:	f7ff fd24 	bl	8003520 <mpu6500_set_interrupt>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <mpu6500_basic_init+0x51e>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003ae2:	4837      	ldr	r0, [pc, #220]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003ae4:	f002 fb3f 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003ae8:	482e      	ldr	r0, [pc, #184]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003aea:	f7fd fc35 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e17d      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default dmp interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DMP, MPU6500_BASIC_DEFAULT_INTERRUPT_DMP);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2101      	movs	r1, #1
 8003af6:	482b      	ldr	r0, [pc, #172]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003af8:	f7ff fd12 	bl	8003520 <mpu6500_set_interrupt>
 8003afc:	4603      	mov	r3, r0
 8003afe:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d007      	beq.n	8003b16 <mpu6500_basic_init+0x542>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b06:	482e      	ldr	r0, [pc, #184]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b08:	f002 fb2d 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b0c:	4825      	ldr	r0, [pc, #148]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b0e:	f7fd fc23 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e16b      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync int interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_FSYNC_INT, MPU6500_BASIC_DEFAULT_INTERRUPT_FSYNC_INT);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2103      	movs	r1, #3
 8003b1a:	4822      	ldr	r0, [pc, #136]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b1c:	f7ff fd00 	bl	8003520 <mpu6500_set_interrupt>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d007      	beq.n	8003b3a <mpu6500_basic_init+0x566>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b2a:	4825      	ldr	r0, [pc, #148]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b2c:	f002 fb1b 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b30:	481c      	ldr	r0, [pc, #112]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b32:	f7fd fc11 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e159      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default data ready interrupt */
    res = mpu6500_set_interrupt(&gs_handle, MPU6500_INTERRUPT_DATA_READY, MPU6500_BASIC_DEFAULT_INTERRUPT_DATA_READY);
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4819      	ldr	r0, [pc, #100]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b40:	f7ff fcee 	bl	8003520 <mpu6500_set_interrupt>
 8003b44:	4603      	mov	r3, r0
 8003b46:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <mpu6500_basic_init+0x58a>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt failed.\n");
 8003b4e:	481c      	ldr	r0, [pc, #112]	@ (8003bc0 <mpu6500_basic_init+0x5ec>)
 8003b50:	f002 fb09 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b54:	4813      	ldr	r0, [pc, #76]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b56:	f7fd fbff 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e147      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt latch */
    res = mpu6500_set_interrupt_latch(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_LATCH);
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4810      	ldr	r0, [pc, #64]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b62:	f7ff fb55 	bl	8003210 <mpu6500_set_interrupt_latch>
 8003b66:	4603      	mov	r3, r0
 8003b68:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b6a:	7bfb      	ldrb	r3, [r7, #15]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <mpu6500_basic_init+0x5ac>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt latch failed.\n");
 8003b70:	4814      	ldr	r0, [pc, #80]	@ (8003bc4 <mpu6500_basic_init+0x5f0>)
 8003b72:	f002 faf8 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b76:	480b      	ldr	r0, [pc, #44]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b78:	f7fd fbee 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e136      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default interrupt read clear */
    res = mpu6500_set_interrupt_read_clear(&gs_handle, MPU6500_BASIC_DEFAULT_INTERRUPT_READ_CLEAR);
 8003b80:	2101      	movs	r1, #1
 8003b82:	4808      	ldr	r0, [pc, #32]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b84:	f7ff fb94 	bl	80032b0 <mpu6500_set_interrupt_read_clear>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d01c      	beq.n	8003bcc <mpu6500_basic_init+0x5f8>
    {
        mpu6500_interface_debug_print("mpu6500: set interrupt read clear failed.\n");
 8003b92:	480d      	ldr	r0, [pc, #52]	@ (8003bc8 <mpu6500_basic_init+0x5f4>)
 8003b94:	f002 fae7 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003b98:	4802      	ldr	r0, [pc, #8]	@ (8003ba4 <mpu6500_basic_init+0x5d0>)
 8003b9a:	f7fd fbdd 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e125      	b.n	8003dee <mpu6500_basic_init+0x81a>
 8003ba2:	bf00      	nop
 8003ba4:	200000b4 	.word	0x200000b4
 8003ba8:	0800e76c 	.word	0x0800e76c
 8003bac:	0800e794 	.word	0x0800e794
 8003bb0:	0800e7c0 	.word	0x0800e7c0
 8003bb4:	0800e7dc 	.word	0x0800e7dc
 8003bb8:	0800e800 	.word	0x0800e800
 8003bbc:	0800e828 	.word	0x0800e828
 8003bc0:	0800e854 	.word	0x0800e854
 8003bc4:	0800e874 	.word	0x0800e874
 8003bc8:	0800e89c 	.word	0x0800e89c
    }
    
    /* set the extern sync */
    res = mpu6500_set_extern_sync(&gs_handle, MPU6500_BASIC_DEFAULT_EXTERN_SYNC);
 8003bcc:	2100      	movs	r1, #0
 8003bce:	488a      	ldr	r0, [pc, #552]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bd0:	f7fe fdce 	bl	8002770 <mpu6500_set_extern_sync>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d007      	beq.n	8003bee <mpu6500_basic_init+0x61a>
    {
        mpu6500_interface_debug_print("mpu6500: set extern sync failed.\n");
 8003bde:	4887      	ldr	r0, [pc, #540]	@ (8003dfc <mpu6500_basic_init+0x828>)
 8003be0:	f002 fac1 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003be4:	4884      	ldr	r0, [pc, #528]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003be6:	f7fd fbb7 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0ff      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt */
    res = mpu6500_set_fsync_interrupt(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT);
 8003bee:	2100      	movs	r1, #0
 8003bf0:	4881      	ldr	r0, [pc, #516]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003bf2:	f7ff fbf9 	bl	80033e8 <mpu6500_set_fsync_interrupt>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003bfa:	7bfb      	ldrb	r3, [r7, #15]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d007      	beq.n	8003c10 <mpu6500_basic_init+0x63c>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt failed.\n");
 8003c00:	487f      	ldr	r0, [pc, #508]	@ (8003e00 <mpu6500_basic_init+0x82c>)
 8003c02:	f002 fab0 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c06:	487c      	ldr	r0, [pc, #496]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c08:	f7fd fba6 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0ee      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fsync interrupt level */
    res = mpu6500_set_fsync_interrupt_level(&gs_handle, MPU6500_BASIC_DEFAULT_FSYNC_INTERRUPT_LEVEL);
 8003c10:	2101      	movs	r1, #1
 8003c12:	4879      	ldr	r0, [pc, #484]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c14:	f7ff fb9a 	bl	800334c <mpu6500_set_fsync_interrupt_level>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d007      	beq.n	8003c32 <mpu6500_basic_init+0x65e>
    {
        mpu6500_interface_debug_print("mpu6500: set fsync interrupt level failed.\n");
 8003c22:	4878      	ldr	r0, [pc, #480]	@ (8003e04 <mpu6500_basic_init+0x830>)
 8003c24:	f002 fa9f 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c28:	4873      	ldr	r0, [pc, #460]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c2a:	f7fd fb95 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e0dd      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic master */
    res = mpu6500_set_iic_master(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_MASTER);
 8003c32:	2100      	movs	r1, #0
 8003c34:	4870      	ldr	r0, [pc, #448]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c36:	f7fe faf7 	bl	8002228 <mpu6500_set_iic_master>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d007      	beq.n	8003c54 <mpu6500_basic_init+0x680>
    {
        mpu6500_interface_debug_print("mpu6500: set iic master failed.\n");
 8003c44:	4870      	ldr	r0, [pc, #448]	@ (8003e08 <mpu6500_basic_init+0x834>)
 8003c46:	f002 fa8e 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c4a:	486b      	ldr	r0, [pc, #428]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c4c:	f7fd fb84 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e0cc      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default iic bypass */
    res = mpu6500_set_iic_bypass(&gs_handle, MPU6500_BASIC_DEFAULT_IIC_BYPASS);
 8003c54:	2100      	movs	r1, #0
 8003c56:	4868      	ldr	r0, [pc, #416]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c58:	f7ff fc14 	bl	8003484 <mpu6500_set_iic_bypass>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d007      	beq.n	8003c76 <mpu6500_basic_init+0x6a2>
    {
        mpu6500_interface_debug_print("mpu6500: set iic bypass failed.\n");
 8003c66:	4869      	ldr	r0, [pc, #420]	@ (8003e0c <mpu6500_basic_init+0x838>)
 8003c68:	f002 fa7d 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c6c:	4862      	ldr	r0, [pc, #392]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c6e:	f7fd fb73 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e0bb      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer range */
    res = mpu6500_set_accelerometer_range(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_RANGE);
 8003c76:	2100      	movs	r1, #0
 8003c78:	485f      	ldr	r0, [pc, #380]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c7a:	f7fe ffb5 	bl	8002be8 <mpu6500_set_accelerometer_range>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <mpu6500_basic_init+0x6c4>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer range failed.\n");
 8003c88:	4861      	ldr	r0, [pc, #388]	@ (8003e10 <mpu6500_basic_init+0x83c>)
 8003c8a:	f002 fa6c 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003c8e:	485a      	ldr	r0, [pc, #360]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c90:	f7fd fb62 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e0aa      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope range */
    res = mpu6500_set_gyroscope_range(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_RANGE);
 8003c98:	2103      	movs	r1, #3
 8003c9a:	4857      	ldr	r0, [pc, #348]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003c9c:	f7fe fea8 	bl	80029f0 <mpu6500_set_gyroscope_range>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <mpu6500_basic_init+0x6e6>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope range failed.\n");
 8003caa:	485a      	ldr	r0, [pc, #360]	@ (8003e14 <mpu6500_basic_init+0x840>)
 8003cac:	f002 fa5b 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cb0:	4851      	ldr	r0, [pc, #324]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cb2:	f7fd fb51 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e099      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyro standby */
    res = mpu6500_set_gyro_standby(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_STANDBY);
 8003cba:	2100      	movs	r1, #0
 8003cbc:	484e      	ldr	r0, [pc, #312]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cbe:	f7fe fc85 	bl	80025cc <mpu6500_set_gyro_standby>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d007      	beq.n	8003cdc <mpu6500_basic_init+0x708>
    {
        mpu6500_interface_debug_print("mpu6500: set gyro standby failed.\n");
 8003ccc:	4852      	ldr	r0, [pc, #328]	@ (8003e18 <mpu6500_basic_init+0x844>)
 8003cce:	f002 fa4a 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cd2:	4849      	ldr	r0, [pc, #292]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cd4:	f7fd fb40 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e088      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default fifo mode */
    res = mpu6500_set_fifo_mode(&gs_handle, MPU6500_BASIC_DEFAULT_FIFO_MODE);
 8003cdc:	2101      	movs	r1, #1
 8003cde:	4846      	ldr	r0, [pc, #280]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003ce0:	f7fe fdde 	bl	80028a0 <mpu6500_set_fifo_mode>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d007      	beq.n	8003cfe <mpu6500_basic_init+0x72a>
    {
        mpu6500_interface_debug_print("mpu6500: set fifo mode failed.\n");
 8003cee:	484b      	ldr	r0, [pc, #300]	@ (8003e1c <mpu6500_basic_init+0x848>)
 8003cf0:	f002 fa39 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003cf4:	4840      	ldr	r0, [pc, #256]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003cf6:	f7fd fb2f 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e077      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default gyroscope choice */
    res = mpu6500_set_gyroscope_choice(&gs_handle, MPU6500_BASIC_DEFAULT_GYROSCOPE_CHOICE);
 8003cfe:	2100      	movs	r1, #0
 8003d00:	483d      	ldr	r0, [pc, #244]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d02:	f7fe fec3 	bl	8002a8c <mpu6500_set_gyroscope_choice>
 8003d06:	4603      	mov	r3, r0
 8003d08:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <mpu6500_basic_init+0x74c>
    {
        mpu6500_interface_debug_print("mpu6500: set gyroscope choice failed.\n");
 8003d10:	4843      	ldr	r0, [pc, #268]	@ (8003e20 <mpu6500_basic_init+0x84c>)
 8003d12:	f002 fa28 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d16:	4838      	ldr	r0, [pc, #224]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d18:	f7fd fb1e 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e066      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low pass filter */
    res = mpu6500_set_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_PASS_FILTER);
 8003d20:	2103      	movs	r1, #3
 8003d22:	4835      	ldr	r0, [pc, #212]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d24:	f7fe fd72 	bl	800280c <mpu6500_set_low_pass_filter>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d007      	beq.n	8003d42 <mpu6500_basic_init+0x76e>
    {
        mpu6500_interface_debug_print("mpu6500: set low pass filter failed.\n");
 8003d32:	483c      	ldr	r0, [pc, #240]	@ (8003e24 <mpu6500_basic_init+0x850>)
 8003d34:	f002 fa17 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d38:	482f      	ldr	r0, [pc, #188]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d3a:	f7fd fb0d 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e055      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer choice */
    res = mpu6500_set_accelerometer_choice(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_CHOICE);
 8003d42:	2100      	movs	r1, #0
 8003d44:	482c      	ldr	r0, [pc, #176]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d46:	f7fe ffe5 	bl	8002d14 <mpu6500_set_accelerometer_choice>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <mpu6500_basic_init+0x790>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer choice failed.\n");
 8003d54:	4834      	ldr	r0, [pc, #208]	@ (8003e28 <mpu6500_basic_init+0x854>)
 8003d56:	f002 fa06 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d5a:	4827      	ldr	r0, [pc, #156]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d5c:	f7fd fafc 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e044      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accelerometer low pass filter */
    res = mpu6500_set_accelerometer_low_pass_filter(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_LOW_PASS_FILTER);
 8003d64:	2103      	movs	r1, #3
 8003d66:	4824      	ldr	r0, [pc, #144]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d68:	f7ff f82c 	bl	8002dc4 <mpu6500_set_accelerometer_low_pass_filter>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d007      	beq.n	8003d86 <mpu6500_basic_init+0x7b2>
    {
        mpu6500_interface_debug_print("mpu6500: set accelerometer low pass filter failed.\n");
 8003d76:	482d      	ldr	r0, [pc, #180]	@ (8003e2c <mpu6500_basic_init+0x858>)
 8003d78:	f002 f9f5 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d7c:	481e      	ldr	r0, [pc, #120]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d7e:	f7fd faeb 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e033      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default low power accel output rate */
    res = mpu6500_set_low_power_accel_output_rate(&gs_handle, MPU6500_BASIC_DEFAULT_LOW_POWER_ACCEL_OUTPUT_RATE);
 8003d86:	2108      	movs	r1, #8
 8003d88:	481b      	ldr	r0, [pc, #108]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003d8a:	f7ff f865 	bl	8002e58 <mpu6500_set_low_power_accel_output_rate>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <mpu6500_basic_init+0x7d4>
    {
        mpu6500_interface_debug_print("mpu6500: set low power accel output rate failed.\n");
 8003d98:	4825      	ldr	r0, [pc, #148]	@ (8003e30 <mpu6500_basic_init+0x85c>)
 8003d9a:	f002 f9e4 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003d9e:	4816      	ldr	r0, [pc, #88]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003da0:	f7fd fada 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e022      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default wake on motion */
    res = mpu6500_set_wake_on_motion(&gs_handle, MPU6500_BASIC_DEFAULT_WAKE_ON_MOTION);
 8003da8:	2100      	movs	r1, #0
 8003daa:	4813      	ldr	r0, [pc, #76]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dac:	f7ff f89e 	bl	8002eec <mpu6500_set_wake_on_motion>
 8003db0:	4603      	mov	r3, r0
 8003db2:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d007      	beq.n	8003dca <mpu6500_basic_init+0x7f6>
    {
        mpu6500_interface_debug_print("mpu6500: set wake on motion failed.\n");
 8003dba:	481e      	ldr	r0, [pc, #120]	@ (8003e34 <mpu6500_basic_init+0x860>)
 8003dbc:	f002 f9d3 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003dc0:	480d      	ldr	r0, [pc, #52]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dc2:	f7fd fac9 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e011      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    /* set the default accel compare with previous sample */
    res = mpu6500_set_accel_compare_with_previous_sample(&gs_handle, MPU6500_BASIC_DEFAULT_ACCELEROMETER_COMPARE);
 8003dca:	2101      	movs	r1, #1
 8003dcc:	480a      	ldr	r0, [pc, #40]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003dce:	f7ff f8db 	bl	8002f88 <mpu6500_set_accel_compare_with_previous_sample>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	73fb      	strb	r3, [r7, #15]
    if (res != 0)
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d007      	beq.n	8003dec <mpu6500_basic_init+0x818>
    {
        mpu6500_interface_debug_print("mpu6500: set accel compare with previous sample failed.\n");
 8003ddc:	4816      	ldr	r0, [pc, #88]	@ (8003e38 <mpu6500_basic_init+0x864>)
 8003dde:	f002 f9c2 	bl	8006166 <mpu6500_interface_debug_print>
        (void)mpu6500_deinit(&gs_handle);
 8003de2:	4805      	ldr	r0, [pc, #20]	@ (8003df8 <mpu6500_basic_init+0x824>)
 8003de4:	f7fd fab8 	bl	8001358 <mpu6500_deinit>
       
        return 1;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e000      	b.n	8003dee <mpu6500_basic_init+0x81a>
    }
    
    return 0;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	200000b4 	.word	0x200000b4
 8003dfc:	0800e8c8 	.word	0x0800e8c8
 8003e00:	0800e8ec 	.word	0x0800e8ec
 8003e04:	0800e914 	.word	0x0800e914
 8003e08:	0800e940 	.word	0x0800e940
 8003e0c:	0800e964 	.word	0x0800e964
 8003e10:	0800e988 	.word	0x0800e988
 8003e14:	0800e9b4 	.word	0x0800e9b4
 8003e18:	0800e9dc 	.word	0x0800e9dc
 8003e1c:	0800ea00 	.word	0x0800ea00
 8003e20:	0800ea20 	.word	0x0800ea20
 8003e24:	0800ea48 	.word	0x0800ea48
 8003e28:	0800ea70 	.word	0x0800ea70
 8003e2c:	0800ea9c 	.word	0x0800ea9c
 8003e30:	0800ead0 	.word	0x0800ead0
 8003e34:	0800eb04 	.word	0x0800eb04
 8003e38:	0800eb2c 	.word	0x0800eb2c

08003e3c <mpu6500_basic_read_temperature>:
 *             - 0 success
 *             - 1 read temperature failed
 * @note       none
 */
uint8_t mpu6500_basic_read_temperature(float *degrees)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
    int16_t raw;
    
    /* read temperature */
    if (mpu6500_read_temperature(&gs_handle, &raw, degrees) != 0)
 8003e44:	f107 030e 	add.w	r3, r7, #14
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4806      	ldr	r0, [pc, #24]	@ (8003e68 <mpu6500_basic_read_temperature+0x2c>)
 8003e4e:	f7fe f955 	bl	80020fc <mpu6500_read_temperature>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <mpu6500_basic_read_temperature+0x20>
    {
        return 1;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <mpu6500_basic_read_temperature+0x22>
    }
    
    return 0;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200000b4 	.word	0x200000b4

08003e6c <mpu6500_basic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_basic_read(float g[3], float dps[3])
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08e      	sub	sp, #56	@ 0x38
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
    int16_t gyro_raw[3];
    float accel[3];
    float gyro[3];
    
    /* set 1 */
    len = 1;
 8003e76:	2301      	movs	r3, #1
 8003e78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    
    /* read data */
    if (mpu6500_read(&gs_handle, accel_raw, accel, gyro_raw, gyro, &len) != 0)
 8003e7a:	f107 0020 	add.w	r0, r7, #32
 8003e7e:	f107 0214 	add.w	r2, r7, #20
 8003e82:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003e86:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8003e8a:	9301      	str	r3, [sp, #4]
 8003e8c:	f107 0308 	add.w	r3, r7, #8
 8003e90:	9300      	str	r3, [sp, #0]
 8003e92:	4603      	mov	r3, r0
 8003e94:	4811      	ldr	r0, [pc, #68]	@ (8003edc <mpu6500_basic_read+0x70>)
 8003e96:	f7fd faa3 	bl	80013e0 <mpu6500_read>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <mpu6500_basic_read+0x38>

    {
        return 1;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e016      	b.n	8003ed2 <mpu6500_basic_read+0x66>
    }
    
    /* copy the data */
    g[0] = accel[0];
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	601a      	str	r2, [r3, #0]
    g[1] = accel[1];
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	3304      	adds	r3, #4
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	601a      	str	r2, [r3, #0]
    g[2] = accel[2];
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3308      	adds	r3, #8
 8003eb6:	69fa      	ldr	r2, [r7, #28]
 8003eb8:	601a      	str	r2, [r3, #0]
    dps[0] = gyro[0];
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	601a      	str	r2, [r3, #0]
    dps[1] = gyro[1];
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	601a      	str	r2, [r3, #0]
    dps[2] = gyro[2];
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	601a      	str	r2, [r3, #0]
    
    return 0;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3730      	adds	r7, #48	@ 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	200000b4 	.word	0x200000b4

08003ee0 <mpu6500_basic_deinit>:
 *         - 0 success
 *         - 1 deinit failed
 * @note   none
 */
uint8_t mpu6500_basic_deinit(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
    /* deinit */
    if (mpu6500_deinit(&gs_handle) != 0)
 8003ee4:	4805      	ldr	r0, [pc, #20]	@ (8003efc <mpu6500_basic_deinit+0x1c>)
 8003ee6:	f7fd fa37 	bl	8001358 <mpu6500_deinit>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d001      	beq.n	8003ef4 <mpu6500_basic_deinit+0x14>
    {
        return 1;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <mpu6500_basic_deinit+0x16>
    }
    
    return 0;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	200000b4 	.word	0x200000b4

08003f00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	@ 0x28
 8003f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f06:	f107 0314 	add.w	r3, r7, #20
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	605a      	str	r2, [r3, #4]
 8003f10:	609a      	str	r2, [r3, #8]
 8003f12:	60da      	str	r2, [r3, #12]
 8003f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f16:	4b44      	ldr	r3, [pc, #272]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1a:	4a43      	ldr	r2, [pc, #268]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f22:	4b41      	ldr	r3, [pc, #260]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2a:	613b      	str	r3, [r7, #16]
 8003f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	4a3d      	ldr	r2, [pc, #244]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f34:	f043 0304 	orr.w	r3, r3, #4
 8003f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	60fb      	str	r3, [r7, #12]
 8003f44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f46:	4b38      	ldr	r3, [pc, #224]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f4a:	4a37      	ldr	r2, [pc, #220]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f52:	4b35      	ldr	r3, [pc, #212]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	60bb      	str	r3, [r7, #8]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f5e:	4b32      	ldr	r3, [pc, #200]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f62:	4a31      	ldr	r2, [pc, #196]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f64:	f043 0302 	orr.w	r3, r3, #2
 8003f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <MX_GPIO_Init+0x128>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	607b      	str	r3, [r7, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8003f76:	2201      	movs	r2, #1
 8003f78:	2108      	movs	r1, #8
 8003f7a:	482c      	ldr	r0, [pc, #176]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f7c:	f003 f8fe 	bl	800717c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LPS_CS_GPIO_Port, LPS_CS_Pin, GPIO_PIN_RESET);
 8003f80:	2200      	movs	r2, #0
 8003f82:	2110      	movs	r1, #16
 8003f84:	4829      	ldr	r0, [pc, #164]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003f86:	f003 f8f9 	bl	800717c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8003f90:	4827      	ldr	r0, [pc, #156]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003f92:	f003 f8f3 	bl	800717c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 8003f96:	2301      	movs	r3, #1
 8003f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8003fa4:	f107 0314 	add.w	r3, r7, #20
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4820      	ldr	r0, [pc, #128]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fac:	f002 ff4a 	bl	8006e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MPU6500_CS_Pin|LPS_CS_Pin;
 8003fb0:	2318      	movs	r3, #24
 8003fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4819      	ldr	r0, [pc, #100]	@ (800402c <MX_GPIO_Init+0x12c>)
 8003fc8:	f002 ff3c 	bl	8006e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8003fcc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8003fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fde:	f107 0314 	add.w	r3, r7, #20
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	4812      	ldr	r0, [pc, #72]	@ (8004030 <MX_GPIO_Init+0x130>)
 8003fe6:	f002 ff2d 	bl	8006e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Warining_input_Pin;
 8003fea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Warining_input_GPIO_Port, &GPIO_InitStruct);
 8003ff8:	f107 0314 	add.w	r3, r7, #20
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	480d      	ldr	r0, [pc, #52]	@ (8004034 <MX_GPIO_Init+0x134>)
 8004000:	f002 ff20 	bl	8006e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Card_detect_Pin;
 8004004:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Card_detect_GPIO_Port, &GPIO_InitStruct);
 8004012:	f107 0314 	add.w	r3, r7, #20
 8004016:	4619      	mov	r1, r3
 8004018:	4805      	ldr	r0, [pc, #20]	@ (8004030 <MX_GPIO_Init+0x130>)
 800401a:	f002 ff13 	bl	8006e44 <HAL_GPIO_Init>

}
 800401e:	bf00      	nop
 8004020:	3728      	adds	r7, #40	@ 0x28
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800
 800402c:	40020800 	.word	0x40020800
 8004030:	40020400 	.word	0x40020400
 8004034:	40020000 	.word	0x40020000

08004038 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800403c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <MX_I2C1_Init+0x74>)
 800403e:	4a1c      	ldr	r2, [pc, #112]	@ (80040b0 <MX_I2C1_Init+0x78>)
 8004040:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 8004042:	4b1a      	ldr	r3, [pc, #104]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004044:	4a1b      	ldr	r2, [pc, #108]	@ (80040b4 <MX_I2C1_Init+0x7c>)
 8004046:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004048:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <MX_I2C1_Init+0x74>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800404e:	4b17      	ldr	r3, [pc, #92]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004050:	2201      	movs	r2, #1
 8004052:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004054:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004056:	2200      	movs	r2, #0
 8004058:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800405a:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <MX_I2C1_Init+0x74>)
 800405c:	2200      	movs	r2, #0
 800405e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004060:	4b12      	ldr	r3, [pc, #72]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004062:	2200      	movs	r2, #0
 8004064:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004066:	4b11      	ldr	r3, [pc, #68]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004068:	2200      	movs	r2, #0
 800406a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <MX_I2C1_Init+0x74>)
 800406e:	2200      	movs	r2, #0
 8004070:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004072:	480e      	ldr	r0, [pc, #56]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004074:	f003 f89c 	bl	80071b0 <HAL_I2C_Init>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800407e:	f001 f885 	bl	800518c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004082:	2100      	movs	r1, #0
 8004084:	4809      	ldr	r0, [pc, #36]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004086:	f003 ff2c 	bl	8007ee2 <HAL_I2CEx_ConfigAnalogFilter>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004090:	f001 f87c 	bl	800518c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004094:	2100      	movs	r1, #0
 8004096:	4805      	ldr	r0, [pc, #20]	@ (80040ac <MX_I2C1_Init+0x74>)
 8004098:	f003 ff6e 	bl	8007f78 <HAL_I2CEx_ConfigDigitalFilter>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80040a2:	f001 f873 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	200004f4 	.word	0x200004f4
 80040b0:	40005400 	.word	0x40005400
 80040b4:	00506682 	.word	0x00506682

080040b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b0aa      	sub	sp, #168	@ 0xa8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040c0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	605a      	str	r2, [r3, #4]
 80040ca:	609a      	str	r2, [r3, #8]
 80040cc:	60da      	str	r2, [r3, #12]
 80040ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	2280      	movs	r2, #128	@ 0x80
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f008 fd64 	bl	800cba6 <memset>
  if(i2cHandle->Instance==I2C1)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a29      	ldr	r2, [pc, #164]	@ (8004188 <HAL_I2C_MspInit+0xd0>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d14b      	bne.n	8004180 <HAL_I2C_MspInit+0xc8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80040e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80040ec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80040ee:	2300      	movs	r3, #0
 80040f0:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040f2:	f107 0314 	add.w	r3, r7, #20
 80040f6:	4618      	mov	r0, r3
 80040f8:	f004 fc52 	bl	80089a0 <HAL_RCCEx_PeriphCLKConfig>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004102:	f001 f843 	bl	800518c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004106:	4b21      	ldr	r3, [pc, #132]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410a:	4a20      	ldr	r2, [pc, #128]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	6313      	str	r3, [r2, #48]	@ 0x30
 8004112:	4b1e      	ldr	r3, [pc, #120]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	613b      	str	r3, [r7, #16]
 800411c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = INA_SCL_Pin|INA_SDA_Pin;
 800411e:	23c0      	movs	r3, #192	@ 0xc0
 8004120:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004124:	2312      	movs	r3, #18
 8004126:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004130:	2303      	movs	r3, #3
 8004132:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004136:	2304      	movs	r3, #4
 8004138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800413c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004140:	4619      	mov	r1, r3
 8004142:	4813      	ldr	r0, [pc, #76]	@ (8004190 <HAL_I2C_MspInit+0xd8>)
 8004144:	f002 fe7e 	bl	8006e44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	4a0f      	ldr	r2, [pc, #60]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 800414e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004152:	6413      	str	r3, [r2, #64]	@ 0x40
 8004154:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <HAL_I2C_MspInit+0xd4>)
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800415c:	60fb      	str	r3, [r7, #12]
 800415e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004160:	2200      	movs	r2, #0
 8004162:	2100      	movs	r1, #0
 8004164:	201f      	movs	r0, #31
 8004166:	f002 f9a6 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800416a:	201f      	movs	r0, #31
 800416c:	f002 f9bf 	bl	80064ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004170:	2200      	movs	r2, #0
 8004172:	2100      	movs	r1, #0
 8004174:	2020      	movs	r0, #32
 8004176:	f002 f99e 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800417a:	2020      	movs	r0, #32
 800417c:	f002 f9b7 	bl	80064ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004180:	bf00      	nop
 8004182:	37a8      	adds	r7, #168	@ 0xa8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40005400 	.word	0x40005400
 800418c:	40023800 	.word	0x40023800
 8004190:	40020400 	.word	0x40020400

08004194 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80041a6:	2320      	movs	r3, #32
 80041a8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80041aa:	f3bf 8f4f 	dsb	sy
}
 80041ae:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80041b0:	e00b      	b.n	80041ca <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80041b2:	4a0d      	ldr	r2, [pc, #52]	@ (80041e8 <SCB_InvalidateDCache_by_Addr+0x54>)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	4413      	add	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dcf0      	bgt.n	80041b2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80041d0:	f3bf 8f4f 	dsb	sy
}
 80041d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041d6:	f3bf 8f6f 	isb	sy
}
 80041da:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80041dc:	bf00      	nop
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	e000ed00 	.word	0xe000ed00

080041ec <ibus_init>:
static void ibus_update(uint16_t *ibus_data);

/* ================= PUBLIC ================= */

void ibus_init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
    HAL_UART_Receive_DMA(IBUS_UART, uart_dma_rx_buf, IBUS_DMA_BUF_LEN);
 80041f0:	2240      	movs	r2, #64	@ 0x40
 80041f2:	4903      	ldr	r1, [pc, #12]	@ (8004200 <ibus_init+0x14>)
 80041f4:	4803      	ldr	r0, [pc, #12]	@ (8004204 <ibus_init+0x18>)
 80041f6:	f007 fb0b 	bl	800b810 <HAL_UART_Receive_DMA>
}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20000548 	.word	0x20000548
 8004204:	20000894 	.word	0x20000894

08004208 <ibus_uart_idle_callback>:

/**
 * @brief Wywoywa w USARTx_IRQHandler po wykryciu UART_FLAG_IDLE
 */
void ibus_uart_idle_callback(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
    __HAL_UART_CLEAR_IDLEFLAG(IBUS_UART);
 800420e:	4b21      	ldr	r3, [pc, #132]	@ (8004294 <ibus_uart_idle_callback+0x8c>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2210      	movs	r2, #16
 8004214:	621a      	str	r2, [r3, #32]

    uint16_t pos = IBUS_DMA_BUF_LEN -
                   __HAL_DMA_GET_COUNTER(IBUS_UART->hdmarx);
 8004216:	4b1f      	ldr	r3, [pc, #124]	@ (8004294 <ibus_uart_idle_callback+0x8c>)
 8004218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
    uint16_t pos = IBUS_DMA_BUF_LEN -
 800421e:	b29b      	uxth	r3, r3
 8004220:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004224:	80fb      	strh	r3, [r7, #6]

    if (pos != dma_last_pos)
 8004226:	4b1c      	ldr	r3, [pc, #112]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	88fa      	ldrh	r2, [r7, #6]
 800422c:	429a      	cmp	r2, r3
 800422e:	d02c      	beq.n	800428a <ibus_uart_idle_callback+0x82>
    {
        /* cache fix dla STM32F7 */
        SCB_InvalidateDCache_by_Addr(
 8004230:	2140      	movs	r1, #64	@ 0x40
 8004232:	481a      	ldr	r0, [pc, #104]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004234:	f7ff ffae 	bl	8004194 <SCB_InvalidateDCache_by_Addr>
            (uint32_t*)uart_dma_rx_buf,
            IBUS_DMA_BUF_LEN
        );

        if (pos > dma_last_pos)
 8004238:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800423a:	881b      	ldrh	r3, [r3, #0]
 800423c:	88fa      	ldrh	r2, [r7, #6]
 800423e:	429a      	cmp	r2, r3
 8004240:	d90d      	bls.n	800425e <ibus_uart_idle_callback+0x56>
        {
            ibus_process_bytes(&uart_dma_rx_buf[dma_last_pos],
 8004242:	4b15      	ldr	r3, [pc, #84]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	4b14      	ldr	r3, [pc, #80]	@ (800429c <ibus_uart_idle_callback+0x94>)
 800424a:	18d0      	adds	r0, r2, r3
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800424e:	881b      	ldrh	r3, [r3, #0]
 8004250:	88fa      	ldrh	r2, [r7, #6]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	b29b      	uxth	r3, r3
 8004256:	4619      	mov	r1, r3
 8004258:	f000 f87a 	bl	8004350 <ibus_process_bytes>
 800425c:	e012      	b.n	8004284 <ibus_uart_idle_callback+0x7c>
                               pos - dma_last_pos);
        }
        else
        {
            /* zawinicie DMA */
            ibus_process_bytes(&uart_dma_rx_buf[dma_last_pos],
 800425e:	4b0e      	ldr	r3, [pc, #56]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004260:	881b      	ldrh	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	4b0d      	ldr	r3, [pc, #52]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004266:	441a      	add	r2, r3
 8004268:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 800426a:	881b      	ldrh	r3, [r3, #0]
 800426c:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004270:	b29b      	uxth	r3, r3
 8004272:	4619      	mov	r1, r3
 8004274:	4610      	mov	r0, r2
 8004276:	f000 f86b 	bl	8004350 <ibus_process_bytes>
                               IBUS_DMA_BUF_LEN - dma_last_pos);
            ibus_process_bytes(&uart_dma_rx_buf[0], pos);
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	4619      	mov	r1, r3
 800427e:	4807      	ldr	r0, [pc, #28]	@ (800429c <ibus_uart_idle_callback+0x94>)
 8004280:	f000 f866 	bl	8004350 <ibus_process_bytes>
        }

        dma_last_pos = pos;
 8004284:	4a04      	ldr	r2, [pc, #16]	@ (8004298 <ibus_uart_idle_callback+0x90>)
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	8013      	strh	r3, [r2, #0]
    }
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000894 	.word	0x20000894
 8004298:	200005a8 	.word	0x200005a8
 800429c:	20000548 	.word	0x20000548

080042a0 <ibus_read>:

bool ibus_read(uint16_t *ibus_data)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
    if (!ibus_is_valid())
 80042a8:	f000 f8e4 	bl	8004474 <ibus_is_valid>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f083 0301 	eor.w	r3, r3, #1
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <ibus_read+0x1c>
        return false;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e00d      	b.n	80042d8 <ibus_read+0x38>

    if (!ibus_checksum())
 80042bc:	f000 f8f2 	bl	80044a4 <ibus_checksum>
 80042c0:	4603      	mov	r3, r0
 80042c2:	f083 0301 	eor.w	r3, r3, #1
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <ibus_read+0x30>
        return false;
 80042cc:	2300      	movs	r3, #0
 80042ce:	e003      	b.n	80042d8 <ibus_read+0x38>

    ibus_update(ibus_data);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f917 	bl	8004504 <ibus_update>
    return true;
 80042d6:	2301      	movs	r3, #1
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <ibus_soft_failsafe>:

/* ================= FAIL SAFE ================= */

void ibus_soft_failsafe(uint16_t *ibus_data, uint8_t max)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b085      	sub	sp, #20
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	70fb      	strb	r3, [r7, #3]
    if (++fail_safe_flag < max)
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <ibus_soft_failsafe+0x54>)
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004334 <ibus_soft_failsafe+0x54>)
 80042f6:	701a      	strb	r2, [r3, #0]
 80042f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <ibus_soft_failsafe+0x54>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	78fa      	ldrb	r2, [r7, #3]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d812      	bhi.n	8004328 <ibus_soft_failsafe+0x48>
        return;

    for (uint8_t i = 0; i < IBUS_USER_CHANNELS; i++)
 8004302:	2300      	movs	r3, #0
 8004304:	73fb      	strb	r3, [r7, #15]
 8004306:	e008      	b.n	800431a <ibus_soft_failsafe+0x3a>
        ibus_data[i] = 0;
 8004308:	7bfb      	ldrb	r3, [r7, #15]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	4413      	add	r3, r2
 8004310:	2200      	movs	r2, #0
 8004312:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < IBUS_USER_CHANNELS; i++)
 8004314:	7bfb      	ldrb	r3, [r7, #15]
 8004316:	3301      	adds	r3, #1
 8004318:	73fb      	strb	r3, [r7, #15]
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	2b09      	cmp	r3, #9
 800431e:	d9f3      	bls.n	8004308 <ibus_soft_failsafe+0x28>

    fail_safe_flag = 0;
 8004320:	4b04      	ldr	r3, [pc, #16]	@ (8004334 <ibus_soft_failsafe+0x54>)
 8004322:	2200      	movs	r2, #0
 8004324:	701a      	strb	r2, [r3, #0]
 8004326:	e000      	b.n	800432a <ibus_soft_failsafe+0x4a>
        return;
 8004328:	bf00      	nop
}
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	200005aa 	.word	0x200005aa

08004338 <ibus_reset_failsafe>:

void ibus_reset_failsafe(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
    fail_safe_flag = 0;
 800433c:	4b03      	ldr	r3, [pc, #12]	@ (800434c <ibus_reset_failsafe+0x14>)
 800433e:	2200      	movs	r2, #0
 8004340:	701a      	strb	r2, [r3, #0]
}
 8004342:	bf00      	nop
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr
 800434c:	200005aa 	.word	0x200005aa

08004350 <ibus_process_bytes>:

/* ================= LOCAL ================= */

static void ibus_process_bytes(uint8_t *data, uint16_t len)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++)
 800435c:	2300      	movs	r3, #0
 800435e:	81fb      	strh	r3, [r7, #14]
 8004360:	e015      	b.n	800438e <ibus_process_bytes+0x3e>
    {
        if (stream_len < sizeof(stream_buf))
 8004362:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <ibus_process_bytes+0x50>)
 8004364:	881b      	ldrh	r3, [r3, #0]
 8004366:	2b3f      	cmp	r3, #63	@ 0x3f
 8004368:	d80c      	bhi.n	8004384 <ibus_process_bytes+0x34>
            stream_buf[stream_len++] = data[i];
 800436a:	89fb      	ldrh	r3, [r7, #14]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	441a      	add	r2, r3
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <ibus_process_bytes+0x50>)
 8004372:	881b      	ldrh	r3, [r3, #0]
 8004374:	1c59      	adds	r1, r3, #1
 8004376:	b288      	uxth	r0, r1
 8004378:	4909      	ldr	r1, [pc, #36]	@ (80043a0 <ibus_process_bytes+0x50>)
 800437a:	8008      	strh	r0, [r1, #0]
 800437c:	4619      	mov	r1, r3
 800437e:	7812      	ldrb	r2, [r2, #0]
 8004380:	4b08      	ldr	r3, [pc, #32]	@ (80043a4 <ibus_process_bytes+0x54>)
 8004382:	545a      	strb	r2, [r3, r1]

        ibus_try_parse_frame();
 8004384:	f000 f810 	bl	80043a8 <ibus_try_parse_frame>
    for (uint16_t i = 0; i < len; i++)
 8004388:	89fb      	ldrh	r3, [r7, #14]
 800438a:	3301      	adds	r3, #1
 800438c:	81fb      	strh	r3, [r7, #14]
 800438e:	89fa      	ldrh	r2, [r7, #14]
 8004390:	887b      	ldrh	r3, [r7, #2]
 8004392:	429a      	cmp	r2, r3
 8004394:	d3e5      	bcc.n	8004362 <ibus_process_bytes+0x12>
    }
}
 8004396:	bf00      	nop
 8004398:	bf00      	nop
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	200005ec 	.word	0x200005ec
 80043a4:	200005ac 	.word	0x200005ac

080043a8 <ibus_try_parse_frame>:

/**
 * @brief Parser strumieniowy + RESYNC
 */
static void ibus_try_parse_frame(void)
{
 80043a8:	b5b0      	push	{r4, r5, r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
    if (stream_len < 2)
 80043ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d952      	bls.n	800445c <ibus_try_parse_frame+0xb4>
        return;

    for (uint16_t i = 0; i <= stream_len - 2; i++)
 80043b6:	2300      	movs	r3, #0
 80043b8:	80fb      	strh	r3, [r7, #6]
 80043ba:	e03e      	b.n	800443a <ibus_try_parse_frame+0x92>
    {
        if (stream_buf[i]     == IBUS_HEADER_0 &&
 80043bc:	88fb      	ldrh	r3, [r7, #6]
 80043be:	4a2b      	ldr	r2, [pc, #172]	@ (800446c <ibus_try_parse_frame+0xc4>)
 80043c0:	5cd3      	ldrb	r3, [r2, r3]
 80043c2:	2b20      	cmp	r3, #32
 80043c4:	d136      	bne.n	8004434 <ibus_try_parse_frame+0x8c>
            stream_buf[i + 1] == IBUS_HEADER_1)
 80043c6:	88fb      	ldrh	r3, [r7, #6]
 80043c8:	3301      	adds	r3, #1
 80043ca:	4a28      	ldr	r2, [pc, #160]	@ (800446c <ibus_try_parse_frame+0xc4>)
 80043cc:	5cd3      	ldrb	r3, [r2, r3]
        if (stream_buf[i]     == IBUS_HEADER_0 &&
 80043ce:	2b40      	cmp	r3, #64	@ 0x40
 80043d0:	d130      	bne.n	8004434 <ibus_try_parse_frame+0x8c>
        {
            if (stream_len - i < IBUS_FRAME_LEN)
 80043d2:	4b25      	ldr	r3, [pc, #148]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 80043d4:	881b      	ldrh	r3, [r3, #0]
 80043d6:	461a      	mov	r2, r3
 80043d8:	88fb      	ldrh	r3, [r7, #6]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b1f      	cmp	r3, #31
 80043de:	dd3f      	ble.n	8004460 <ibus_try_parse_frame+0xb8>
                return;

            memcpy(ibus_frame_buf,
                   &stream_buf[i],
 80043e0:	88fb      	ldrh	r3, [r7, #6]
 80043e2:	4a22      	ldr	r2, [pc, #136]	@ (800446c <ibus_try_parse_frame+0xc4>)
 80043e4:	4413      	add	r3, r2
            memcpy(ibus_frame_buf,
 80043e6:	4a22      	ldr	r2, [pc, #136]	@ (8004470 <ibus_try_parse_frame+0xc8>)
 80043e8:	4614      	mov	r4, r2
 80043ea:	461d      	mov	r5, r3
 80043ec:	6828      	ldr	r0, [r5, #0]
 80043ee:	6869      	ldr	r1, [r5, #4]
 80043f0:	68aa      	ldr	r2, [r5, #8]
 80043f2:	68eb      	ldr	r3, [r5, #12]
 80043f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043f6:	6928      	ldr	r0, [r5, #16]
 80043f8:	6969      	ldr	r1, [r5, #20]
 80043fa:	69aa      	ldr	r2, [r5, #24]
 80043fc:	69eb      	ldr	r3, [r5, #28]
 80043fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
                   IBUS_FRAME_LEN);

            memmove(stream_buf,
                    &stream_buf[i + IBUS_FRAME_LEN],
 8004400:	88fb      	ldrh	r3, [r7, #6]
 8004402:	3320      	adds	r3, #32
 8004404:	4a19      	ldr	r2, [pc, #100]	@ (800446c <ibus_try_parse_frame+0xc4>)
 8004406:	1899      	adds	r1, r3, r2
                    stream_len - (i + IBUS_FRAME_LEN));
 8004408:	4b17      	ldr	r3, [pc, #92]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	3320      	adds	r3, #32
 8004412:	1ad3      	subs	r3, r2, r3
            memmove(stream_buf,
 8004414:	461a      	mov	r2, r3
 8004416:	4815      	ldr	r0, [pc, #84]	@ (800446c <ibus_try_parse_frame+0xc4>)
 8004418:	f008 fbab 	bl	800cb72 <memmove>

            stream_len -= (i + IBUS_FRAME_LEN);
 800441c:	4b12      	ldr	r3, [pc, #72]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 800441e:	881a      	ldrh	r2, [r3, #0]
 8004420:	88fb      	ldrh	r3, [r7, #6]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b20      	subs	r3, #32
 8004428:	b29a      	uxth	r2, r3
 800442a:	4b0f      	ldr	r3, [pc, #60]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 800442c:	801a      	strh	r2, [r3, #0]

            ibus_reset_failsafe();
 800442e:	f7ff ff83 	bl	8004338 <ibus_reset_failsafe>
            return;
 8004432:	e016      	b.n	8004462 <ibus_try_parse_frame+0xba>
    for (uint16_t i = 0; i <= stream_len - 2; i++)
 8004434:	88fb      	ldrh	r3, [r7, #6]
 8004436:	3301      	adds	r3, #1
 8004438:	80fb      	strh	r3, [r7, #6]
 800443a:	4b0b      	ldr	r3, [pc, #44]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	1e5a      	subs	r2, r3, #1
 8004440:	88fb      	ldrh	r3, [r7, #6]
 8004442:	429a      	cmp	r2, r3
 8004444:	dcba      	bgt.n	80043bc <ibus_try_parse_frame+0x14>
        }
    }

    /* brak nagwka  zachowaj ostatni bajt */
    stream_buf[0] = stream_buf[stream_len - 1];
 8004446:	4b08      	ldr	r3, [pc, #32]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 8004448:	881b      	ldrh	r3, [r3, #0]
 800444a:	3b01      	subs	r3, #1
 800444c:	4a07      	ldr	r2, [pc, #28]	@ (800446c <ibus_try_parse_frame+0xc4>)
 800444e:	5cd2      	ldrb	r2, [r2, r3]
 8004450:	4b06      	ldr	r3, [pc, #24]	@ (800446c <ibus_try_parse_frame+0xc4>)
 8004452:	701a      	strb	r2, [r3, #0]
    stream_len = 1;
 8004454:	4b04      	ldr	r3, [pc, #16]	@ (8004468 <ibus_try_parse_frame+0xc0>)
 8004456:	2201      	movs	r2, #1
 8004458:	801a      	strh	r2, [r3, #0]
 800445a:	e002      	b.n	8004462 <ibus_try_parse_frame+0xba>
        return;
 800445c:	bf00      	nop
 800445e:	e000      	b.n	8004462 <ibus_try_parse_frame+0xba>
                return;
 8004460:	bf00      	nop
}
 8004462:	3708      	adds	r7, #8
 8004464:	46bd      	mov	sp, r7
 8004466:	bdb0      	pop	{r4, r5, r7, pc}
 8004468:	200005ec 	.word	0x200005ec
 800446c:	200005ac 	.word	0x200005ac
 8004470:	20000588 	.word	0x20000588

08004474 <ibus_is_valid>:

static bool ibus_is_valid(void)
{
 8004474:	b480      	push	{r7}
 8004476:	af00      	add	r7, sp, #0
    return (ibus_frame_buf[0] == IBUS_HEADER_0 &&
 8004478:	4b09      	ldr	r3, [pc, #36]	@ (80044a0 <ibus_is_valid+0x2c>)
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	2b20      	cmp	r3, #32
 800447e:	d105      	bne.n	800448c <ibus_is_valid+0x18>
            ibus_frame_buf[1] == IBUS_HEADER_1);
 8004480:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <ibus_is_valid+0x2c>)
 8004482:	785b      	ldrb	r3, [r3, #1]
    return (ibus_frame_buf[0] == IBUS_HEADER_0 &&
 8004484:	2b40      	cmp	r3, #64	@ 0x40
 8004486:	d101      	bne.n	800448c <ibus_is_valid+0x18>
 8004488:	2301      	movs	r3, #1
 800448a:	e000      	b.n	800448e <ibus_is_valid+0x1a>
 800448c:	2300      	movs	r3, #0
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	b2db      	uxtb	r3, r3
}
 8004494:	4618      	mov	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	20000588 	.word	0x20000588

080044a4 <ibus_checksum>:

static bool ibus_checksum(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
    uint16_t checksum_cal = 0xFFFF;
 80044aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80044ae:	80fb      	strh	r3, [r7, #6]
    uint16_t checksum_ibus;

    for (uint8_t i = 0; i < 30; i++)
 80044b0:	2300      	movs	r3, #0
 80044b2:	717b      	strb	r3, [r7, #5]
 80044b4:	e009      	b.n	80044ca <ibus_checksum+0x26>
        checksum_cal -= ibus_frame_buf[i];
 80044b6:	797b      	ldrb	r3, [r7, #5]
 80044b8:	4a11      	ldr	r2, [pc, #68]	@ (8004500 <ibus_checksum+0x5c>)
 80044ba:	5cd3      	ldrb	r3, [r2, r3]
 80044bc:	461a      	mov	r2, r3
 80044be:	88fb      	ldrh	r3, [r7, #6]
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
    for (uint8_t i = 0; i < 30; i++)
 80044c4:	797b      	ldrb	r3, [r7, #5]
 80044c6:	3301      	adds	r3, #1
 80044c8:	717b      	strb	r3, [r7, #5]
 80044ca:	797b      	ldrb	r3, [r7, #5]
 80044cc:	2b1d      	cmp	r3, #29
 80044ce:	d9f2      	bls.n	80044b6 <ibus_checksum+0x12>

    checksum_ibus =
        (ibus_frame_buf[31] << 8) |
 80044d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004500 <ibus_checksum+0x5c>)
 80044d2:	7fdb      	ldrb	r3, [r3, #31]
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	b21a      	sxth	r2, r3
         ibus_frame_buf[30];
 80044d8:	4b09      	ldr	r3, [pc, #36]	@ (8004500 <ibus_checksum+0x5c>)
 80044da:	7f9b      	ldrb	r3, [r3, #30]
 80044dc:	b21b      	sxth	r3, r3
        (ibus_frame_buf[31] << 8) |
 80044de:	4313      	orrs	r3, r2
 80044e0:	b21b      	sxth	r3, r3
    checksum_ibus =
 80044e2:	807b      	strh	r3, [r7, #2]

    return (checksum_ibus == checksum_cal);
 80044e4:	887a      	ldrh	r2, [r7, #2]
 80044e6:	88fb      	ldrh	r3, [r7, #6]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	bf0c      	ite	eq
 80044ec:	2301      	moveq	r3, #1
 80044ee:	2300      	movne	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	20000588 	.word	0x20000588

08004504 <ibus_update>:

static void ibus_update(uint16_t *ibus_data)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
    for (uint8_t ch = 0, i = 2;
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	2302      	movs	r3, #2
 8004512:	73bb      	strb	r3, [r7, #14]
 8004514:	e017      	b.n	8004546 <ibus_update+0x42>
         ch < IBUS_USER_CHANNELS;
         ch++, i += 2)
    {
        ibus_data[ch] =
            (ibus_frame_buf[i + 1] << 8) |
 8004516:	7bbb      	ldrb	r3, [r7, #14]
 8004518:	3301      	adds	r3, #1
 800451a:	4a10      	ldr	r2, [pc, #64]	@ (800455c <ibus_update+0x58>)
 800451c:	5cd3      	ldrb	r3, [r2, r3]
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	b21a      	sxth	r2, r3
             ibus_frame_buf[i];
 8004522:	7bbb      	ldrb	r3, [r7, #14]
 8004524:	490d      	ldr	r1, [pc, #52]	@ (800455c <ibus_update+0x58>)
 8004526:	5ccb      	ldrb	r3, [r1, r3]
 8004528:	b21b      	sxth	r3, r3
            (ibus_frame_buf[i + 1] << 8) |
 800452a:	4313      	orrs	r3, r2
 800452c:	b219      	sxth	r1, r3
        ibus_data[ch] =
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	4413      	add	r3, r2
            (ibus_frame_buf[i + 1] << 8) |
 8004536:	b28a      	uxth	r2, r1
        ibus_data[ch] =
 8004538:	801a      	strh	r2, [r3, #0]
         ch++, i += 2)
 800453a:	7bfb      	ldrb	r3, [r7, #15]
 800453c:	3301      	adds	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
 8004540:	7bbb      	ldrb	r3, [r7, #14]
 8004542:	3302      	adds	r3, #2
 8004544:	73bb      	strb	r3, [r7, #14]
         ch < IBUS_USER_CHANNELS;
 8004546:	7bfb      	ldrb	r3, [r7, #15]
 8004548:	2b09      	cmp	r3, #9
 800454a:	d9e4      	bls.n	8004516 <ibus_update+0x12>
    }
}
 800454c:	bf00      	nop
 800454e:	bf00      	nop
 8004550:	3714      	adds	r7, #20
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	20000588 	.word	0x20000588

08004560 <pid_compute>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float pid_compute(PID_t *pid, float error, float dt)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	ed87 0a02 	vstr	s0, [r7, #8]
 800456c:	edc7 0a01 	vstr	s1, [r7, #4]
    pid->integral += error * dt;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	ed93 7a03 	vldr	s14, [r3, #12]
 8004576:	edd7 6a02 	vldr	s13, [r7, #8]
 800457a:	edd7 7a01 	vldr	s15, [r7, #4]
 800457e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004582:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = (error - pid->prev_error) / dt;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	edd3 7a04 	vldr	s15, [r3, #16]
 8004592:	ed97 7a02 	vldr	s14, [r7, #8]
 8004596:	ee77 6a67 	vsub.f32	s13, s14, s15
 800459a:	ed97 7a01 	vldr	s14, [r7, #4]
 800459e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045a2:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->prev_error = error;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	611a      	str	r2, [r3, #16]

    return pid->kp * error + pid->ki * pid->integral + pid->kd * derivative;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	ed93 7a00 	vldr	s14, [r3]
 80045b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80045b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	edd3 6a01 	vldr	s13, [r3, #4]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80045c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	edd3 6a02 	vldr	s13, [r3, #8]
 80045d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80045d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045dc:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80045e0:	eeb0 0a67 	vmov.f32	s0, s15
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
	...

080045f0 <compute_motor_pwm>:

void compute_motor_pwm(float roll, float pitch, float yaw, float dt,
                       uint16_t throttle,
                       uint16_t *m1, uint16_t *m2,
                       uint16_t *m3, uint16_t *m4)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b096      	sub	sp, #88	@ 0x58
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	ed87 0a07 	vstr	s0, [r7, #28]
 80045fa:	edc7 0a06 	vstr	s1, [r7, #24]
 80045fe:	ed87 1a05 	vstr	s2, [r7, #20]
 8004602:	edc7 1a04 	vstr	s3, [r7, #16]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	607a      	str	r2, [r7, #4]
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	4603      	mov	r3, r0
 800460e:	81fb      	strh	r3, [r7, #14]
    float target_roll = 0.0f;
 8004610:	f04f 0300 	mov.w	r3, #0
 8004614:	647b      	str	r3, [r7, #68]	@ 0x44
    float target_pitch = 0.0f;
 8004616:	f04f 0300 	mov.w	r3, #0
 800461a:	643b      	str	r3, [r7, #64]	@ 0x40
    float target_yaw = 0.0f;
 800461c:	f04f 0300 	mov.w	r3, #0
 8004620:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Calculate errors
    float roll_error  = target_roll  - roll;
 8004622:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8004626:	edd7 7a07 	vldr	s15, [r7, #28]
 800462a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800462e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float pitch_error = target_pitch - pitch;
 8004632:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8004636:	edd7 7a06 	vldr	s15, [r7, #24]
 800463a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800463e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float yaw_error   = target_yaw   - yaw;
 8004642:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004646:	edd7 7a05 	vldr	s15, [r7, #20]
 800464a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800464e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // PID output
    float roll_correction  = pid_compute(&pid_roll,  roll_error,  dt);
 8004652:	edd7 0a04 	vldr	s1, [r7, #16]
 8004656:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800465a:	4871      	ldr	r0, [pc, #452]	@ (8004820 <compute_motor_pwm+0x230>)
 800465c:	f7ff ff80 	bl	8004560 <pid_compute>
 8004660:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
    float pitch_correction = pid_compute(&pid_pitch, pitch_error, dt);
 8004664:	edd7 0a04 	vldr	s1, [r7, #16]
 8004668:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800466c:	486d      	ldr	r0, [pc, #436]	@ (8004824 <compute_motor_pwm+0x234>)
 800466e:	f7ff ff77 	bl	8004560 <pid_compute>
 8004672:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float yaw_correction   = pid_compute(&pid_yaw,   yaw_error,   dt);
 8004676:	edd7 0a04 	vldr	s1, [r7, #16]
 800467a:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 800467e:	486a      	ldr	r0, [pc, #424]	@ (8004828 <compute_motor_pwm+0x238>)
 8004680:	f7ff ff6e 	bl	8004560 <pid_compute>
 8004684:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

    // Summarise signals
    float m1_f = throttle + pitch_correction + roll_correction - yaw_correction;  	// Front Left
 8004688:	89fb      	ldrh	r3, [r7, #14]
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004692:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004696:	ee37 7a27 	vadd.f32	s14, s14, s15
 800469a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800469e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80046a2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80046a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046aa:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float m2_f = throttle + pitch_correction - roll_correction + yaw_correction;  	// Front Right
 80046ae:	89fb      	ldrh	r3, [r7, #14]
 80046b0:	ee07 3a90 	vmov	s15, r3
 80046b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80046bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80046c0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80046c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046c8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80046cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046d0:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float m3_f = throttle - pitch_correction - roll_correction - yaw_correction;  	// Rear Right
 80046d4:	89fb      	ldrh	r3, [r7, #14]
 80046d6:	ee07 3a90 	vmov	s15, r3
 80046da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046de:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80046e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80046e6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80046ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80046ee:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80046f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046f6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float m4_f = throttle - pitch_correction + roll_correction + yaw_correction;  	// Rear Left
 80046fa:	89fb      	ldrh	r3, [r7, #14]
 80046fc:	ee07 3a90 	vmov	s15, r3
 8004700:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004704:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004708:	ee37 7a67 	vsub.f32	s14, s14, s15
 800470c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004714:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004718:	ee77 7a27 	vadd.f32	s15, s14, s15
 800471c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    // PWM LIMITATION
    if (m1_f > 2000) m1_f = 2000;
 8004720:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8004724:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800482c <compute_motor_pwm+0x23c>
 8004728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800472c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004730:	dd01      	ble.n	8004736 <compute_motor_pwm+0x146>
 8004732:	4b3f      	ldr	r3, [pc, #252]	@ (8004830 <compute_motor_pwm+0x240>)
 8004734:	657b      	str	r3, [r7, #84]	@ 0x54
    if (m1_f < 1000) m1_f = 1000;
 8004736:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800473a:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8004834 <compute_motor_pwm+0x244>
 800473e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004746:	d501      	bpl.n	800474c <compute_motor_pwm+0x15c>
 8004748:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <compute_motor_pwm+0x248>)
 800474a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (m2_f > 2000) m2_f = 2000;
 800474c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004750:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800482c <compute_motor_pwm+0x23c>
 8004754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475c:	dd01      	ble.n	8004762 <compute_motor_pwm+0x172>
 800475e:	4b34      	ldr	r3, [pc, #208]	@ (8004830 <compute_motor_pwm+0x240>)
 8004760:	653b      	str	r3, [r7, #80]	@ 0x50
    if (m2_f < 1000) m2_f = 1000;
 8004762:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004766:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8004834 <compute_motor_pwm+0x244>
 800476a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800476e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004772:	d501      	bpl.n	8004778 <compute_motor_pwm+0x188>
 8004774:	4b30      	ldr	r3, [pc, #192]	@ (8004838 <compute_motor_pwm+0x248>)
 8004776:	653b      	str	r3, [r7, #80]	@ 0x50
    if (m3_f > 2000) m3_f = 2000;
 8004778:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800477c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800482c <compute_motor_pwm+0x23c>
 8004780:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004788:	dd01      	ble.n	800478e <compute_motor_pwm+0x19e>
 800478a:	4b29      	ldr	r3, [pc, #164]	@ (8004830 <compute_motor_pwm+0x240>)
 800478c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (m3_f < 1000) m3_f = 1000;
 800478e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004792:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004834 <compute_motor_pwm+0x244>
 8004796:	eef4 7ac7 	vcmpe.f32	s15, s14
 800479a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800479e:	d501      	bpl.n	80047a4 <compute_motor_pwm+0x1b4>
 80047a0:	4b25      	ldr	r3, [pc, #148]	@ (8004838 <compute_motor_pwm+0x248>)
 80047a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (m4_f > 2000) m4_f = 2000;
 80047a4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80047a8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800482c <compute_motor_pwm+0x23c>
 80047ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b4:	dd01      	ble.n	80047ba <compute_motor_pwm+0x1ca>
 80047b6:	4b1e      	ldr	r3, [pc, #120]	@ (8004830 <compute_motor_pwm+0x240>)
 80047b8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (m4_f < 1000) m4_f = 1000;
 80047ba:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80047be:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004834 <compute_motor_pwm+0x244>
 80047c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ca:	d501      	bpl.n	80047d0 <compute_motor_pwm+0x1e0>
 80047cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004838 <compute_motor_pwm+0x248>)
 80047ce:	64bb      	str	r3, [r7, #72]	@ 0x48

    *m1 = (uint16_t)m1_f;
 80047d0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80047d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d8:	ee17 3a90 	vmov	r3, s15
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	801a      	strh	r2, [r3, #0]
    *m2 = (uint16_t)m2_f;
 80047e2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80047e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ea:	ee17 3a90 	vmov	r3, s15
 80047ee:	b29a      	uxth	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	801a      	strh	r2, [r3, #0]
    *m3 = (uint16_t)m3_f;
 80047f4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80047f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047fc:	ee17 3a90 	vmov	r3, s15
 8004800:	b29a      	uxth	r2, r3
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	801a      	strh	r2, [r3, #0]
    *m4 = (uint16_t)m4_f;
 8004806:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800480a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800480e:	ee17 3a90 	vmov	r3, s15
 8004812:	b29a      	uxth	r2, r3
 8004814:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004816:	801a      	strh	r2, [r3, #0]
}
 8004818:	bf00      	nop
 800481a:	3758      	adds	r7, #88	@ 0x58
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	20000000 	.word	0x20000000
 8004824:	20000014 	.word	0x20000014
 8004828:	20000028 	.word	0x20000028
 800482c:	44fa0000 	.word	0x44fa0000
 8004830:	44fa0000 	.word	0x44fa0000
 8004834:	447a0000 	.word	0x447a0000
 8004838:	447a0000 	.word	0x447a0000

0800483c <ESC_SetPulse_us>:

static inline void ESC_SetPulse_us(uint16_t us, uint8_t motor_index)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	460a      	mov	r2, r1
 8004846:	80fb      	strh	r3, [r7, #6]
 8004848:	4613      	mov	r3, r2
 800484a:	717b      	strb	r3, [r7, #5]

	if (us < 1000) us = 1000;
 800484c:	88fb      	ldrh	r3, [r7, #6]
 800484e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004852:	d202      	bcs.n	800485a <ESC_SetPulse_us+0x1e>
 8004854:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004858:	80fb      	strh	r3, [r7, #6]
	if (us > 2000) us = 2000;
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004860:	d902      	bls.n	8004868 <ESC_SetPulse_us+0x2c>
 8004862:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004866:	80fb      	strh	r3, [r7, #6]

	if(motor_index == 1)
 8004868:	797b      	ldrb	r3, [r7, #5]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d104      	bne.n	8004878 <ESC_SetPulse_us+0x3c>
	{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 800486e:	4b21      	ldr	r3, [pc, #132]	@ (80048f4 <ESC_SetPulse_us+0xb8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	88fa      	ldrh	r2, [r7, #6]
 8004874:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
	}

}
 8004876:	e036      	b.n	80048e6 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 2)
 8004878:	797b      	ldrb	r3, [r7, #5]
 800487a:	2b02      	cmp	r3, #2
 800487c:	d104      	bne.n	8004888 <ESC_SetPulse_us+0x4c>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 800487e:	4b1d      	ldr	r3, [pc, #116]	@ (80048f4 <ESC_SetPulse_us+0xb8>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	88fa      	ldrh	r2, [r7, #6]
 8004884:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8004886:	e02e      	b.n	80048e6 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 3)
 8004888:	797b      	ldrb	r3, [r7, #5]
 800488a:	2b03      	cmp	r3, #3
 800488c:	d104      	bne.n	8004898 <ESC_SetPulse_us+0x5c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 800488e:	4b1a      	ldr	r3, [pc, #104]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	88fa      	ldrh	r2, [r7, #6]
 8004894:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004896:	e026      	b.n	80048e6 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 4)
 8004898:	797b      	ldrb	r3, [r7, #5]
 800489a:	2b04      	cmp	r3, #4
 800489c:	d104      	bne.n	80048a8 <ESC_SetPulse_us+0x6c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 800489e:	4b16      	ldr	r3, [pc, #88]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	88fa      	ldrh	r2, [r7, #6]
 80048a4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80048a6:	e01e      	b.n	80048e6 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 5)
 80048a8:	797b      	ldrb	r3, [r7, #5]
 80048aa:	2b05      	cmp	r3, #5
 80048ac:	d104      	bne.n	80048b8 <ESC_SetPulse_us+0x7c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80048ae:	4b12      	ldr	r3, [pc, #72]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	88fa      	ldrh	r2, [r7, #6]
 80048b4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80048b6:	e016      	b.n	80048e6 <ESC_SetPulse_us+0xaa>
	} else if(motor_index == 0)
 80048b8:	797b      	ldrb	r3, [r7, #5]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d113      	bne.n	80048e6 <ESC_SetPulse_us+0xaa>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, us);
 80048be:	4b0d      	ldr	r3, [pc, #52]	@ (80048f4 <ESC_SetPulse_us+0xb8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	88fa      	ldrh	r2, [r7, #6]
 80048c4:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, us);
 80048c6:	4b0b      	ldr	r3, [pc, #44]	@ (80048f4 <ESC_SetPulse_us+0xb8>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, us);
 80048ce:	4b0a      	ldr	r3, [pc, #40]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	88fa      	ldrh	r2, [r7, #6]
 80048d4:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, us);
 80048d6:	4b08      	ldr	r3, [pc, #32]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	88fa      	ldrh	r2, [r7, #6]
 80048dc:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, us);
 80048de:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <ESC_SetPulse_us+0xbc>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	88fa      	ldrh	r2, [r7, #6]
 80048e4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	20000764 	.word	0x20000764
 80048f8:	200007b0 	.word	0x200007b0

080048fc <Servo_SetPulse_us>:

static inline void Servo_SetPulse_us(uint16_t us, uint8_t servo_index)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	460a      	mov	r2, r1
 8004906:	80fb      	strh	r3, [r7, #6]
 8004908:	4613      	mov	r3, r2
 800490a:	717b      	strb	r3, [r7, #5]
	if (us < 490) us = 490;
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	f5b3 7ff5 	cmp.w	r3, #490	@ 0x1ea
 8004912:	d202      	bcs.n	800491a <Servo_SetPulse_us+0x1e>
 8004914:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 8004918:	80fb      	strh	r3, [r7, #6]
	if (us > 2550) us = 2550;
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	f640 12f6 	movw	r2, #2550	@ 0x9f6
 8004920:	4293      	cmp	r3, r2
 8004922:	d902      	bls.n	800492a <Servo_SetPulse_us+0x2e>
 8004924:	f640 13f6 	movw	r3, #2550	@ 0x9f6
 8004928:	80fb      	strh	r3, [r7, #6]

	if(servo_index == 1)
 800492a:	797b      	ldrb	r3, [r7, #5]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d104      	bne.n	800493a <Servo_SetPulse_us+0x3e>
	{
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
 8004930:	4b0e      	ldr	r3, [pc, #56]	@ (800496c <Servo_SetPulse_us+0x70>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	88fa      	ldrh	r2, [r7, #6]
 8004936:	641a      	str	r2, [r3, #64]	@ 0x40
	} else if(servo_index == 0)
	{
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
	}
}
 8004938:	e012      	b.n	8004960 <Servo_SetPulse_us+0x64>
	} else if(servo_index == 2)
 800493a:	797b      	ldrb	r3, [r7, #5]
 800493c:	2b02      	cmp	r3, #2
 800493e:	d104      	bne.n	800494a <Servo_SetPulse_us+0x4e>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
 8004940:	4b0b      	ldr	r3, [pc, #44]	@ (8004970 <Servo_SetPulse_us+0x74>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	88fa      	ldrh	r2, [r7, #6]
 8004946:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8004948:	e00a      	b.n	8004960 <Servo_SetPulse_us+0x64>
	} else if(servo_index == 0)
 800494a:	797b      	ldrb	r3, [r7, #5]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <Servo_SetPulse_us+0x64>
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, us);
 8004950:	4b06      	ldr	r3, [pc, #24]	@ (800496c <Servo_SetPulse_us+0x70>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	88fa      	ldrh	r2, [r7, #6]
 8004956:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, us);
 8004958:	4b05      	ldr	r3, [pc, #20]	@ (8004970 <Servo_SetPulse_us+0x74>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	88fa      	ldrh	r2, [r7, #6]
 800495e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr
 800496c:	200007fc 	.word	0x200007fc
 8004970:	20000848 	.word	0x20000848

08004974 <map_rc_to_servo>:

static inline uint16_t map_rc_to_servo(uint16_t rc)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	80fb      	strh	r3, [r7, #6]
    if (rc < 1000) rc = 1000;
 800497e:	88fb      	ldrh	r3, [r7, #6]
 8004980:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004984:	d202      	bcs.n	800498c <map_rc_to_servo+0x18>
 8004986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800498a:	80fb      	strh	r3, [r7, #6]
    if (rc > 2000) rc = 2000;
 800498c:	88fb      	ldrh	r3, [r7, #6]
 800498e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004992:	d902      	bls.n	800499a <map_rc_to_servo+0x26>
 8004994:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004998:	80fb      	strh	r3, [r7, #6]

    uint32_t tmp = (uint32_t)(rc - 1000) * 2060u;
 800499a:	88fb      	ldrh	r3, [r7, #6]
 800499c:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80049a0:	461a      	mov	r2, r3
 80049a2:	f640 030c 	movw	r3, #2060	@ 0x80c
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	60fb      	str	r3, [r7, #12]
    tmp = (tmp * 1049u) >> 20;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f240 4219 	movw	r2, #1049	@ 0x419
 80049b2:	fb02 f303 	mul.w	r3, r2, r3
 80049b6:	0d1b      	lsrs	r3, r3, #20
 80049b8:	60fb      	str	r3, [r7, #12]

    return (uint16_t)(490u + tmp);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	b29b      	uxth	r3, r3
 80049be:	f503 73f5 	add.w	r3, r3, #490	@ 0x1ea
 80049c2:	b29b      	uxth	r3, r3
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <get_delta_time>:

float get_delta_time(void)
{
 80049d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80049d4:	b084      	sub	sp, #16
 80049d6:	af00      	add	r7, sp, #0
	static uint64_t last = 0;
	uint64_t now = HAL_GetTick();
 80049d8:	f001 fc62 	bl	80062a0 <HAL_GetTick>
 80049dc:	4603      	mov	r3, r0
 80049de:	2200      	movs	r2, #0
 80049e0:	4698      	mov	r8, r3
 80049e2:	4691      	mov	r9, r2
 80049e4:	e9c7 8902 	strd	r8, r9, [r7, #8]
	float dt = (now - last) / 1000.0f;
 80049e8:	4b10      	ldr	r3, [pc, #64]	@ (8004a2c <get_delta_time+0x5c>)
 80049ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049f2:	1a84      	subs	r4, r0, r2
 80049f4:	eb61 0503 	sbc.w	r5, r1, r3
 80049f8:	4620      	mov	r0, r4
 80049fa:	4629      	mov	r1, r5
 80049fc:	f7fc f8f6 	bl	8000bec <__aeabi_ul2f>
 8004a00:	ee06 0a90 	vmov	s13, r0
 8004a04:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8004a30 <get_delta_time+0x60>
 8004a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a0c:	edc7 7a01 	vstr	s15, [r7, #4]
	last = now;
 8004a10:	4906      	ldr	r1, [pc, #24]	@ (8004a2c <get_delta_time+0x5c>)
 8004a12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a16:	e9c1 2300 	strd	r2, r3, [r1]
	return dt;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	ee07 3a90 	vmov	s15, r3
}
 8004a20:	eeb0 0a67 	vmov.f32	s0, s15
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004a2c:	20000648 	.word	0x20000648
 8004a30:	447a0000 	.word	0x447a0000
 8004a34:	00000000 	.word	0x00000000

08004a38 <update_orientation>:

void update_orientation(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	ed2d 8b02 	vpush	{d8}
 8004a3e:	b08c      	sub	sp, #48	@ 0x30
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	ed87 0a07 	vstr	s0, [r7, #28]
 8004a46:	edc7 0a06 	vstr	s1, [r7, #24]
 8004a4a:	ed87 1a05 	vstr	s2, [r7, #20]
 8004a4e:	edc7 1a04 	vstr	s3, [r7, #16]
 8004a52:	ed87 2a03 	vstr	s4, [r7, #12]
 8004a56:	edc7 2a02 	vstr	s5, [r7, #8]
 8004a5a:	ed87 3a01 	vstr	s6, [r7, #4]
	orientation.roll 	+= (gx - gyro_bias[0]) * dt;
 8004a5e:	4b9c      	ldr	r3, [pc, #624]	@ (8004cd0 <update_orientation+0x298>)
 8004a60:	ed93 7a00 	vldr	s14, [r3]
 8004a64:	4b9b      	ldr	r3, [pc, #620]	@ (8004cd4 <update_orientation+0x29c>)
 8004a66:	edd3 7a00 	vldr	s15, [r3]
 8004a6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a6e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004a72:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a7e:	4b94      	ldr	r3, [pc, #592]	@ (8004cd0 <update_orientation+0x298>)
 8004a80:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch 	+= (gy - gyro_bias[1]) * dt;
 8004a84:	4b92      	ldr	r3, [pc, #584]	@ (8004cd0 <update_orientation+0x298>)
 8004a86:	ed93 7a01 	vldr	s14, [r3, #4]
 8004a8a:	4b92      	ldr	r3, [pc, #584]	@ (8004cd4 <update_orientation+0x29c>)
 8004a8c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004a90:	edd7 6a06 	vldr	s13, [r7, #24]
 8004a94:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004a98:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aa4:	4b8a      	ldr	r3, [pc, #552]	@ (8004cd0 <update_orientation+0x298>)
 8004aa6:	edc3 7a01 	vstr	s15, [r3, #4]
	orientation.yaw 	+= (gz - gyro_bias[2]) * dt;
 8004aaa:	4b89      	ldr	r3, [pc, #548]	@ (8004cd0 <update_orientation+0x298>)
 8004aac:	ed93 7a02 	vldr	s14, [r3, #8]
 8004ab0:	4b88      	ldr	r3, [pc, #544]	@ (8004cd4 <update_orientation+0x29c>)
 8004ab2:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ab6:	edd7 6a05 	vldr	s13, [r7, #20]
 8004aba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004abe:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ac2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aca:	4b81      	ldr	r3, [pc, #516]	@ (8004cd0 <update_orientation+0x298>)
 8004acc:	edc3 7a02 	vstr	s15, [r3, #8]

	float acc_roll = atan2f(ay, az) * 180.0f / M_PI;
 8004ad0:	edd7 0a02 	vldr	s1, [r7, #8]
 8004ad4:	ed97 0a03 	vldr	s0, [r7, #12]
 8004ad8:	f008 f898 	bl	800cc0c <atan2f>
 8004adc:	eef0 7a40 	vmov.f32	s15, s0
 8004ae0:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8004cd8 <update_orientation+0x2a0>
 8004ae4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ae8:	ee17 0a90 	vmov	r0, s15
 8004aec:	f7fb fcfc 	bl	80004e8 <__aeabi_f2d>
 8004af0:	a375      	add	r3, pc, #468	@ (adr r3, 8004cc8 <update_orientation+0x290>)
 8004af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af6:	f7fb fe79 	bl	80007ec <__aeabi_ddiv>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	4610      	mov	r0, r2
 8004b00:	4619      	mov	r1, r3
 8004b02:	f7fb ff5b 	bl	80009bc <__aeabi_d2f>
 8004b06:	4603      	mov	r3, r0
 8004b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float acc_pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * 180.0f / M_PI;
 8004b0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004b0e:	eeb1 8a67 	vneg.f32	s16, s15
 8004b12:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b16:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004b1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004b22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b26:	eeb0 0a67 	vmov.f32	s0, s15
 8004b2a:	f008 f871 	bl	800cc10 <sqrtf>
 8004b2e:	eef0 7a40 	vmov.f32	s15, s0
 8004b32:	eef0 0a67 	vmov.f32	s1, s15
 8004b36:	eeb0 0a48 	vmov.f32	s0, s16
 8004b3a:	f008 f867 	bl	800cc0c <atan2f>
 8004b3e:	eef0 7a40 	vmov.f32	s15, s0
 8004b42:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8004cd8 <update_orientation+0x2a0>
 8004b46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b4a:	ee17 0a90 	vmov	r0, s15
 8004b4e:	f7fb fccb 	bl	80004e8 <__aeabi_f2d>
 8004b52:	a35d      	add	r3, pc, #372	@ (adr r3, 8004cc8 <update_orientation+0x290>)
 8004b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b58:	f7fb fe48 	bl	80007ec <__aeabi_ddiv>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	460b      	mov	r3, r1
 8004b60:	4610      	mov	r0, r2
 8004b62:	4619      	mov	r1, r3
 8004b64:	f7fb ff2a 	bl	80009bc <__aeabi_d2f>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	62bb      	str	r3, [r7, #40]	@ 0x28

	const float alpha = 0.88f;
 8004b6c:	4b5b      	ldr	r3, [pc, #364]	@ (8004cdc <update_orientation+0x2a4>)
 8004b6e:	627b      	str	r3, [r7, #36]	@ 0x24
	orientation.roll  = alpha * orientation.roll  + (1.0f - alpha) * acc_roll;
 8004b70:	4b57      	ldr	r3, [pc, #348]	@ (8004cd0 <update_orientation+0x298>)
 8004b72:	ed93 7a00 	vldr	s14, [r3]
 8004b76:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b82:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004b86:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004b8a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b96:	4b4e      	ldr	r3, [pc, #312]	@ (8004cd0 <update_orientation+0x298>)
 8004b98:	edc3 7a00 	vstr	s15, [r3]
	orientation.pitch = alpha * orientation.pitch + (1.0f - alpha) * acc_pitch;
 8004b9c:	4b4c      	ldr	r3, [pc, #304]	@ (8004cd0 <update_orientation+0x298>)
 8004b9e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004ba2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004ba6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004baa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004bb2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004bb6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004bba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc2:	4b43      	ldr	r3, [pc, #268]	@ (8004cd0 <update_orientation+0x298>)
 8004bc4:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.roll > 180)   orientation.roll -= 360;
 8004bc8:	4b41      	ldr	r3, [pc, #260]	@ (8004cd0 <update_orientation+0x298>)
 8004bca:	edd3 7a00 	vldr	s15, [r3]
 8004bce:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8004cd8 <update_orientation+0x2a0>
 8004bd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bda:	dd09      	ble.n	8004bf0 <update_orientation+0x1b8>
 8004bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8004cd0 <update_orientation+0x298>)
 8004bde:	edd3 7a00 	vldr	s15, [r3]
 8004be2:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004ce0 <update_orientation+0x2a8>
 8004be6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004bea:	4b39      	ldr	r3, [pc, #228]	@ (8004cd0 <update_orientation+0x298>)
 8004bec:	edc3 7a00 	vstr	s15, [r3]
	if (orientation.roll < -180)  orientation.roll += 360;
 8004bf0:	4b37      	ldr	r3, [pc, #220]	@ (8004cd0 <update_orientation+0x298>)
 8004bf2:	edd3 7a00 	vldr	s15, [r3]
 8004bf6:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8004ce4 <update_orientation+0x2ac>
 8004bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c02:	d509      	bpl.n	8004c18 <update_orientation+0x1e0>
 8004c04:	4b32      	ldr	r3, [pc, #200]	@ (8004cd0 <update_orientation+0x298>)
 8004c06:	edd3 7a00 	vldr	s15, [r3]
 8004c0a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8004ce0 <update_orientation+0x2a8>
 8004c0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c12:	4b2f      	ldr	r3, [pc, #188]	@ (8004cd0 <update_orientation+0x298>)
 8004c14:	edc3 7a00 	vstr	s15, [r3]

	if (orientation.pitch > 180)  orientation.pitch -= 360;
 8004c18:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd0 <update_orientation+0x298>)
 8004c1a:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c1e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8004cd8 <update_orientation+0x2a0>
 8004c22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c2a:	dd09      	ble.n	8004c40 <update_orientation+0x208>
 8004c2c:	4b28      	ldr	r3, [pc, #160]	@ (8004cd0 <update_orientation+0x298>)
 8004c2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c32:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8004ce0 <update_orientation+0x2a8>
 8004c36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004c3a:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <update_orientation+0x298>)
 8004c3c:	edc3 7a01 	vstr	s15, [r3, #4]
	if (orientation.pitch < -180) orientation.pitch += 360;
 8004c40:	4b23      	ldr	r3, [pc, #140]	@ (8004cd0 <update_orientation+0x298>)
 8004c42:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c46:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004ce4 <update_orientation+0x2ac>
 8004c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c52:	d509      	bpl.n	8004c68 <update_orientation+0x230>
 8004c54:	4b1e      	ldr	r3, [pc, #120]	@ (8004cd0 <update_orientation+0x298>)
 8004c56:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c5a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8004ce0 <update_orientation+0x2a8>
 8004c5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004c62:	4b1b      	ldr	r3, [pc, #108]	@ (8004cd0 <update_orientation+0x298>)
 8004c64:	edc3 7a01 	vstr	s15, [r3, #4]

	if (orientation.yaw > 180)    orientation.yaw -= 360;
 8004c68:	4b19      	ldr	r3, [pc, #100]	@ (8004cd0 <update_orientation+0x298>)
 8004c6a:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c6e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004cd8 <update_orientation+0x2a0>
 8004c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c7a:	dd09      	ble.n	8004c90 <update_orientation+0x258>
 8004c7c:	4b14      	ldr	r3, [pc, #80]	@ (8004cd0 <update_orientation+0x298>)
 8004c7e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c82:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004ce0 <update_orientation+0x2a8>
 8004c86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004c8a:	4b11      	ldr	r3, [pc, #68]	@ (8004cd0 <update_orientation+0x298>)
 8004c8c:	edc3 7a02 	vstr	s15, [r3, #8]
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8004c90:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd0 <update_orientation+0x298>)
 8004c92:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c96:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8004ce4 <update_orientation+0x2ac>
 8004c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca2:	d400      	bmi.n	8004ca6 <update_orientation+0x26e>
}
 8004ca4:	e009      	b.n	8004cba <update_orientation+0x282>
	if (orientation.yaw < -180)   orientation.yaw += 360;
 8004ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd0 <update_orientation+0x298>)
 8004ca8:	edd3 7a02 	vldr	s15, [r3, #8]
 8004cac:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8004ce0 <update_orientation+0x2a8>
 8004cb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cb4:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <update_orientation+0x298>)
 8004cb6:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004cba:	bf00      	nop
 8004cbc:	3730      	adds	r7, #48	@ 0x30
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	ecbd 8b02 	vpop	{d8}
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	54442d18 	.word	0x54442d18
 8004ccc:	400921fb 	.word	0x400921fb
 8004cd0:	20000610 	.word	0x20000610
 8004cd4:	2000061c 	.word	0x2000061c
 8004cd8:	43340000 	.word	0x43340000
 8004cdc:	3f6147ae 	.word	0x3f6147ae
 8004ce0:	43b40000 	.word	0x43b40000
 8004ce4:	c3340000 	.word	0xc3340000

08004ce8 <calibrate_gyro>:

void calibrate_gyro(int samples)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b08a      	sub	sp, #40	@ 0x28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	float sum[3] = {0};
 8004cf0:	f107 0318 	add.w	r3, r7, #24
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	605a      	str	r2, [r3, #4]
 8004cfa:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < samples; i++)
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d00:	e023      	b.n	8004d4a <calibrate_gyro+0x62>
	{
		float g_calib[3];
		mpu6500_basic_read(g_calib, dps);
 8004d02:	f107 030c 	add.w	r3, r7, #12
 8004d06:	4927      	ldr	r1, [pc, #156]	@ (8004da4 <calibrate_gyro+0xbc>)
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff f8af 	bl	8003e6c <mpu6500_basic_read>
	    sum[0] += g_calib[0];
 8004d0e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004d12:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d1a:	edc7 7a06 	vstr	s15, [r7, #24]
	    sum[1] += g_calib[1];
 8004d1e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004d22:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d2a:	edc7 7a07 	vstr	s15, [r7, #28]
	    sum[2] += g_calib[2];
 8004d2e:	ed97 7a08 	vldr	s14, [r7, #32]
 8004d32:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d3a:	edc7 7a08 	vstr	s15, [r7, #32]
	    HAL_Delay(10);
 8004d3e:	200a      	movs	r0, #10
 8004d40:	f001 faba 	bl	80062b8 <HAL_Delay>
	for (int i = 0; i < samples; i++)
 8004d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d46:	3301      	adds	r3, #1
 8004d48:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	dbd7      	blt.n	8004d02 <calibrate_gyro+0x1a>
	 }

	 gyro_bias[0] = sum[0] / samples;
 8004d52:	edd7 6a06 	vldr	s13, [r7, #24]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	ee07 3a90 	vmov	s15, r3
 8004d5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d64:	4b10      	ldr	r3, [pc, #64]	@ (8004da8 <calibrate_gyro+0xc0>)
 8004d66:	edc3 7a00 	vstr	s15, [r3]
	 gyro_bias[1] = sum[1] / samples;
 8004d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	ee07 3a90 	vmov	s15, r3
 8004d74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <calibrate_gyro+0xc0>)
 8004d7e:	edc3 7a01 	vstr	s15, [r3, #4]
	 gyro_bias[2] = sum[2] / samples;
 8004d82:	edd7 6a08 	vldr	s13, [r7, #32]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	ee07 3a90 	vmov	s15, r3
 8004d8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d94:	4b04      	ldr	r3, [pc, #16]	@ (8004da8 <calibrate_gyro+0xc0>)
 8004d96:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004d9a:	bf00      	nop
 8004d9c:	3728      	adds	r7, #40	@ 0x28
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	200005fc 	.word	0x200005fc
 8004da8:	2000061c 	.word	0x2000061c

08004dac <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
	if(htim == &htim1)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a06      	ldr	r2, [pc, #24]	@ (8004dd0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d102      	bne.n	8004dc2 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		MPU_Flag = 1;
 8004dbc:	4b05      	ldr	r3, [pc, #20]	@ (8004dd4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	701a      	strb	r2, [r3, #0]
	}
}
 8004dc2:	bf00      	nop
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	20000718 	.word	0x20000718
 8004dd4:	2000060c 	.word	0x2000060c

08004dd8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
	if(huart == IBUS_UART)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a04      	ldr	r2, [pc, #16]	@ (8004df4 <HAL_UART_RxCpltCallback+0x1c>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d101      	bne.n	8004dec <HAL_UART_RxCpltCallback+0x14>
		ibus_reset_failsafe();
 8004de8:	f7ff faa6 	bl	8004338 <ibus_reset_failsafe>
}
 8004dec:	bf00      	nop
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	20000894 	.word	0x20000894

08004df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
   MPU_Config();
 8004dfe:	f000 f999 	bl	8005134 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004e02:	f001 f9fb 	bl	80061fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004e06:	f000 f92f 	bl	8005068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004e0a:	f7ff f879 	bl	8003f00 <MX_GPIO_Init>
  MX_DMA_Init();
 8004e0e:	f7fc f8ab 	bl	8000f68 <MX_DMA_Init>
  MX_TIM2_Init();
 8004e12:	f000 fc5f 	bl	80056d4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004e16:	f000 fcdf 	bl	80057d8 <MX_TIM3_Init>
  MX_TIM5_Init();
 8004e1a:	f000 fd6b 	bl	80058f4 <MX_TIM5_Init>
  MX_TIM12_Init();
 8004e1e:	f000 fde1 	bl	80059e4 <MX_TIM12_Init>
  MX_SPI1_Init();
 8004e22:	f000 f9b9 	bl	8005198 <MX_SPI1_Init>
  MX_TIM1_Init();
 8004e26:	f000 fbab 	bl	8005580 <MX_TIM1_Init>
  MX_I2C1_Init();
 8004e2a:	f7ff f905 	bl	8004038 <MX_I2C1_Init>
  MX_UART4_Init();
 8004e2e:	f000 ffb7 	bl	8005da0 <MX_UART4_Init>
  MX_SPI2_Init();
 8004e32:	f000 f9ef 	bl	8005214 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004e36:	2108      	movs	r1, #8
 8004e38:	4878      	ldr	r0, [pc, #480]	@ (800501c <main+0x224>)
 8004e3a:	f005 fb2b 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8004e3e:	210c      	movs	r1, #12
 8004e40:	4876      	ldr	r0, [pc, #472]	@ (800501c <main+0x224>)
 8004e42:	f005 fb27 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004e46:	2100      	movs	r1, #0
 8004e48:	4875      	ldr	r0, [pc, #468]	@ (8005020 <main+0x228>)
 8004e4a:	f005 fb23 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004e4e:	2108      	movs	r1, #8
 8004e50:	4873      	ldr	r0, [pc, #460]	@ (8005020 <main+0x228>)
 8004e52:	f005 fb1f 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004e56:	210c      	movs	r1, #12
 8004e58:	4871      	ldr	r0, [pc, #452]	@ (8005020 <main+0x228>)
 8004e5a:	f005 fb1b 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8004e5e:	210c      	movs	r1, #12
 8004e60:	4870      	ldr	r0, [pc, #448]	@ (8005024 <main+0x22c>)
 8004e62:	f005 fb17 	bl	800a494 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8004e66:	2104      	movs	r1, #4
 8004e68:	486f      	ldr	r0, [pc, #444]	@ (8005028 <main+0x230>)
 8004e6a:	f005 fb13 	bl	800a494 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim1);
 8004e6e:	486f      	ldr	r0, [pc, #444]	@ (800502c <main+0x234>)
 8004e70:	f005 f9d6 	bl	800a220 <HAL_TIM_Base_Start_IT>
  //HAL_UART_Receive_DMA(&huart4, uart_rx_buffer, 32);
  __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);
 8004e74:	4b6e      	ldr	r3, [pc, #440]	@ (8005030 <main+0x238>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8005030 <main+0x238>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0210 	orr.w	r2, r2, #16
 8004e82:	601a      	str	r2, [r3, #0]

  ibus_init();
 8004e84:	f7ff f9b2 	bl	80041ec <ibus_init>
//  if (res != 0)
//  {
//      return 1;
//  }

  res = mpu6500_basic_init(MPU6500_INTERFACE_SPI, MPU6500_ADDRESS_AD0_LOW);
 8004e88:	21d0      	movs	r1, #208	@ 0xd0
 8004e8a:	2001      	movs	r0, #1
 8004e8c:	f7fe fba2 	bl	80035d4 <mpu6500_basic_init>
 8004e90:	4603      	mov	r3, r0
 8004e92:	461a      	mov	r2, r3
 8004e94:	4b67      	ldr	r3, [pc, #412]	@ (8005034 <main+0x23c>)
 8004e96:	701a      	strb	r2, [r3, #0]

  HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8004e98:	2201      	movs	r2, #1
 8004e9a:	2108      	movs	r1, #8
 8004e9c:	4866      	ldr	r0, [pc, #408]	@ (8005038 <main+0x240>)
 8004e9e:	f002 f96d 	bl	800717c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  calibrate_gyro(500);
 8004ea2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004ea6:	f7ff ff1f 	bl	8004ce8 <calibrate_gyro>
    /* USER CODE BEGIN 3 */
//	  ibus_read(ibus_data);
//	  ibus_soft_failsafe(ibus_data, 10); // if ibus is not updated, clear ibus data.


	  if(ibus_read(ibus_data))
 8004eaa:	4864      	ldr	r0, [pc, #400]	@ (800503c <main+0x244>)
 8004eac:	f7ff f9f8 	bl	80042a0 <ibus_read>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0f9      	beq.n	8004eaa <main+0xb2>
	  {
		  ibus_soft_failsafe(ibus_data, 10);
 8004eb6:	210a      	movs	r1, #10
 8004eb8:	4860      	ldr	r0, [pc, #384]	@ (800503c <main+0x244>)
 8004eba:	f7ff fa11 	bl	80042e0 <ibus_soft_failsafe>
		  compute_motor_pwm(
 8004ebe:	4b60      	ldr	r3, [pc, #384]	@ (8005040 <main+0x248>)
 8004ec0:	edd3 7a00 	vldr	s15, [r3]
 8004ec4:	4b5e      	ldr	r3, [pc, #376]	@ (8005040 <main+0x248>)
 8004ec6:	ed93 7a01 	vldr	s14, [r3, #4]
 8004eca:	4b5d      	ldr	r3, [pc, #372]	@ (8005040 <main+0x248>)
 8004ecc:	edd3 6a02 	vldr	s13, [r3, #8]
 8004ed0:	4b5c      	ldr	r3, [pc, #368]	@ (8005044 <main+0x24c>)
 8004ed2:	ed93 6a00 	vldr	s12, [r3]
 8004ed6:	4b59      	ldr	r3, [pc, #356]	@ (800503c <main+0x244>)
 8004ed8:	8898      	ldrh	r0, [r3, #4]
 8004eda:	4b5b      	ldr	r3, [pc, #364]	@ (8005048 <main+0x250>)
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	4b5b      	ldr	r3, [pc, #364]	@ (800504c <main+0x254>)
 8004ee0:	4a5b      	ldr	r2, [pc, #364]	@ (8005050 <main+0x258>)
 8004ee2:	495c      	ldr	r1, [pc, #368]	@ (8005054 <main+0x25c>)
 8004ee4:	eef0 1a46 	vmov.f32	s3, s12
 8004ee8:	eeb0 1a66 	vmov.f32	s2, s13
 8004eec:	eef0 0a47 	vmov.f32	s1, s14
 8004ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ef4:	f7ff fb7c 	bl	80045f0 <compute_motor_pwm>
		  	      dt,
		  	      ibus_data[2],     // throttle z aparatury
		  	      &m1, &m2, &m3, &m4
		  	  );

		  Servo_SetPulse_us(map_rc_to_servo(ibus_data[0]), 1);
 8004ef8:	4b50      	ldr	r3, [pc, #320]	@ (800503c <main+0x244>)
 8004efa:	881b      	ldrh	r3, [r3, #0]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f7ff fd39 	bl	8004974 <map_rc_to_servo>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2101      	movs	r1, #1
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fcf8 	bl	80048fc <Servo_SetPulse_us>
		  Servo_SetPulse_us(map_rc_to_servo(ibus_data[1]), 2);
 8004f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800503c <main+0x244>)
 8004f0e:	885b      	ldrh	r3, [r3, #2]
 8004f10:	4618      	mov	r0, r3
 8004f12:	f7ff fd2f 	bl	8004974 <map_rc_to_servo>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2102      	movs	r1, #2
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7ff fcee 	bl	80048fc <Servo_SetPulse_us>

		  if(ibus_data[9] == 2000)
 8004f20:	4b46      	ldr	r3, [pc, #280]	@ (800503c <main+0x244>)
 8004f22:	8a5b      	ldrh	r3, [r3, #18]
 8004f24:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004f28:	d11e      	bne.n	8004f68 <main+0x170>
		  {
			  ESC_SetPulse_us(m1, 1);
 8004f2a:	4b4a      	ldr	r3, [pc, #296]	@ (8005054 <main+0x25c>)
 8004f2c:	881b      	ldrh	r3, [r3, #0]
 8004f2e:	2101      	movs	r1, #1
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff fc83 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(m2, 2);
 8004f36:	4b46      	ldr	r3, [pc, #280]	@ (8005050 <main+0x258>)
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff fc7d 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(m3, 3);
 8004f42:	4b42      	ldr	r3, [pc, #264]	@ (800504c <main+0x254>)
 8004f44:	881b      	ldrh	r3, [r3, #0]
 8004f46:	2103      	movs	r1, #3
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fc77 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(m4, 4);
 8004f4e:	4b3e      	ldr	r3, [pc, #248]	@ (8005048 <main+0x250>)
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	2104      	movs	r1, #4
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff fc71 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(ibus_data[4], 5);
 8004f5a:	4b38      	ldr	r3, [pc, #224]	@ (800503c <main+0x244>)
 8004f5c:	891b      	ldrh	r3, [r3, #8]
 8004f5e:	2105      	movs	r1, #5
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7ff fc6b 	bl	800483c <ESC_SetPulse_us>
 8004f66:	e013      	b.n	8004f90 <main+0x198>
		  } else
		  {
			  ESC_SetPulse_us(0, 1);
 8004f68:	2101      	movs	r1, #1
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	f7ff fc66 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(0, 2);
 8004f70:	2102      	movs	r1, #2
 8004f72:	2000      	movs	r0, #0
 8004f74:	f7ff fc62 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(0, 3);
 8004f78:	2103      	movs	r1, #3
 8004f7a:	2000      	movs	r0, #0
 8004f7c:	f7ff fc5e 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(0, 4);
 8004f80:	2104      	movs	r1, #4
 8004f82:	2000      	movs	r0, #0
 8004f84:	f7ff fc5a 	bl	800483c <ESC_SetPulse_us>
			  ESC_SetPulse_us(0, 5);
 8004f88:	2105      	movs	r1, #5
 8004f8a:	2000      	movs	r0, #0
 8004f8c:	f7ff fc56 	bl	800483c <ESC_SetPulse_us>
		  }


		  if(MPU_Flag == 1)
 8004f90:	4b31      	ldr	r3, [pc, #196]	@ (8005058 <main+0x260>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d188      	bne.n	8004eaa <main+0xb2>
		  {
		  	if (mpu6500_basic_read(g, dps) != 0)
 8004f98:	4930      	ldr	r1, [pc, #192]	@ (800505c <main+0x264>)
 8004f9a:	4831      	ldr	r0, [pc, #196]	@ (8005060 <main+0x268>)
 8004f9c:	f7fe ff66 	bl	8003e6c <mpu6500_basic_read>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <main+0x1b2>
		  	{
		  		(void)mpu6500_basic_deinit();
 8004fa6:	f7fe ff9b 	bl	8003ee0 <mpu6500_basic_deinit>
		  	}


		  	if (mpu6500_basic_read_temperature(&degrees) != 0)
 8004faa:	482e      	ldr	r0, [pc, #184]	@ (8005064 <main+0x26c>)
 8004fac:	f7fe ff46 	bl	8003e3c <mpu6500_basic_read_temperature>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <main+0x1c2>
		  	{
		  		(void)mpu6500_basic_deinit();
 8004fb6:	f7fe ff93 	bl	8003ee0 <mpu6500_basic_deinit>
		  	}

		  	dt = get_delta_time();
 8004fba:	f7ff fd09 	bl	80049d0 <get_delta_time>
 8004fbe:	eef0 7a40 	vmov.f32	s15, s0
 8004fc2:	4b20      	ldr	r3, [pc, #128]	@ (8005044 <main+0x24c>)
 8004fc4:	edc3 7a00 	vstr	s15, [r3]
		  	update_orientation(dps[0], dps[1], dps[2], g[0], g[1], g[2], dt);
 8004fc8:	4b24      	ldr	r3, [pc, #144]	@ (800505c <main+0x264>)
 8004fca:	edd3 7a00 	vldr	s15, [r3]
 8004fce:	4b23      	ldr	r3, [pc, #140]	@ (800505c <main+0x264>)
 8004fd0:	ed93 7a01 	vldr	s14, [r3, #4]
 8004fd4:	4b21      	ldr	r3, [pc, #132]	@ (800505c <main+0x264>)
 8004fd6:	edd3 6a02 	vldr	s13, [r3, #8]
 8004fda:	4b21      	ldr	r3, [pc, #132]	@ (8005060 <main+0x268>)
 8004fdc:	ed93 6a00 	vldr	s12, [r3]
 8004fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8005060 <main+0x268>)
 8004fe2:	edd3 5a01 	vldr	s11, [r3, #4]
 8004fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8005060 <main+0x268>)
 8004fe8:	ed93 5a02 	vldr	s10, [r3, #8]
 8004fec:	4b15      	ldr	r3, [pc, #84]	@ (8005044 <main+0x24c>)
 8004fee:	edd3 4a00 	vldr	s9, [r3]
 8004ff2:	eeb0 3a64 	vmov.f32	s6, s9
 8004ff6:	eef0 2a45 	vmov.f32	s5, s10
 8004ffa:	eeb0 2a65 	vmov.f32	s4, s11
 8004ffe:	eef0 1a46 	vmov.f32	s3, s12
 8005002:	eeb0 1a66 	vmov.f32	s2, s13
 8005006:	eef0 0a47 	vmov.f32	s1, s14
 800500a:	eeb0 0a67 	vmov.f32	s0, s15
 800500e:	f7ff fd13 	bl	8004a38 <update_orientation>

		  	MPU_Flag = 0;
 8005012:	4b11      	ldr	r3, [pc, #68]	@ (8005058 <main+0x260>)
 8005014:	2200      	movs	r2, #0
 8005016:	701a      	strb	r2, [r3, #0]
	  if(ibus_read(ibus_data))
 8005018:	e747      	b.n	8004eaa <main+0xb2>
 800501a:	bf00      	nop
 800501c:	20000764 	.word	0x20000764
 8005020:	200007b0 	.word	0x200007b0
 8005024:	200007fc 	.word	0x200007fc
 8005028:	20000848 	.word	0x20000848
 800502c:	20000718 	.word	0x20000718
 8005030:	20000894 	.word	0x20000894
 8005034:	200005ee 	.word	0x200005ee
 8005038:	40020800 	.word	0x40020800
 800503c:	2000062c 	.word	0x2000062c
 8005040:	20000610 	.word	0x20000610
 8005044:	20000628 	.word	0x20000628
 8005048:	20000646 	.word	0x20000646
 800504c:	20000644 	.word	0x20000644
 8005050:	20000642 	.word	0x20000642
 8005054:	20000640 	.word	0x20000640
 8005058:	2000060c 	.word	0x2000060c
 800505c:	200005fc 	.word	0x200005fc
 8005060:	200005f0 	.word	0x200005f0
 8005064:	20000608 	.word	0x20000608

08005068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b094      	sub	sp, #80	@ 0x50
 800506c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800506e:	f107 0320 	add.w	r3, r7, #32
 8005072:	2230      	movs	r2, #48	@ 0x30
 8005074:	2100      	movs	r1, #0
 8005076:	4618      	mov	r0, r3
 8005078:	f007 fd95 	bl	800cba6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800507c:	f107 030c 	add.w	r3, r7, #12
 8005080:	2200      	movs	r2, #0
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	605a      	str	r2, [r3, #4]
 8005086:	609a      	str	r2, [r3, #8]
 8005088:	60da      	str	r2, [r3, #12]
 800508a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800508c:	4b27      	ldr	r3, [pc, #156]	@ (800512c <SystemClock_Config+0xc4>)
 800508e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005090:	4a26      	ldr	r2, [pc, #152]	@ (800512c <SystemClock_Config+0xc4>)
 8005092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005096:	6413      	str	r3, [r2, #64]	@ 0x40
 8005098:	4b24      	ldr	r3, [pc, #144]	@ (800512c <SystemClock_Config+0xc4>)
 800509a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a0:	60bb      	str	r3, [r7, #8]
 80050a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80050a4:	4b22      	ldr	r3, [pc, #136]	@ (8005130 <SystemClock_Config+0xc8>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80050ac:	4a20      	ldr	r2, [pc, #128]	@ (8005130 <SystemClock_Config+0xc8>)
 80050ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050b2:	6013      	str	r3, [r2, #0]
 80050b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005130 <SystemClock_Config+0xc8>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80050bc:	607b      	str	r3, [r7, #4]
 80050be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80050c0:	2302      	movs	r3, #2
 80050c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80050c4:	2301      	movs	r3, #1
 80050c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80050c8:	2310      	movs	r3, #16
 80050ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80050cc:	2302      	movs	r3, #2
 80050ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80050d0:	2300      	movs	r3, #0
 80050d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80050d4:	2308      	movs	r3, #8
 80050d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80050d8:	2360      	movs	r3, #96	@ 0x60
 80050da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80050dc:	2304      	movs	r3, #4
 80050de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80050e0:	2302      	movs	r3, #2
 80050e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80050e4:	f107 0320 	add.w	r3, r7, #32
 80050e8:	4618      	mov	r0, r3
 80050ea:	f002 ff91 	bl	8008010 <HAL_RCC_OscConfig>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80050f4:	f000 f84a 	bl	800518c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80050f8:	230f      	movs	r3, #15
 80050fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80050fc:	2302      	movs	r3, #2
 80050fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8005100:	2380      	movs	r3, #128	@ 0x80
 8005102:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005104:	2300      	movs	r3, #0
 8005106:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005108:	2300      	movs	r3, #0
 800510a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800510c:	f107 030c 	add.w	r3, r7, #12
 8005110:	2100      	movs	r1, #0
 8005112:	4618      	mov	r0, r3
 8005114:	f003 fa20 	bl	8008558 <HAL_RCC_ClockConfig>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800511e:	f000 f835 	bl	800518c <Error_Handler>
  }
}
 8005122:	bf00      	nop
 8005124:	3750      	adds	r7, #80	@ 0x50
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	40023800 	.word	0x40023800
 8005130:	40007000 	.word	0x40007000

08005134 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800513a:	463b      	mov	r3, r7
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	605a      	str	r2, [r3, #4]
 8005142:	609a      	str	r2, [r3, #8]
 8005144:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8005146:	f001 f9ed 	bl	8006524 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800514a:	2301      	movs	r3, #1
 800514c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800514e:	2300      	movs	r3, #0
 8005150:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8005152:	2300      	movs	r3, #0
 8005154:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8005156:	231f      	movs	r3, #31
 8005158:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800515a:	2387      	movs	r3, #135	@ 0x87
 800515c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800515e:	2300      	movs	r3, #0
 8005160:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8005162:	2300      	movs	r3, #0
 8005164:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8005166:	2301      	movs	r3, #1
 8005168:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800516a:	2301      	movs	r3, #1
 800516c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800516e:	2300      	movs	r3, #0
 8005170:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005172:	2300      	movs	r3, #0
 8005174:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8005176:	463b      	mov	r3, r7
 8005178:	4618      	mov	r0, r3
 800517a:	f001 fa0b 	bl	8006594 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800517e:	2004      	movs	r0, #4
 8005180:	f001 f9e8 	bl	8006554 <HAL_MPU_Enable>

}
 8005184:	bf00      	nop
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005190:	b672      	cpsid	i
}
 8005192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005194:	bf00      	nop
 8005196:	e7fd      	b.n	8005194 <Error_Handler+0x8>

08005198 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800519c:	4b1b      	ldr	r3, [pc, #108]	@ (800520c <MX_SPI1_Init+0x74>)
 800519e:	4a1c      	ldr	r2, [pc, #112]	@ (8005210 <MX_SPI1_Init+0x78>)
 80051a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80051a2:	4b1a      	ldr	r3, [pc, #104]	@ (800520c <MX_SPI1_Init+0x74>)
 80051a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80051a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80051aa:	4b18      	ldr	r3, [pc, #96]	@ (800520c <MX_SPI1_Init+0x74>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80051b0:	4b16      	ldr	r3, [pc, #88]	@ (800520c <MX_SPI1_Init+0x74>)
 80051b2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80051b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80051b8:	4b14      	ldr	r3, [pc, #80]	@ (800520c <MX_SPI1_Init+0x74>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80051be:	4b13      	ldr	r3, [pc, #76]	@ (800520c <MX_SPI1_Init+0x74>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80051c4:	4b11      	ldr	r3, [pc, #68]	@ (800520c <MX_SPI1_Init+0x74>)
 80051c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80051cc:	4b0f      	ldr	r3, [pc, #60]	@ (800520c <MX_SPI1_Init+0x74>)
 80051ce:	2220      	movs	r2, #32
 80051d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80051d2:	4b0e      	ldr	r3, [pc, #56]	@ (800520c <MX_SPI1_Init+0x74>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80051d8:	4b0c      	ldr	r3, [pc, #48]	@ (800520c <MX_SPI1_Init+0x74>)
 80051da:	2200      	movs	r2, #0
 80051dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051de:	4b0b      	ldr	r3, [pc, #44]	@ (800520c <MX_SPI1_Init+0x74>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80051e4:	4b09      	ldr	r3, [pc, #36]	@ (800520c <MX_SPI1_Init+0x74>)
 80051e6:	2207      	movs	r2, #7
 80051e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80051ea:	4b08      	ldr	r3, [pc, #32]	@ (800520c <MX_SPI1_Init+0x74>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80051f0:	4b06      	ldr	r3, [pc, #24]	@ (800520c <MX_SPI1_Init+0x74>)
 80051f2:	2200      	movs	r2, #0
 80051f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80051f6:	4805      	ldr	r0, [pc, #20]	@ (800520c <MX_SPI1_Init+0x74>)
 80051f8:	f003 ff1c 	bl	8009034 <HAL_SPI_Init>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005202:	f7ff ffc3 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005206:	bf00      	nop
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	20000650 	.word	0x20000650
 8005210:	40013000 	.word	0x40013000

08005214 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8005218:	4b1b      	ldr	r3, [pc, #108]	@ (8005288 <MX_SPI2_Init+0x74>)
 800521a:	4a1c      	ldr	r2, [pc, #112]	@ (800528c <MX_SPI2_Init+0x78>)
 800521c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800521e:	4b1a      	ldr	r3, [pc, #104]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005220:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005224:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005226:	4b18      	ldr	r3, [pc, #96]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005228:	2200      	movs	r2, #0
 800522a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800522c:	4b16      	ldr	r3, [pc, #88]	@ (8005288 <MX_SPI2_Init+0x74>)
 800522e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8005232:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005234:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005236:	2200      	movs	r2, #0
 8005238:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800523a:	4b13      	ldr	r3, [pc, #76]	@ (8005288 <MX_SPI2_Init+0x74>)
 800523c:	2200      	movs	r2, #0
 800523e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005240:	4b11      	ldr	r3, [pc, #68]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005246:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005248:	4b0f      	ldr	r3, [pc, #60]	@ (8005288 <MX_SPI2_Init+0x74>)
 800524a:	2200      	movs	r2, #0
 800524c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800524e:	4b0e      	ldr	r3, [pc, #56]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005250:	2200      	movs	r2, #0
 8005252:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005254:	4b0c      	ldr	r3, [pc, #48]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005256:	2200      	movs	r2, #0
 8005258:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800525a:	4b0b      	ldr	r3, [pc, #44]	@ (8005288 <MX_SPI2_Init+0x74>)
 800525c:	2200      	movs	r2, #0
 800525e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8005260:	4b09      	ldr	r3, [pc, #36]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005262:	2207      	movs	r2, #7
 8005264:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005266:	4b08      	ldr	r3, [pc, #32]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005268:	2200      	movs	r2, #0
 800526a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800526c:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <MX_SPI2_Init+0x74>)
 800526e:	2208      	movs	r2, #8
 8005270:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005272:	4805      	ldr	r0, [pc, #20]	@ (8005288 <MX_SPI2_Init+0x74>)
 8005274:	f003 fede 	bl	8009034 <HAL_SPI_Init>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800527e:	f7ff ff85 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	200006b4 	.word	0x200006b4
 800528c:	40003800 	.word	0x40003800

08005290 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08c      	sub	sp, #48	@ 0x30
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005298:	f107 031c 	add.w	r3, r7, #28
 800529c:	2200      	movs	r2, #0
 800529e:	601a      	str	r2, [r3, #0]
 80052a0:	605a      	str	r2, [r3, #4]
 80052a2:	609a      	str	r2, [r3, #8]
 80052a4:	60da      	str	r2, [r3, #12]
 80052a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a40      	ldr	r2, [pc, #256]	@ (80053b0 <HAL_SPI_MspInit+0x120>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d130      	bne.n	8005314 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80052b2:	4b40      	ldr	r3, [pc, #256]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b6:	4a3f      	ldr	r2, [pc, #252]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80052bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80052be:	4b3d      	ldr	r3, [pc, #244]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052c6:	61bb      	str	r3, [r7, #24]
 80052c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ca:	4b3a      	ldr	r3, [pc, #232]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ce:	4a39      	ldr	r2, [pc, #228]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052d0:	f043 0301 	orr.w	r3, r3, #1
 80052d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80052d6:	4b37      	ldr	r3, [pc, #220]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = MPU_SCK_Pin|MPU_MISO_Pin|MPU_MOSI_Pin;
 80052e2:	23e0      	movs	r3, #224	@ 0xe0
 80052e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052e6:	2302      	movs	r3, #2
 80052e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052ee:	2303      	movs	r3, #3
 80052f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80052f2:	2305      	movs	r3, #5
 80052f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052f6:	f107 031c 	add.w	r3, r7, #28
 80052fa:	4619      	mov	r1, r3
 80052fc:	482e      	ldr	r0, [pc, #184]	@ (80053b8 <HAL_SPI_MspInit+0x128>)
 80052fe:	f001 fda1 	bl	8006e44 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8005302:	2200      	movs	r2, #0
 8005304:	2100      	movs	r1, #0
 8005306:	2023      	movs	r0, #35	@ 0x23
 8005308:	f001 f8d5 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800530c:	2023      	movs	r0, #35	@ 0x23
 800530e:	f001 f8ee 	bl	80064ee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005312:	e049      	b.n	80053a8 <HAL_SPI_MspInit+0x118>
  else if(spiHandle->Instance==SPI2)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a28      	ldr	r2, [pc, #160]	@ (80053bc <HAL_SPI_MspInit+0x12c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d144      	bne.n	80053a8 <HAL_SPI_MspInit+0x118>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800531e:	4b25      	ldr	r3, [pc, #148]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005322:	4a24      	ldr	r2, [pc, #144]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005324:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005328:	6413      	str	r3, [r2, #64]	@ 0x40
 800532a:	4b22      	ldr	r3, [pc, #136]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 800532c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005332:	613b      	str	r3, [r7, #16]
 8005334:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005336:	4b1f      	ldr	r3, [pc, #124]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533a:	4a1e      	ldr	r2, [pc, #120]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 800533c:	f043 0304 	orr.w	r3, r3, #4
 8005340:	6313      	str	r3, [r2, #48]	@ 0x30
 8005342:	4b1c      	ldr	r3, [pc, #112]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800534e:	4b19      	ldr	r3, [pc, #100]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005352:	4a18      	ldr	r2, [pc, #96]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 8005354:	f043 0302 	orr.w	r3, r3, #2
 8005358:	6313      	str	r3, [r2, #48]	@ 0x30
 800535a:	4b16      	ldr	r3, [pc, #88]	@ (80053b4 <HAL_SPI_MspInit+0x124>)
 800535c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	60bb      	str	r3, [r7, #8]
 8005364:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8005366:	2306      	movs	r3, #6
 8005368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800536a:	2302      	movs	r3, #2
 800536c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800536e:	2300      	movs	r3, #0
 8005370:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005372:	2303      	movs	r3, #3
 8005374:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005376:	2305      	movs	r3, #5
 8005378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800537a:	f107 031c 	add.w	r3, r7, #28
 800537e:	4619      	mov	r1, r3
 8005380:	480f      	ldr	r0, [pc, #60]	@ (80053c0 <HAL_SPI_MspInit+0x130>)
 8005382:	f001 fd5f 	bl	8006e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800538a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800538c:	2302      	movs	r3, #2
 800538e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005390:	2300      	movs	r3, #0
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005394:	2303      	movs	r3, #3
 8005396:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005398:	2305      	movs	r3, #5
 800539a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800539c:	f107 031c 	add.w	r3, r7, #28
 80053a0:	4619      	mov	r1, r3
 80053a2:	4808      	ldr	r0, [pc, #32]	@ (80053c4 <HAL_SPI_MspInit+0x134>)
 80053a4:	f001 fd4e 	bl	8006e44 <HAL_GPIO_Init>
}
 80053a8:	bf00      	nop
 80053aa:	3730      	adds	r7, #48	@ 0x30
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40013000 	.word	0x40013000
 80053b4:	40023800 	.word	0x40023800
 80053b8:	40020000 	.word	0x40020000
 80053bc:	40003800 	.word	0x40003800
 80053c0:	40020800 	.word	0x40020800
 80053c4:	40020400 	.word	0x40020400

080053c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80053ce:	4b0f      	ldr	r3, [pc, #60]	@ (800540c <HAL_MspInit+0x44>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	4a0e      	ldr	r2, [pc, #56]	@ (800540c <HAL_MspInit+0x44>)
 80053d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80053da:	4b0c      	ldr	r3, [pc, #48]	@ (800540c <HAL_MspInit+0x44>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e2:	607b      	str	r3, [r7, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053e6:	4b09      	ldr	r3, [pc, #36]	@ (800540c <HAL_MspInit+0x44>)
 80053e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ea:	4a08      	ldr	r2, [pc, #32]	@ (800540c <HAL_MspInit+0x44>)
 80053ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80053f2:	4b06      	ldr	r3, [pc, #24]	@ (800540c <HAL_MspInit+0x44>)
 80053f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053fa:	603b      	str	r3, [r7, #0]
 80053fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40023800 	.word	0x40023800

08005410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005414:	bf00      	nop
 8005416:	e7fd      	b.n	8005414 <NMI_Handler+0x4>

08005418 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800541c:	bf00      	nop
 800541e:	e7fd      	b.n	800541c <HardFault_Handler+0x4>

08005420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005420:	b480      	push	{r7}
 8005422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005424:	bf00      	nop
 8005426:	e7fd      	b.n	8005424 <MemManage_Handler+0x4>

08005428 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <BusFault_Handler+0x4>

08005430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005434:	bf00      	nop
 8005436:	e7fd      	b.n	8005434 <UsageFault_Handler+0x4>

08005438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800543c:	bf00      	nop
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005446:	b480      	push	{r7}
 8005448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800544a:	bf00      	nop
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005458:	bf00      	nop
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr

08005462 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005462:	b580      	push	{r7, lr}
 8005464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005466:	f000 ff07 	bl	8006278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
	...

08005470 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005474:	4802      	ldr	r0, [pc, #8]	@ (8005480 <DMA1_Stream2_IRQHandler+0x10>)
 8005476:	f001 fa6d 	bl	8006954 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800547a:	bf00      	nop
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	2000091c 	.word	0x2000091c

08005484 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005488:	4802      	ldr	r0, [pc, #8]	@ (8005494 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800548a:	f005 f8fd 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800548e:	bf00      	nop
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	20000718 	.word	0x20000718

08005498 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800549c:	4802      	ldr	r0, [pc, #8]	@ (80054a8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800549e:	f005 f8f3 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80054a2:	bf00      	nop
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000718 	.word	0x20000718

080054ac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80054b0:	4802      	ldr	r0, [pc, #8]	@ (80054bc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80054b2:	f005 f8e9 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80054b6:	bf00      	nop
 80054b8:	bd80      	pop	{r7, pc}
 80054ba:	bf00      	nop
 80054bc:	20000718 	.word	0x20000718

080054c0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80054c4:	4802      	ldr	r0, [pc, #8]	@ (80054d0 <TIM1_CC_IRQHandler+0x10>)
 80054c6:	f005 f8df 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80054ca:	bf00      	nop
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000718 	.word	0x20000718

080054d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80054d8:	4802      	ldr	r0, [pc, #8]	@ (80054e4 <TIM2_IRQHandler+0x10>)
 80054da:	f005 f8d5 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80054de:	bf00      	nop
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	20000764 	.word	0x20000764

080054e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80054ec:	4802      	ldr	r0, [pc, #8]	@ (80054f8 <TIM3_IRQHandler+0x10>)
 80054ee:	f005 f8cb 	bl	800a688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80054f2:	bf00      	nop
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	200007b0 	.word	0x200007b0

080054fc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005500:	4802      	ldr	r0, [pc, #8]	@ (800550c <I2C1_EV_IRQHandler+0x10>)
 8005502:	f001 fef1 	bl	80072e8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005506:	bf00      	nop
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	200004f4 	.word	0x200004f4

08005510 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005514:	4802      	ldr	r0, [pc, #8]	@ (8005520 <I2C1_ER_IRQHandler+0x10>)
 8005516:	f001 ff01 	bl	800731c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800551a:	bf00      	nop
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	200004f4 	.word	0x200004f4

08005524 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005528:	4802      	ldr	r0, [pc, #8]	@ (8005534 <SPI1_IRQHandler+0x10>)
 800552a:	f004 fafb 	bl	8009b24 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800552e:	bf00      	nop
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	20000650 	.word	0x20000650

08005538 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE))
 800553c:	4b06      	ldr	r3, [pc, #24]	@ (8005558 <UART4_IRQHandler+0x20>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	f003 0310 	and.w	r3, r3, #16
 8005546:	2b10      	cmp	r3, #16
 8005548:	d101      	bne.n	800554e <UART4_IRQHandler+0x16>
	    {
	        ibus_uart_idle_callback();
 800554a:	f7fe fe5d 	bl	8004208 <ibus_uart_idle_callback>
	    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800554e:	4802      	ldr	r0, [pc, #8]	@ (8005558 <UART4_IRQHandler+0x20>)
 8005550:	f006 f9a2 	bl	800b898 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005554:	bf00      	nop
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20000894 	.word	0x20000894

0800555c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800555c:	b480      	push	{r7}
 800555e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005560:	4b06      	ldr	r3, [pc, #24]	@ (800557c <SystemInit+0x20>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005566:	4a05      	ldr	r2, [pc, #20]	@ (800557c <SystemInit+0x20>)
 8005568:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800556c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005570:	bf00      	nop
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop
 800557c:	e000ed00 	.word	0xe000ed00

08005580 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b09a      	sub	sp, #104	@ 0x68
 8005584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005586:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800558a:	2200      	movs	r2, #0
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	605a      	str	r2, [r3, #4]
 8005590:	609a      	str	r2, [r3, #8]
 8005592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005594:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005598:	2200      	movs	r2, #0
 800559a:	601a      	str	r2, [r3, #0]
 800559c:	605a      	str	r2, [r3, #4]
 800559e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80055a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]
 80055a8:	605a      	str	r2, [r3, #4]
 80055aa:	609a      	str	r2, [r3, #8]
 80055ac:	60da      	str	r2, [r3, #12]
 80055ae:	611a      	str	r2, [r3, #16]
 80055b0:	615a      	str	r2, [r3, #20]
 80055b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80055b4:	1d3b      	adds	r3, r7, #4
 80055b6:	222c      	movs	r2, #44	@ 0x2c
 80055b8:	2100      	movs	r1, #0
 80055ba:	4618      	mov	r0, r3
 80055bc:	f007 faf3 	bl	800cba6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80055c0:	4b42      	ldr	r3, [pc, #264]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055c2:	4a43      	ldr	r2, [pc, #268]	@ (80056d0 <MX_TIM1_Init+0x150>)
 80055c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 80055c6:	4b41      	ldr	r3, [pc, #260]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055c8:	222f      	movs	r2, #47	@ 0x2f
 80055ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055cc:	4b3f      	ldr	r3, [pc, #252]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80055d2:	4b3e      	ldr	r3, [pc, #248]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80055d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055da:	4b3c      	ldr	r3, [pc, #240]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055dc:	2200      	movs	r2, #0
 80055de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80055e0:	4b3a      	ldr	r3, [pc, #232]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055e2:	2200      	movs	r2, #0
 80055e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80055e6:	4b39      	ldr	r3, [pc, #228]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80055ec:	4837      	ldr	r0, [pc, #220]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80055ee:	f004 fdbf 	bl	800a170 <HAL_TIM_Base_Init>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80055f8:	f7ff fdc8 	bl	800518c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005600:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8005602:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005606:	4619      	mov	r1, r3
 8005608:	4830      	ldr	r0, [pc, #192]	@ (80056cc <MX_TIM1_Init+0x14c>)
 800560a:	f005 fad3 	bl	800abb4 <HAL_TIM_ConfigClockSource>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d001      	beq.n	8005618 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8005614:	f7ff fdba 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8005618:	482c      	ldr	r0, [pc, #176]	@ (80056cc <MX_TIM1_Init+0x14c>)
 800561a:	f004 fe79 	bl	800a310 <HAL_TIM_OC_Init>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005624:	f7ff fdb2 	bl	800518c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005628:	2300      	movs	r3, #0
 800562a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800562c:	2300      	movs	r3, #0
 800562e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005630:	2300      	movs	r3, #0
 8005632:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005634:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005638:	4619      	mov	r1, r3
 800563a:	4824      	ldr	r0, [pc, #144]	@ (80056cc <MX_TIM1_Init+0x14c>)
 800563c:	f005 ff70 	bl	800b520 <HAL_TIMEx_MasterConfigSynchronization>
 8005640:	4603      	mov	r3, r0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8005646:	f7ff fda1 	bl	800518c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800564a:	2300      	movs	r3, #0
 800564c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800564e:	2300      	movs	r3, #0
 8005650:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005652:	2300      	movs	r3, #0
 8005654:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005656:	2300      	movs	r3, #0
 8005658:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800565a:	2300      	movs	r3, #0
 800565c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800565e:	2300      	movs	r3, #0
 8005660:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005662:	2300      	movs	r3, #0
 8005664:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005666:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800566a:	2200      	movs	r2, #0
 800566c:	4619      	mov	r1, r3
 800566e:	4817      	ldr	r0, [pc, #92]	@ (80056cc <MX_TIM1_Init+0x14c>)
 8005670:	f005 f912 	bl	800a898 <HAL_TIM_OC_ConfigChannel>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800567a:	f7ff fd87 	bl	800518c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800567e:	2300      	movs	r3, #0
 8005680:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005682:	2300      	movs	r3, #0
 8005684:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800568e:	2300      	movs	r3, #0
 8005690:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005696:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005698:	2300      	movs	r3, #0
 800569a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800569c:	2300      	movs	r3, #0
 800569e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80056a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80056aa:	2300      	movs	r3, #0
 80056ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80056ae:	1d3b      	adds	r3, r7, #4
 80056b0:	4619      	mov	r1, r3
 80056b2:	4806      	ldr	r0, [pc, #24]	@ (80056cc <MX_TIM1_Init+0x14c>)
 80056b4:	f005 ffc2 	bl	800b63c <HAL_TIMEx_ConfigBreakDeadTime>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80056be:	f7ff fd65 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80056c2:	bf00      	nop
 80056c4:	3768      	adds	r7, #104	@ 0x68
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	20000718 	.word	0x20000718
 80056d0:	40010000 	.word	0x40010000

080056d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b08e      	sub	sp, #56	@ 0x38
 80056d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80056da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80056de:	2200      	movs	r2, #0
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	605a      	str	r2, [r3, #4]
 80056e4:	609a      	str	r2, [r3, #8]
 80056e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056e8:	f107 031c 	add.w	r3, r7, #28
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	605a      	str	r2, [r3, #4]
 80056f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056f4:	463b      	mov	r3, r7
 80056f6:	2200      	movs	r2, #0
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	605a      	str	r2, [r3, #4]
 80056fc:	609a      	str	r2, [r3, #8]
 80056fe:	60da      	str	r2, [r3, #12]
 8005700:	611a      	str	r2, [r3, #16]
 8005702:	615a      	str	r2, [r3, #20]
 8005704:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005706:	4b33      	ldr	r3, [pc, #204]	@ (80057d4 <MX_TIM2_Init+0x100>)
 8005708:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800570c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 800570e:	4b31      	ldr	r3, [pc, #196]	@ (80057d4 <MX_TIM2_Init+0x100>)
 8005710:	225f      	movs	r2, #95	@ 0x5f
 8005712:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005714:	4b2f      	ldr	r3, [pc, #188]	@ (80057d4 <MX_TIM2_Init+0x100>)
 8005716:	2200      	movs	r2, #0
 8005718:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800571a:	4b2e      	ldr	r3, [pc, #184]	@ (80057d4 <MX_TIM2_Init+0x100>)
 800571c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8005720:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005722:	4b2c      	ldr	r3, [pc, #176]	@ (80057d4 <MX_TIM2_Init+0x100>)
 8005724:	2200      	movs	r2, #0
 8005726:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005728:	4b2a      	ldr	r3, [pc, #168]	@ (80057d4 <MX_TIM2_Init+0x100>)
 800572a:	2200      	movs	r2, #0
 800572c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800572e:	4829      	ldr	r0, [pc, #164]	@ (80057d4 <MX_TIM2_Init+0x100>)
 8005730:	f004 fd1e 	bl	800a170 <HAL_TIM_Base_Init>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800573a:	f7ff fd27 	bl	800518c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800573e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005742:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005744:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005748:	4619      	mov	r1, r3
 800574a:	4822      	ldr	r0, [pc, #136]	@ (80057d4 <MX_TIM2_Init+0x100>)
 800574c:	f005 fa32 	bl	800abb4 <HAL_TIM_ConfigClockSource>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8005756:	f7ff fd19 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800575a:	481e      	ldr	r0, [pc, #120]	@ (80057d4 <MX_TIM2_Init+0x100>)
 800575c:	f004 fe39 	bl	800a3d2 <HAL_TIM_PWM_Init>
 8005760:	4603      	mov	r3, r0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8005766:	f7ff fd11 	bl	800518c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800576a:	2300      	movs	r3, #0
 800576c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800576e:	2300      	movs	r3, #0
 8005770:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005772:	f107 031c 	add.w	r3, r7, #28
 8005776:	4619      	mov	r1, r3
 8005778:	4816      	ldr	r0, [pc, #88]	@ (80057d4 <MX_TIM2_Init+0x100>)
 800577a:	f005 fed1 	bl	800b520 <HAL_TIMEx_MasterConfigSynchronization>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8005784:	f7ff fd02 	bl	800518c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005788:	2360      	movs	r3, #96	@ 0x60
 800578a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800578c:	2300      	movs	r3, #0
 800578e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005790:	2300      	movs	r3, #0
 8005792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005794:	2300      	movs	r3, #0
 8005796:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005798:	463b      	mov	r3, r7
 800579a:	2208      	movs	r2, #8
 800579c:	4619      	mov	r1, r3
 800579e:	480d      	ldr	r0, [pc, #52]	@ (80057d4 <MX_TIM2_Init+0x100>)
 80057a0:	f005 f8f4 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80057aa:	f7ff fcef 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80057ae:	463b      	mov	r3, r7
 80057b0:	220c      	movs	r2, #12
 80057b2:	4619      	mov	r1, r3
 80057b4:	4807      	ldr	r0, [pc, #28]	@ (80057d4 <MX_TIM2_Init+0x100>)
 80057b6:	f005 f8e9 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d001      	beq.n	80057c4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80057c0:	f7ff fce4 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80057c4:	4803      	ldr	r0, [pc, #12]	@ (80057d4 <MX_TIM2_Init+0x100>)
 80057c6:	f000 fa0b 	bl	8005be0 <HAL_TIM_MspPostInit>

}
 80057ca:	bf00      	nop
 80057cc:	3738      	adds	r7, #56	@ 0x38
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	20000764 	.word	0x20000764

080057d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08e      	sub	sp, #56	@ 0x38
 80057dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	605a      	str	r2, [r3, #4]
 80057e8:	609a      	str	r2, [r3, #8]
 80057ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057ec:	f107 031c 	add.w	r3, r7, #28
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]
 80057f4:	605a      	str	r2, [r3, #4]
 80057f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80057f8:	463b      	mov	r3, r7
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	605a      	str	r2, [r3, #4]
 8005800:	609a      	str	r2, [r3, #8]
 8005802:	60da      	str	r2, [r3, #12]
 8005804:	611a      	str	r2, [r3, #16]
 8005806:	615a      	str	r2, [r3, #20]
 8005808:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800580a:	4b38      	ldr	r3, [pc, #224]	@ (80058ec <MX_TIM3_Init+0x114>)
 800580c:	4a38      	ldr	r2, [pc, #224]	@ (80058f0 <MX_TIM3_Init+0x118>)
 800580e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8005810:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <MX_TIM3_Init+0x114>)
 8005812:	225f      	movs	r2, #95	@ 0x5f
 8005814:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005816:	4b35      	ldr	r3, [pc, #212]	@ (80058ec <MX_TIM3_Init+0x114>)
 8005818:	2200      	movs	r2, #0
 800581a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800581c:	4b33      	ldr	r3, [pc, #204]	@ (80058ec <MX_TIM3_Init+0x114>)
 800581e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8005822:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005824:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <MX_TIM3_Init+0x114>)
 8005826:	2200      	movs	r2, #0
 8005828:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800582a:	4b30      	ldr	r3, [pc, #192]	@ (80058ec <MX_TIM3_Init+0x114>)
 800582c:	2200      	movs	r2, #0
 800582e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005830:	482e      	ldr	r0, [pc, #184]	@ (80058ec <MX_TIM3_Init+0x114>)
 8005832:	f004 fc9d 	bl	800a170 <HAL_TIM_Base_Init>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d001      	beq.n	8005840 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800583c:	f7ff fca6 	bl	800518c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005840:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005844:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005846:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800584a:	4619      	mov	r1, r3
 800584c:	4827      	ldr	r0, [pc, #156]	@ (80058ec <MX_TIM3_Init+0x114>)
 800584e:	f005 f9b1 	bl	800abb4 <HAL_TIM_ConfigClockSource>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8005858:	f7ff fc98 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800585c:	4823      	ldr	r0, [pc, #140]	@ (80058ec <MX_TIM3_Init+0x114>)
 800585e:	f004 fdb8 	bl	800a3d2 <HAL_TIM_PWM_Init>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8005868:	f7ff fc90 	bl	800518c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800586c:	2300      	movs	r3, #0
 800586e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005870:	2300      	movs	r3, #0
 8005872:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005874:	f107 031c 	add.w	r3, r7, #28
 8005878:	4619      	mov	r1, r3
 800587a:	481c      	ldr	r0, [pc, #112]	@ (80058ec <MX_TIM3_Init+0x114>)
 800587c:	f005 fe50 	bl	800b520 <HAL_TIMEx_MasterConfigSynchronization>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d001      	beq.n	800588a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8005886:	f7ff fc81 	bl	800518c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800588a:	2360      	movs	r3, #96	@ 0x60
 800588c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800588e:	2300      	movs	r3, #0
 8005890:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005892:	2300      	movs	r3, #0
 8005894:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005896:	2300      	movs	r3, #0
 8005898:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800589a:	463b      	mov	r3, r7
 800589c:	2200      	movs	r2, #0
 800589e:	4619      	mov	r1, r3
 80058a0:	4812      	ldr	r0, [pc, #72]	@ (80058ec <MX_TIM3_Init+0x114>)
 80058a2:	f005 f873 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d001      	beq.n	80058b0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80058ac:	f7ff fc6e 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80058b0:	463b      	mov	r3, r7
 80058b2:	2208      	movs	r2, #8
 80058b4:	4619      	mov	r1, r3
 80058b6:	480d      	ldr	r0, [pc, #52]	@ (80058ec <MX_TIM3_Init+0x114>)
 80058b8:	f005 f868 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 80058c2:	f7ff fc63 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80058c6:	463b      	mov	r3, r7
 80058c8:	220c      	movs	r2, #12
 80058ca:	4619      	mov	r1, r3
 80058cc:	4807      	ldr	r0, [pc, #28]	@ (80058ec <MX_TIM3_Init+0x114>)
 80058ce:	f005 f85d 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 80058d8:	f7ff fc58 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80058dc:	4803      	ldr	r0, [pc, #12]	@ (80058ec <MX_TIM3_Init+0x114>)
 80058de:	f000 f97f 	bl	8005be0 <HAL_TIM_MspPostInit>

}
 80058e2:	bf00      	nop
 80058e4:	3738      	adds	r7, #56	@ 0x38
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	200007b0 	.word	0x200007b0
 80058f0:	40000400 	.word	0x40000400

080058f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08e      	sub	sp, #56	@ 0x38
 80058f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80058fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80058fe:	2200      	movs	r2, #0
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	605a      	str	r2, [r3, #4]
 8005904:	609a      	str	r2, [r3, #8]
 8005906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005908:	f107 031c 	add.w	r3, r7, #28
 800590c:	2200      	movs	r2, #0
 800590e:	601a      	str	r2, [r3, #0]
 8005910:	605a      	str	r2, [r3, #4]
 8005912:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005914:	463b      	mov	r3, r7
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	605a      	str	r2, [r3, #4]
 800591c:	609a      	str	r2, [r3, #8]
 800591e:	60da      	str	r2, [r3, #12]
 8005920:	611a      	str	r2, [r3, #16]
 8005922:	615a      	str	r2, [r3, #20]
 8005924:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005926:	4b2d      	ldr	r3, [pc, #180]	@ (80059dc <MX_TIM5_Init+0xe8>)
 8005928:	4a2d      	ldr	r2, [pc, #180]	@ (80059e0 <MX_TIM5_Init+0xec>)
 800592a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 800592c:	4b2b      	ldr	r3, [pc, #172]	@ (80059dc <MX_TIM5_Init+0xe8>)
 800592e:	222f      	movs	r2, #47	@ 0x2f
 8005930:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005932:	4b2a      	ldr	r3, [pc, #168]	@ (80059dc <MX_TIM5_Init+0xe8>)
 8005934:	2200      	movs	r2, #0
 8005936:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8005938:	4b28      	ldr	r3, [pc, #160]	@ (80059dc <MX_TIM5_Init+0xe8>)
 800593a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800593e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005940:	4b26      	ldr	r3, [pc, #152]	@ (80059dc <MX_TIM5_Init+0xe8>)
 8005942:	2200      	movs	r2, #0
 8005944:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005946:	4b25      	ldr	r3, [pc, #148]	@ (80059dc <MX_TIM5_Init+0xe8>)
 8005948:	2200      	movs	r2, #0
 800594a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800594c:	4823      	ldr	r0, [pc, #140]	@ (80059dc <MX_TIM5_Init+0xe8>)
 800594e:	f004 fc0f 	bl	800a170 <HAL_TIM_Base_Init>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8005958:	f7ff fc18 	bl	800518c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800595c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005960:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005962:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005966:	4619      	mov	r1, r3
 8005968:	481c      	ldr	r0, [pc, #112]	@ (80059dc <MX_TIM5_Init+0xe8>)
 800596a:	f005 f923 	bl	800abb4 <HAL_TIM_ConfigClockSource>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8005974:	f7ff fc0a 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005978:	4818      	ldr	r0, [pc, #96]	@ (80059dc <MX_TIM5_Init+0xe8>)
 800597a:	f004 fd2a 	bl	800a3d2 <HAL_TIM_PWM_Init>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d001      	beq.n	8005988 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8005984:	f7ff fc02 	bl	800518c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005988:	2300      	movs	r3, #0
 800598a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800598c:	2300      	movs	r3, #0
 800598e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005990:	f107 031c 	add.w	r3, r7, #28
 8005994:	4619      	mov	r1, r3
 8005996:	4811      	ldr	r0, [pc, #68]	@ (80059dc <MX_TIM5_Init+0xe8>)
 8005998:	f005 fdc2 	bl	800b520 <HAL_TIMEx_MasterConfigSynchronization>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80059a2:	f7ff fbf3 	bl	800518c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80059a6:	2360      	movs	r3, #96	@ 0x60
 80059a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80059aa:	2300      	movs	r3, #0
 80059ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80059ae:	2300      	movs	r3, #0
 80059b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80059b2:	2300      	movs	r3, #0
 80059b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80059b6:	463b      	mov	r3, r7
 80059b8:	220c      	movs	r2, #12
 80059ba:	4619      	mov	r1, r3
 80059bc:	4807      	ldr	r0, [pc, #28]	@ (80059dc <MX_TIM5_Init+0xe8>)
 80059be:	f004 ffe5 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80059c8:	f7ff fbe0 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80059cc:	4803      	ldr	r0, [pc, #12]	@ (80059dc <MX_TIM5_Init+0xe8>)
 80059ce:	f000 f907 	bl	8005be0 <HAL_TIM_MspPostInit>

}
 80059d2:	bf00      	nop
 80059d4:	3738      	adds	r7, #56	@ 0x38
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	200007fc 	.word	0x200007fc
 80059e0:	40000c00 	.word	0x40000c00

080059e4 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b08c      	sub	sp, #48	@ 0x30
 80059e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059ea:	f107 0320 	add.w	r3, r7, #32
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	605a      	str	r2, [r3, #4]
 80059f4:	609a      	str	r2, [r3, #8]
 80059f6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	605a      	str	r2, [r3, #4]
 8005a00:	609a      	str	r2, [r3, #8]
 8005a02:	60da      	str	r2, [r3, #12]
 8005a04:	611a      	str	r2, [r3, #16]
 8005a06:	615a      	str	r2, [r3, #20]
 8005a08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8005a0a:	4b25      	ldr	r3, [pc, #148]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a0c:	4a25      	ldr	r2, [pc, #148]	@ (8005aa4 <MX_TIM12_Init+0xc0>)
 8005a0e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 8005a10:	4b23      	ldr	r3, [pc, #140]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a12:	225f      	movs	r2, #95	@ 0x5f
 8005a14:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a16:	4b22      	ldr	r3, [pc, #136]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8005a1c:	4b20      	ldr	r3, [pc, #128]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005a22:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a24:	4b1e      	ldr	r3, [pc, #120]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8005a30:	481b      	ldr	r0, [pc, #108]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a32:	f004 fb9d 	bl	800a170 <HAL_TIM_Base_Init>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8005a3c:	f7ff fba6 	bl	800518c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a44:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8005a46:	f107 0320 	add.w	r3, r7, #32
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4814      	ldr	r0, [pc, #80]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a4e:	f005 f8b1 	bl	800abb4 <HAL_TIM_ConfigClockSource>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8005a58:	f7ff fb98 	bl	800518c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8005a5c:	4810      	ldr	r0, [pc, #64]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a5e:	f004 fcb8 	bl	800a3d2 <HAL_TIM_PWM_Init>
 8005a62:	4603      	mov	r3, r0
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8005a68:	f7ff fb90 	bl	800518c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a6c:	2360      	movs	r3, #96	@ 0x60
 8005a6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005a70:	2300      	movs	r3, #0
 8005a72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a74:	2300      	movs	r3, #0
 8005a76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005a7c:	1d3b      	adds	r3, r7, #4
 8005a7e:	2204      	movs	r2, #4
 8005a80:	4619      	mov	r1, r3
 8005a82:	4807      	ldr	r0, [pc, #28]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a84:	f004 ff82 	bl	800a98c <HAL_TIM_PWM_ConfigChannel>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8005a8e:	f7ff fb7d 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8005a92:	4803      	ldr	r0, [pc, #12]	@ (8005aa0 <MX_TIM12_Init+0xbc>)
 8005a94:	f000 f8a4 	bl	8005be0 <HAL_TIM_MspPostInit>

}
 8005a98:	bf00      	nop
 8005a9a:	3730      	adds	r7, #48	@ 0x30
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	20000848 	.word	0x20000848
 8005aa4:	40001800 	.word	0x40001800

08005aa8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b088      	sub	sp, #32
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a45      	ldr	r2, [pc, #276]	@ (8005bcc <HAL_TIM_Base_MspInit+0x124>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d12c      	bne.n	8005b14 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005aba:	4b45      	ldr	r3, [pc, #276]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005abe:	4a44      	ldr	r2, [pc, #272]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	6453      	str	r3, [r2, #68]	@ 0x44
 8005ac6:	4b42      	ldr	r3, [pc, #264]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	61fb      	str	r3, [r7, #28]
 8005ad0:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2100      	movs	r1, #0
 8005ad6:	2018      	movs	r0, #24
 8005ad8:	f000 fced 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8005adc:	2018      	movs	r0, #24
 8005ade:	f000 fd06 	bl	80064ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	2100      	movs	r1, #0
 8005ae6:	2019      	movs	r0, #25
 8005ae8:	f000 fce5 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005aec:	2019      	movs	r0, #25
 8005aee:	f000 fcfe 	bl	80064ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005af2:	2200      	movs	r2, #0
 8005af4:	2100      	movs	r1, #0
 8005af6:	201a      	movs	r0, #26
 8005af8:	f000 fcdd 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005afc:	201a      	movs	r0, #26
 8005afe:	f000 fcf6 	bl	80064ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005b02:	2200      	movs	r2, #0
 8005b04:	2100      	movs	r1, #0
 8005b06:	201b      	movs	r0, #27
 8005b08:	f000 fcd5 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8005b0c:	201b      	movs	r0, #27
 8005b0e:	f000 fcee 	bl	80064ee <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8005b12:	e056      	b.n	8005bc2 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM2)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1c:	d114      	bne.n	8005b48 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	4a2b      	ldr	r2, [pc, #172]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b24:	f043 0301 	orr.w	r3, r3, #1
 8005b28:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b2a:	4b29      	ldr	r3, [pc, #164]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	61bb      	str	r3, [r7, #24]
 8005b34:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005b36:	2200      	movs	r2, #0
 8005b38:	2100      	movs	r1, #0
 8005b3a:	201c      	movs	r0, #28
 8005b3c:	f000 fcbb 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005b40:	201c      	movs	r0, #28
 8005b42:	f000 fcd4 	bl	80064ee <HAL_NVIC_EnableIRQ>
}
 8005b46:	e03c      	b.n	8005bc2 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM3)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a21      	ldr	r2, [pc, #132]	@ (8005bd4 <HAL_TIM_Base_MspInit+0x12c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d114      	bne.n	8005b7c <HAL_TIM_Base_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005b52:	4b1f      	ldr	r3, [pc, #124]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b56:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b58:	f043 0302 	orr.w	r3, r3, #2
 8005b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	201d      	movs	r0, #29
 8005b70:	f000 fca1 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005b74:	201d      	movs	r0, #29
 8005b76:	f000 fcba 	bl	80064ee <HAL_NVIC_EnableIRQ>
}
 8005b7a:	e022      	b.n	8005bc2 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM5)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a15      	ldr	r2, [pc, #84]	@ (8005bd8 <HAL_TIM_Base_MspInit+0x130>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d10c      	bne.n	8005ba0 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005b86:	4b12      	ldr	r3, [pc, #72]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b8a:	4a11      	ldr	r2, [pc, #68]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b8c:	f043 0308 	orr.w	r3, r3, #8
 8005b90:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b92:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	f003 0308 	and.w	r3, r3, #8
 8005b9a:	613b      	str	r3, [r7, #16]
 8005b9c:	693b      	ldr	r3, [r7, #16]
}
 8005b9e:	e010      	b.n	8005bc2 <HAL_TIM_Base_MspInit+0x11a>
  else if(tim_baseHandle->Instance==TIM12)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a0d      	ldr	r2, [pc, #52]	@ (8005bdc <HAL_TIM_Base_MspInit+0x134>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d10b      	bne.n	8005bc2 <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8005baa:	4b09      	ldr	r3, [pc, #36]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	4a08      	ldr	r2, [pc, #32]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005bb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bb6:	4b06      	ldr	r3, [pc, #24]	@ (8005bd0 <HAL_TIM_Base_MspInit+0x128>)
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
}
 8005bc2:	bf00      	nop
 8005bc4:	3720      	adds	r7, #32
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40023800 	.word	0x40023800
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000c00 	.word	0x40000c00
 8005bdc:	40001800 	.word	0x40001800

08005be0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b08e      	sub	sp, #56	@ 0x38
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bec:	2200      	movs	r2, #0
 8005bee:	601a      	str	r2, [r3, #0]
 8005bf0:	605a      	str	r2, [r3, #4]
 8005bf2:	609a      	str	r2, [r3, #8]
 8005bf4:	60da      	str	r2, [r3, #12]
 8005bf6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c00:	d139      	bne.n	8005c76 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c02:	4b60      	ldr	r3, [pc, #384]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c06:	4a5f      	ldr	r2, [pc, #380]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c08:	f043 0301 	orr.w	r3, r3, #1
 8005c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c0e:	4b5d      	ldr	r3, [pc, #372]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	623b      	str	r3, [r7, #32]
 8005c18:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c1a:	4b5a      	ldr	r3, [pc, #360]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1e:	4a59      	ldr	r2, [pc, #356]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c20:	f043 0302 	orr.w	r3, r3, #2
 8005c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c26:	4b57      	ldr	r3, [pc, #348]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	61fb      	str	r3, [r7, #28]
 8005c30:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005c32:	2304      	movs	r3, #4
 8005c34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c36:	2302      	movs	r3, #2
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005c42:	2301      	movs	r3, #1
 8005c44:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	484e      	ldr	r0, [pc, #312]	@ (8005d88 <HAL_TIM_MspPostInit+0x1a8>)
 8005c4e:	f001 f8f9 	bl	8006e44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005c52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005c56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c58:	2302      	movs	r3, #2
 8005c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c60:	2300      	movs	r3, #0
 8005c62:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005c64:	2301      	movs	r3, #1
 8005c66:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	4847      	ldr	r0, [pc, #284]	@ (8005d8c <HAL_TIM_MspPostInit+0x1ac>)
 8005c70:	f001 f8e8 	bl	8006e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8005c74:	e081      	b.n	8005d7a <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM3)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a45      	ldr	r2, [pc, #276]	@ (8005d90 <HAL_TIM_MspPostInit+0x1b0>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d138      	bne.n	8005cf2 <HAL_TIM_MspPostInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c80:	4b40      	ldr	r3, [pc, #256]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c84:	4a3f      	ldr	r2, [pc, #252]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c86:	f043 0302 	orr.w	r3, r3, #2
 8005c8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c8c:	4b3d      	ldr	r3, [pc, #244]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	61bb      	str	r3, [r7, #24]
 8005c96:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c98:	4b3a      	ldr	r3, [pc, #232]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9c:	4a39      	ldr	r2, [pc, #228]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005c9e:	f043 0304 	orr.w	r3, r3, #4
 8005ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ca4:	4b37      	ldr	r3, [pc, #220]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	617b      	str	r3, [r7, #20]
 8005cae:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005cc0:	2302      	movs	r3, #2
 8005cc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005cc8:	4619      	mov	r1, r3
 8005cca:	4830      	ldr	r0, [pc, #192]	@ (8005d8c <HAL_TIM_MspPostInit+0x1ac>)
 8005ccc:	f001 f8ba 	bl	8006e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005cd0:	2340      	movs	r3, #64	@ 0x40
 8005cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ce4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ce8:	4619      	mov	r1, r3
 8005cea:	482a      	ldr	r0, [pc, #168]	@ (8005d94 <HAL_TIM_MspPostInit+0x1b4>)
 8005cec:	f001 f8aa 	bl	8006e44 <HAL_GPIO_Init>
}
 8005cf0:	e043      	b.n	8005d7a <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM5)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a28      	ldr	r2, [pc, #160]	@ (8005d98 <HAL_TIM_MspPostInit+0x1b8>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d11c      	bne.n	8005d36 <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cfc:	4b21      	ldr	r3, [pc, #132]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d00:	4a20      	ldr	r2, [pc, #128]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005d02:	f043 0301 	orr.w	r3, r3, #1
 8005d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d08:	4b1e      	ldr	r3, [pc, #120]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	613b      	str	r3, [r7, #16]
 8005d12:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005d14:	2308      	movs	r3, #8
 8005d16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d18:	2302      	movs	r3, #2
 8005d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d20:	2300      	movs	r3, #0
 8005d22:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005d24:	2302      	movs	r3, #2
 8005d26:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	4816      	ldr	r0, [pc, #88]	@ (8005d88 <HAL_TIM_MspPostInit+0x1a8>)
 8005d30:	f001 f888 	bl	8006e44 <HAL_GPIO_Init>
}
 8005d34:	e021      	b.n	8005d7a <HAL_TIM_MspPostInit+0x19a>
  else if(timHandle->Instance==TIM12)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a18      	ldr	r2, [pc, #96]	@ (8005d9c <HAL_TIM_MspPostInit+0x1bc>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d11c      	bne.n	8005d7a <HAL_TIM_MspPostInit+0x19a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d40:	4b10      	ldr	r3, [pc, #64]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d44:	4a0f      	ldr	r2, [pc, #60]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005d46:	f043 0302 	orr.w	r3, r3, #2
 8005d4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <HAL_TIM_MspPostInit+0x1a4>)
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	60fb      	str	r3, [r7, #12]
 8005d56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005d58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d5e:	2302      	movs	r3, #2
 8005d60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d62:	2300      	movs	r3, #0
 8005d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d66:	2300      	movs	r3, #0
 8005d68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8005d6a:	2309      	movs	r3, #9
 8005d6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d72:	4619      	mov	r1, r3
 8005d74:	4805      	ldr	r0, [pc, #20]	@ (8005d8c <HAL_TIM_MspPostInit+0x1ac>)
 8005d76:	f001 f865 	bl	8006e44 <HAL_GPIO_Init>
}
 8005d7a:	bf00      	nop
 8005d7c:	3738      	adds	r7, #56	@ 0x38
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	40023800 	.word	0x40023800
 8005d88:	40020000 	.word	0x40020000
 8005d8c:	40020400 	.word	0x40020400
 8005d90:	40000400 	.word	0x40000400
 8005d94:	40020800 	.word	0x40020800
 8005d98:	40000c00 	.word	0x40000c00
 8005d9c:	40001800 	.word	0x40001800

08005da0 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005da4:	4b16      	ldr	r3, [pc, #88]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005da6:	4a17      	ldr	r2, [pc, #92]	@ (8005e04 <MX_UART4_Init+0x64>)
 8005da8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8005daa:	4b15      	ldr	r3, [pc, #84]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005db0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005db2:	4b13      	ldr	r3, [pc, #76]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005db4:	2200      	movs	r2, #0
 8005db6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005db8:	4b11      	ldr	r3, [pc, #68]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005dbe:	4b10      	ldr	r3, [pc, #64]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dc6:	220c      	movs	r2, #12
 8005dc8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dca:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005dd0:	4b0b      	ldr	r3, [pc, #44]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8005ddc:	4b08      	ldr	r3, [pc, #32]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dde:	2208      	movs	r2, #8
 8005de0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8005de2:	4b07      	ldr	r3, [pc, #28]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005de4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005de8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005dea:	4805      	ldr	r0, [pc, #20]	@ (8005e00 <MX_UART4_Init+0x60>)
 8005dec:	f005 fcc2 	bl	800b774 <HAL_UART_Init>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <MX_UART4_Init+0x5a>
  {
    Error_Handler();
 8005df6:	f7ff f9c9 	bl	800518c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005dfa:	bf00      	nop
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	20000894 	.word	0x20000894
 8005e04:	40004c00 	.word	0x40004c00

08005e08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b0aa      	sub	sp, #168	@ 0xa8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e10:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	605a      	str	r2, [r3, #4]
 8005e1a:	609a      	str	r2, [r3, #8]
 8005e1c:	60da      	str	r2, [r3, #12]
 8005e1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005e20:	f107 0314 	add.w	r3, r7, #20
 8005e24:	2280      	movs	r2, #128	@ 0x80
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f006 febc 	bl	800cba6 <memset>
  if(uartHandle->Instance==UART4)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a3d      	ldr	r2, [pc, #244]	@ (8005f28 <HAL_UART_MspInit+0x120>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d173      	bne.n	8005f20 <HAL_UART_MspInit+0x118>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005e38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e3c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005e42:	f107 0314 	add.w	r3, r7, #20
 8005e46:	4618      	mov	r0, r3
 8005e48:	f002 fdaa 	bl	80089a0 <HAL_RCCEx_PeriphCLKConfig>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005e52:	f7ff f99b 	bl	800518c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005e56:	4b35      	ldr	r3, [pc, #212]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5a:	4a34      	ldr	r2, [pc, #208]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e62:	4b32      	ldr	r3, [pc, #200]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e6a:	613b      	str	r3, [r7, #16]
 8005e6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e72:	4a2e      	ldr	r2, [pc, #184]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e74:	f043 0301 	orr.w	r3, r3, #1
 8005e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8005f2c <HAL_UART_MspInit+0x124>)
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	60fb      	str	r3, [r7, #12]
 8005e84:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005e86:	2303      	movs	r3, #3
 8005e88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005e9e:	2308      	movs	r3, #8
 8005ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ea4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	4821      	ldr	r0, [pc, #132]	@ (8005f30 <HAL_UART_MspInit+0x128>)
 8005eac:	f000 ffca 	bl	8006e44 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8005eb0:	4b20      	ldr	r3, [pc, #128]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005eb2:	4a21      	ldr	r2, [pc, #132]	@ (8005f38 <HAL_UART_MspInit+0x130>)
 8005eb4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8005eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005eb8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005ebc:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005eca:	4b1a      	ldr	r3, [pc, #104]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ecc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005ed0:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ed2:	4b18      	ldr	r3, [pc, #96]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ed8:	4b16      	ldr	r3, [pc, #88]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8005ede:	4b15      	ldr	r3, [pc, #84]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ee0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ee4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005ee6:	4b13      	ldr	r3, [pc, #76]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ee8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005eec:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005eee:	4b11      	ldr	r3, [pc, #68]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005ef4:	480f      	ldr	r0, [pc, #60]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005ef6:	f000 fb8d 	bl	8006614 <HAL_DMA_Init>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <HAL_UART_MspInit+0xfc>
    {
      Error_Handler();
 8005f00:	f7ff f944 	bl	800518c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a0b      	ldr	r2, [pc, #44]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005f08:	675a      	str	r2, [r3, #116]	@ 0x74
 8005f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f34 <HAL_UART_MspInit+0x12c>)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8005f10:	2200      	movs	r2, #0
 8005f12:	2100      	movs	r1, #0
 8005f14:	2034      	movs	r0, #52	@ 0x34
 8005f16:	f000 face 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005f1a:	2034      	movs	r0, #52	@ 0x34
 8005f1c:	f000 fae7 	bl	80064ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8005f20:	bf00      	nop
 8005f22:	37a8      	adds	r7, #168	@ 0xa8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	40004c00 	.word	0x40004c00
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	40020000 	.word	0x40020000
 8005f34:	2000091c 	.word	0x2000091c
 8005f38:	40026040 	.word	0x40026040

08005f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005f3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005f74 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8005f40:	f7ff fb0c 	bl	800555c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005f44:	480c      	ldr	r0, [pc, #48]	@ (8005f78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005f46:	490d      	ldr	r1, [pc, #52]	@ (8005f7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005f48:	4a0d      	ldr	r2, [pc, #52]	@ (8005f80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f4c:	e002      	b.n	8005f54 <LoopCopyDataInit>

08005f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f52:	3304      	adds	r3, #4

08005f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f58:	d3f9      	bcc.n	8005f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005f5c:	4c0a      	ldr	r4, [pc, #40]	@ (8005f88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f60:	e001      	b.n	8005f66 <LoopFillZerobss>

08005f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f64:	3204      	adds	r2, #4

08005f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f68:	d3fb      	bcc.n	8005f62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005f6a:	f006 fe2b 	bl	800cbc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f6e:	f7fe ff43 	bl	8004df8 <main>
  bx  lr    
 8005f72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005f74:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8005f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f7c:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8005f80:	0800ee10 	.word	0x0800ee10
  ldr r2, =_sbss
 8005f84:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8005f88:	20000ab8 	.word	0x20000ab8

08005f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f8c:	e7fe      	b.n	8005f8c <ADC_IRQHandler>

08005f8e <mpu6500_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_init(void)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	af00      	add	r7, sp, #0
    return 0;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <mpu6500_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_iic_deinit(void)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	af00      	add	r7, sp, #0
    return 0;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr

08005fae <mpu6500_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005fae:	b480      	push	{r7}
 8005fb0:	b083      	sub	sp, #12
 8005fb2:	af00      	add	r7, sp, #0
 8005fb4:	603a      	str	r2, [r7, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4603      	mov	r3, r0
 8005fba:	71fb      	strb	r3, [r7, #7]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	71bb      	strb	r3, [r7, #6]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	80bb      	strh	r3, [r7, #4]
    return 0;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <mpu6500_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b083      	sub	sp, #12
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	603a      	str	r2, [r7, #0]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	4603      	mov	r3, r0
 8005fde:	71fb      	strb	r3, [r7, #7]
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	71bb      	strb	r3, [r7, #6]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	80bb      	strh	r3, [r7, #4]
    return 0;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	370c      	adds	r7, #12
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
	...

08005ff8 <mpu6500_interface_spi_init>:
 *         - 0 success
 *         - 1 spi init failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_init(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
    /* jeli hspi1 jest w stanie RESET prbujemy zainicjalizowa  tylko jeli MX nie wywoane */
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8005ffc:	480c      	ldr	r0, [pc, #48]	@ (8006030 <mpu6500_interface_spi_init+0x38>)
 8005ffe:	f003 fe8f 	bl	8009d20 <HAL_SPI_GetState>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d107      	bne.n	8006018 <mpu6500_interface_spi_init+0x20>
    {
        if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006008:	4809      	ldr	r0, [pc, #36]	@ (8006030 <mpu6500_interface_spi_init+0x38>)
 800600a:	f003 f813 	bl	8009034 <HAL_SPI_Init>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d001      	beq.n	8006018 <mpu6500_interface_spi_init+0x20>
        {
            return 1; // niepowodzenie
 8006014:	2301      	movs	r3, #1
 8006016:	e008      	b.n	800602a <mpu6500_interface_spi_init+0x32>
        }
    }

    /* ustaw CS na HIGH (czujnik nieaktywny) */
    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006018:	2201      	movs	r2, #1
 800601a:	2108      	movs	r1, #8
 800601c:	4805      	ldr	r0, [pc, #20]	@ (8006034 <mpu6500_interface_spi_init+0x3c>)
 800601e:	f001 f8ad 	bl	800717c <HAL_GPIO_WritePin>

    /* mae opnienie po wczeniu napicia/peryferiw */
    HAL_Delay(10);
 8006022:	200a      	movs	r0, #10
 8006024:	f000 f948 	bl	80062b8 <HAL_Delay>

    return 0;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000650 	.word	0x20000650
 8006034:	40020800 	.word	0x40020800

08006038 <mpu6500_interface_spi_deinit>:
 *         - 0 success
 *         - 1 spi deinit failed
 * @note   none
 */
uint8_t mpu6500_interface_spi_deinit(void)
{   
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
    return 0;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <mpu6500_interface_spi_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mpu6500_interface_spi_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	4603      	mov	r3, r0
 8006050:	6039      	str	r1, [r7, #0]
 8006052:	71fb      	strb	r3, [r7, #7]
 8006054:	4613      	mov	r3, r2
 8006056:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg | 0x80; /* MSB=1 -> read */
 8006058:	79fb      	ldrb	r3, [r7, #7]
 800605a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800605e:	b2db      	uxtb	r3, r3
 8006060:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET); /* CS low */
 8006062:	2200      	movs	r2, #0
 8006064:	2108      	movs	r1, #8
 8006066:	4817      	ldr	r0, [pc, #92]	@ (80060c4 <mpu6500_interface_spi_read+0x7c>)
 8006068:	f001 f888 	bl	800717c <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 800606c:	f107 010f 	add.w	r1, r7, #15
 8006070:	2364      	movs	r3, #100	@ 0x64
 8006072:	2201      	movs	r2, #1
 8006074:	4814      	ldr	r0, [pc, #80]	@ (80060c8 <mpu6500_interface_spi_read+0x80>)
 8006076:	f003 f888 	bl	800918a <HAL_SPI_Transmit>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d006      	beq.n	800608e <mpu6500_interface_spi_read+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006080:	2201      	movs	r2, #1
 8006082:	2108      	movs	r1, #8
 8006084:	480f      	ldr	r0, [pc, #60]	@ (80060c4 <mpu6500_interface_spi_read+0x7c>)
 8006086:	f001 f879 	bl	800717c <HAL_GPIO_WritePin>
	        return 1;
 800608a:	2301      	movs	r3, #1
 800608c:	e015      	b.n	80060ba <mpu6500_interface_spi_read+0x72>
	    }

	    if (HAL_SPI_Receive(&hspi1, buf, len, 200) != HAL_OK)
 800608e:	88ba      	ldrh	r2, [r7, #4]
 8006090:	23c8      	movs	r3, #200	@ 0xc8
 8006092:	6839      	ldr	r1, [r7, #0]
 8006094:	480c      	ldr	r0, [pc, #48]	@ (80060c8 <mpu6500_interface_spi_read+0x80>)
 8006096:	f003 f9ee 	bl	8009476 <HAL_SPI_Receive>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d006      	beq.n	80060ae <mpu6500_interface_spi_read+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 80060a0:	2201      	movs	r2, #1
 80060a2:	2108      	movs	r1, #8
 80060a4:	4807      	ldr	r0, [pc, #28]	@ (80060c4 <mpu6500_interface_spi_read+0x7c>)
 80060a6:	f001 f869 	bl	800717c <HAL_GPIO_WritePin>
	        return 1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e005      	b.n	80060ba <mpu6500_interface_spi_read+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET); /* CS high */
 80060ae:	2201      	movs	r2, #1
 80060b0:	2108      	movs	r1, #8
 80060b2:	4804      	ldr	r0, [pc, #16]	@ (80060c4 <mpu6500_interface_spi_read+0x7c>)
 80060b4:	f001 f862 	bl	800717c <HAL_GPIO_WritePin>
	    return 0;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	40020800 	.word	0x40020800
 80060c8:	20000650 	.word	0x20000650

080060cc <mpu6500_interface_spi_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mpu6500_interface_spi_write(uint8_t reg, uint8_t *buf, uint16_t len)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	4603      	mov	r3, r0
 80060d4:	6039      	str	r1, [r7, #0]
 80060d6:	71fb      	strb	r3, [r7, #7]
 80060d8:	4613      	mov	r3, r2
 80060da:	80bb      	strh	r3, [r7, #4]
	uint8_t addr = reg & 0x7F; /* MSB=0 -> write */
 80060dc:	79fb      	ldrb	r3, [r7, #7]
 80060de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	73fb      	strb	r3, [r7, #15]

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_RESET);
 80060e6:	2200      	movs	r2, #0
 80060e8:	2108      	movs	r1, #8
 80060ea:	4817      	ldr	r0, [pc, #92]	@ (8006148 <mpu6500_interface_spi_write+0x7c>)
 80060ec:	f001 f846 	bl	800717c <HAL_GPIO_WritePin>

	    if (HAL_SPI_Transmit(&hspi1, &addr, 1, 100) != HAL_OK)
 80060f0:	f107 010f 	add.w	r1, r7, #15
 80060f4:	2364      	movs	r3, #100	@ 0x64
 80060f6:	2201      	movs	r2, #1
 80060f8:	4814      	ldr	r0, [pc, #80]	@ (800614c <mpu6500_interface_spi_write+0x80>)
 80060fa:	f003 f846 	bl	800918a <HAL_SPI_Transmit>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d006      	beq.n	8006112 <mpu6500_interface_spi_write+0x46>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006104:	2201      	movs	r2, #1
 8006106:	2108      	movs	r1, #8
 8006108:	480f      	ldr	r0, [pc, #60]	@ (8006148 <mpu6500_interface_spi_write+0x7c>)
 800610a:	f001 f837 	bl	800717c <HAL_GPIO_WritePin>
	        return 1;
 800610e:	2301      	movs	r3, #1
 8006110:	e015      	b.n	800613e <mpu6500_interface_spi_write+0x72>
	    }

	    if (HAL_SPI_Transmit(&hspi1, buf, len, 200) != HAL_OK)
 8006112:	88ba      	ldrh	r2, [r7, #4]
 8006114:	23c8      	movs	r3, #200	@ 0xc8
 8006116:	6839      	ldr	r1, [r7, #0]
 8006118:	480c      	ldr	r0, [pc, #48]	@ (800614c <mpu6500_interface_spi_write+0x80>)
 800611a:	f003 f836 	bl	800918a <HAL_SPI_Transmit>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d006      	beq.n	8006132 <mpu6500_interface_spi_write+0x66>
	    {
	        HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006124:	2201      	movs	r2, #1
 8006126:	2108      	movs	r1, #8
 8006128:	4807      	ldr	r0, [pc, #28]	@ (8006148 <mpu6500_interface_spi_write+0x7c>)
 800612a:	f001 f827 	bl	800717c <HAL_GPIO_WritePin>
	        return 1;
 800612e:	2301      	movs	r3, #1
 8006130:	e005      	b.n	800613e <mpu6500_interface_spi_write+0x72>
	    }

	    HAL_GPIO_WritePin(MPU6500_CS_GPIO_Port, MPU6500_CS_Pin, GPIO_PIN_SET);
 8006132:	2201      	movs	r2, #1
 8006134:	2108      	movs	r1, #8
 8006136:	4804      	ldr	r0, [pc, #16]	@ (8006148 <mpu6500_interface_spi_write+0x7c>)
 8006138:	f001 f820 	bl	800717c <HAL_GPIO_WritePin>
	    return 0;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	40020800 	.word	0x40020800
 800614c:	20000650 	.word	0x20000650

08006150 <mpu6500_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void mpu6500_interface_delay_ms(uint32_t ms)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 f8ad 	bl	80062b8 <HAL_Delay>
}
 800615e:	bf00      	nop
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <mpu6500_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void mpu6500_interface_debug_print(const char *const fmt, ...)
{
 8006166:	b40f      	push	{r0, r1, r2, r3}
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0

}
 800616c:	bf00      	nop
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	b004      	add	sp, #16
 8006176:	4770      	bx	lr

08006178 <mpu6500_interface_receive_callback>:
 * @brief     interface receive callback
 * @param[in] type irq type
 * @note      none
 */
void mpu6500_interface_receive_callback(uint8_t type)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	4603      	mov	r3, r0
 8006180:	71fb      	strb	r3, [r7, #7]
    switch (type)
 8006182:	79fb      	ldrb	r3, [r7, #7]
 8006184:	2b06      	cmp	r3, #6
 8006186:	d825      	bhi.n	80061d4 <mpu6500_interface_receive_callback+0x5c>
 8006188:	a201      	add	r2, pc, #4	@ (adr r2, 8006190 <mpu6500_interface_receive_callback+0x18>)
 800618a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800618e:	bf00      	nop
 8006190:	080061cd 	.word	0x080061cd
 8006194:	080061c5 	.word	0x080061c5
 8006198:	080061d5 	.word	0x080061d5
 800619c:	080061bd 	.word	0x080061bd
 80061a0:	080061b5 	.word	0x080061b5
 80061a4:	080061d5 	.word	0x080061d5
 80061a8:	080061ad 	.word	0x080061ad
    {
        case MPU6500_INTERRUPT_MOTION :
        {
            mpu6500_interface_debug_print("mpu6500: irq motion.\n");
 80061ac:	480d      	ldr	r0, [pc, #52]	@ (80061e4 <mpu6500_interface_receive_callback+0x6c>)
 80061ae:	f7ff ffda 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061b2:	e013      	b.n	80061dc <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FIFO_OVERFLOW :
        {
            mpu6500_interface_debug_print("mpu6500: irq fifo overflow.\n");
 80061b4:	480c      	ldr	r0, [pc, #48]	@ (80061e8 <mpu6500_interface_receive_callback+0x70>)
 80061b6:	f7ff ffd6 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061ba:	e00f      	b.n	80061dc <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_FSYNC_INT :
        {
            mpu6500_interface_debug_print("mpu6500: irq fsync int.\n");
 80061bc:	480b      	ldr	r0, [pc, #44]	@ (80061ec <mpu6500_interface_receive_callback+0x74>)
 80061be:	f7ff ffd2 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061c2:	e00b      	b.n	80061dc <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DMP :
        {
            mpu6500_interface_debug_print("mpu6500: irq dmp\n");
 80061c4:	480a      	ldr	r0, [pc, #40]	@ (80061f0 <mpu6500_interface_receive_callback+0x78>)
 80061c6:	f7ff ffce 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061ca:	e007      	b.n	80061dc <mpu6500_interface_receive_callback+0x64>
        }
        case MPU6500_INTERRUPT_DATA_READY :
        {
            mpu6500_interface_debug_print("mpu6500: irq data ready\n");
 80061cc:	4809      	ldr	r0, [pc, #36]	@ (80061f4 <mpu6500_interface_receive_callback+0x7c>)
 80061ce:	f7ff ffca 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061d2:	e003      	b.n	80061dc <mpu6500_interface_receive_callback+0x64>
        }
        default :
        {
            mpu6500_interface_debug_print("mpu6500: irq unknown code.\n");
 80061d4:	4808      	ldr	r0, [pc, #32]	@ (80061f8 <mpu6500_interface_receive_callback+0x80>)
 80061d6:	f7ff ffc6 	bl	8006166 <mpu6500_interface_debug_print>
            
            break;
 80061da:	bf00      	nop
        }
    }
}
 80061dc:	bf00      	nop
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	0800eb68 	.word	0x0800eb68
 80061e8:	0800eb80 	.word	0x0800eb80
 80061ec:	0800eba0 	.word	0x0800eba0
 80061f0:	0800ebbc 	.word	0x0800ebbc
 80061f4:	0800ebd0 	.word	0x0800ebd0
 80061f8:	0800ebec 	.word	0x0800ebec

080061fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006200:	2003      	movs	r0, #3
 8006202:	f000 f94d 	bl	80064a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006206:	200f      	movs	r0, #15
 8006208:	f000 f806 	bl	8006218 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800620c:	f7ff f8dc 	bl	80053c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006220:	4b12      	ldr	r3, [pc, #72]	@ (800626c <HAL_InitTick+0x54>)
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	4b12      	ldr	r3, [pc, #72]	@ (8006270 <HAL_InitTick+0x58>)
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	4619      	mov	r1, r3
 800622a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800622e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006232:	fbb2 f3f3 	udiv	r3, r2, r3
 8006236:	4618      	mov	r0, r3
 8006238:	f000 f967 	bl	800650a <HAL_SYSTICK_Config>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e00e      	b.n	8006264 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2b0f      	cmp	r3, #15
 800624a:	d80a      	bhi.n	8006262 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800624c:	2200      	movs	r2, #0
 800624e:	6879      	ldr	r1, [r7, #4]
 8006250:	f04f 30ff 	mov.w	r0, #4294967295
 8006254:	f000 f92f 	bl	80064b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006258:	4a06      	ldr	r2, [pc, #24]	@ (8006274 <HAL_InitTick+0x5c>)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	e000      	b.n	8006264 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
}
 8006264:	4618      	mov	r0, r3
 8006266:	3708      	adds	r7, #8
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	2000003c 	.word	0x2000003c
 8006270:	20000044 	.word	0x20000044
 8006274:	20000040 	.word	0x20000040

08006278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800627c:	4b06      	ldr	r3, [pc, #24]	@ (8006298 <HAL_IncTick+0x20>)
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	461a      	mov	r2, r3
 8006282:	4b06      	ldr	r3, [pc, #24]	@ (800629c <HAL_IncTick+0x24>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4413      	add	r3, r2
 8006288:	4a04      	ldr	r2, [pc, #16]	@ (800629c <HAL_IncTick+0x24>)
 800628a:	6013      	str	r3, [r2, #0]
}
 800628c:	bf00      	nop
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	20000044 	.word	0x20000044
 800629c:	2000097c 	.word	0x2000097c

080062a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
  return uwTick;
 80062a4:	4b03      	ldr	r3, [pc, #12]	@ (80062b4 <HAL_GetTick+0x14>)
 80062a6:	681b      	ldr	r3, [r3, #0]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop
 80062b4:	2000097c 	.word	0x2000097c

080062b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062c0:	f7ff ffee 	bl	80062a0 <HAL_GetTick>
 80062c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d0:	d005      	beq.n	80062de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062d2:	4b0a      	ldr	r3, [pc, #40]	@ (80062fc <HAL_Delay+0x44>)
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	4413      	add	r3, r2
 80062dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062de:	bf00      	nop
 80062e0:	f7ff ffde 	bl	80062a0 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d8f7      	bhi.n	80062e0 <HAL_Delay+0x28>
  {
  }
}
 80062f0:	bf00      	nop
 80062f2:	bf00      	nop
 80062f4:	3710      	adds	r7, #16
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20000044 	.word	0x20000044

08006300 <__NVIC_SetPriorityGrouping>:
{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f003 0307 	and.w	r3, r3, #7
 800630e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006310:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <__NVIC_SetPriorityGrouping+0x40>)
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800631c:	4013      	ands	r3, r2
 800631e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006328:	4b06      	ldr	r3, [pc, #24]	@ (8006344 <__NVIC_SetPriorityGrouping+0x44>)
 800632a:	4313      	orrs	r3, r2
 800632c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800632e:	4a04      	ldr	r2, [pc, #16]	@ (8006340 <__NVIC_SetPriorityGrouping+0x40>)
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	60d3      	str	r3, [r2, #12]
}
 8006334:	bf00      	nop
 8006336:	3714      	adds	r7, #20
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	e000ed00 	.word	0xe000ed00
 8006344:	05fa0000 	.word	0x05fa0000

08006348 <__NVIC_GetPriorityGrouping>:
{
 8006348:	b480      	push	{r7}
 800634a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800634c:	4b04      	ldr	r3, [pc, #16]	@ (8006360 <__NVIC_GetPriorityGrouping+0x18>)
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	0a1b      	lsrs	r3, r3, #8
 8006352:	f003 0307 	and.w	r3, r3, #7
}
 8006356:	4618      	mov	r0, r3
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	e000ed00 	.word	0xe000ed00

08006364 <__NVIC_EnableIRQ>:
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	4603      	mov	r3, r0
 800636c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800636e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006372:	2b00      	cmp	r3, #0
 8006374:	db0b      	blt.n	800638e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006376:	79fb      	ldrb	r3, [r7, #7]
 8006378:	f003 021f 	and.w	r2, r3, #31
 800637c:	4907      	ldr	r1, [pc, #28]	@ (800639c <__NVIC_EnableIRQ+0x38>)
 800637e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006382:	095b      	lsrs	r3, r3, #5
 8006384:	2001      	movs	r0, #1
 8006386:	fa00 f202 	lsl.w	r2, r0, r2
 800638a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800638e:	bf00      	nop
 8006390:	370c      	adds	r7, #12
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	e000e100 	.word	0xe000e100

080063a0 <__NVIC_SetPriority>:
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	4603      	mov	r3, r0
 80063a8:	6039      	str	r1, [r7, #0]
 80063aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	db0a      	blt.n	80063ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	490c      	ldr	r1, [pc, #48]	@ (80063ec <__NVIC_SetPriority+0x4c>)
 80063ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063be:	0112      	lsls	r2, r2, #4
 80063c0:	b2d2      	uxtb	r2, r2
 80063c2:	440b      	add	r3, r1
 80063c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80063c8:	e00a      	b.n	80063e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	b2da      	uxtb	r2, r3
 80063ce:	4908      	ldr	r1, [pc, #32]	@ (80063f0 <__NVIC_SetPriority+0x50>)
 80063d0:	79fb      	ldrb	r3, [r7, #7]
 80063d2:	f003 030f 	and.w	r3, r3, #15
 80063d6:	3b04      	subs	r3, #4
 80063d8:	0112      	lsls	r2, r2, #4
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	440b      	add	r3, r1
 80063de:	761a      	strb	r2, [r3, #24]
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	e000e100 	.word	0xe000e100
 80063f0:	e000ed00 	.word	0xe000ed00

080063f4 <NVIC_EncodePriority>:
{
 80063f4:	b480      	push	{r7}
 80063f6:	b089      	sub	sp, #36	@ 0x24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f003 0307 	and.w	r3, r3, #7
 8006406:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	f1c3 0307 	rsb	r3, r3, #7
 800640e:	2b04      	cmp	r3, #4
 8006410:	bf28      	it	cs
 8006412:	2304      	movcs	r3, #4
 8006414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	3304      	adds	r3, #4
 800641a:	2b06      	cmp	r3, #6
 800641c:	d902      	bls.n	8006424 <NVIC_EncodePriority+0x30>
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	3b03      	subs	r3, #3
 8006422:	e000      	b.n	8006426 <NVIC_EncodePriority+0x32>
 8006424:	2300      	movs	r3, #0
 8006426:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006428:	f04f 32ff 	mov.w	r2, #4294967295
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	fa02 f303 	lsl.w	r3, r2, r3
 8006432:	43da      	mvns	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	401a      	ands	r2, r3
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800643c:	f04f 31ff 	mov.w	r1, #4294967295
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	fa01 f303 	lsl.w	r3, r1, r3
 8006446:	43d9      	mvns	r1, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800644c:	4313      	orrs	r3, r2
}
 800644e:	4618      	mov	r0, r3
 8006450:	3724      	adds	r7, #36	@ 0x24
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
	...

0800645c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	3b01      	subs	r3, #1
 8006468:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800646c:	d301      	bcc.n	8006472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800646e:	2301      	movs	r3, #1
 8006470:	e00f      	b.n	8006492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006472:	4a0a      	ldr	r2, [pc, #40]	@ (800649c <SysTick_Config+0x40>)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3b01      	subs	r3, #1
 8006478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800647a:	210f      	movs	r1, #15
 800647c:	f04f 30ff 	mov.w	r0, #4294967295
 8006480:	f7ff ff8e 	bl	80063a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006484:	4b05      	ldr	r3, [pc, #20]	@ (800649c <SysTick_Config+0x40>)
 8006486:	2200      	movs	r2, #0
 8006488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800648a:	4b04      	ldr	r3, [pc, #16]	@ (800649c <SysTick_Config+0x40>)
 800648c:	2207      	movs	r2, #7
 800648e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	e000e010 	.word	0xe000e010

080064a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff29 	bl	8006300 <__NVIC_SetPriorityGrouping>
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b086      	sub	sp, #24
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	4603      	mov	r3, r0
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	607a      	str	r2, [r7, #4]
 80064c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80064c4:	2300      	movs	r3, #0
 80064c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80064c8:	f7ff ff3e 	bl	8006348 <__NVIC_GetPriorityGrouping>
 80064cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	6978      	ldr	r0, [r7, #20]
 80064d4:	f7ff ff8e 	bl	80063f4 <NVIC_EncodePriority>
 80064d8:	4602      	mov	r2, r0
 80064da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064de:	4611      	mov	r1, r2
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7ff ff5d 	bl	80063a0 <__NVIC_SetPriority>
}
 80064e6:	bf00      	nop
 80064e8:	3718      	adds	r7, #24
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b082      	sub	sp, #8
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	4603      	mov	r3, r0
 80064f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff ff31 	bl	8006364 <__NVIC_EnableIRQ>
}
 8006502:	bf00      	nop
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b082      	sub	sp, #8
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff ffa2 	bl	800645c <SysTick_Config>
 8006518:	4603      	mov	r3, r0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
	...

08006524 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006528:	f3bf 8f5f 	dmb	sy
}
 800652c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800652e:	4b07      	ldr	r3, [pc, #28]	@ (800654c <HAL_MPU_Disable+0x28>)
 8006530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006532:	4a06      	ldr	r2, [pc, #24]	@ (800654c <HAL_MPU_Disable+0x28>)
 8006534:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006538:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800653a:	4b05      	ldr	r3, [pc, #20]	@ (8006550 <HAL_MPU_Disable+0x2c>)
 800653c:	2200      	movs	r2, #0
 800653e:	605a      	str	r2, [r3, #4]
}
 8006540:	bf00      	nop
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	e000ed00 	.word	0xe000ed00
 8006550:	e000ed90 	.word	0xe000ed90

08006554 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800655c:	4a0b      	ldr	r2, [pc, #44]	@ (800658c <HAL_MPU_Enable+0x38>)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f043 0301 	orr.w	r3, r3, #1
 8006564:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8006566:	4b0a      	ldr	r3, [pc, #40]	@ (8006590 <HAL_MPU_Enable+0x3c>)
 8006568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656a:	4a09      	ldr	r2, [pc, #36]	@ (8006590 <HAL_MPU_Enable+0x3c>)
 800656c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006570:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006572:	f3bf 8f4f 	dsb	sy
}
 8006576:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006578:	f3bf 8f6f 	isb	sy
}
 800657c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800657e:	bf00      	nop
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr
 800658a:	bf00      	nop
 800658c:	e000ed90 	.word	0xe000ed90
 8006590:	e000ed00 	.word	0xe000ed00

08006594 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	785a      	ldrb	r2, [r3, #1]
 80065a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006610 <HAL_MPU_ConfigRegion+0x7c>)
 80065a2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80065a4:	4b1a      	ldr	r3, [pc, #104]	@ (8006610 <HAL_MPU_ConfigRegion+0x7c>)
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	4a19      	ldr	r2, [pc, #100]	@ (8006610 <HAL_MPU_ConfigRegion+0x7c>)
 80065aa:	f023 0301 	bic.w	r3, r3, #1
 80065ae:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80065b0:	4a17      	ldr	r2, [pc, #92]	@ (8006610 <HAL_MPU_ConfigRegion+0x7c>)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	7b1b      	ldrb	r3, [r3, #12]
 80065bc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	7adb      	ldrb	r3, [r3, #11]
 80065c2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80065c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	7a9b      	ldrb	r3, [r3, #10]
 80065ca:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80065cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	7b5b      	ldrb	r3, [r3, #13]
 80065d2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80065d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	7b9b      	ldrb	r3, [r3, #14]
 80065da:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80065dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	7bdb      	ldrb	r3, [r3, #15]
 80065e2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80065e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	7a5b      	ldrb	r3, [r3, #9]
 80065ea:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80065ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	7a1b      	ldrb	r3, [r3, #8]
 80065f2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80065f4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	7812      	ldrb	r2, [r2, #0]
 80065fa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80065fc:	4a04      	ldr	r2, [pc, #16]	@ (8006610 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80065fe:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006600:	6113      	str	r3, [r2, #16]
}
 8006602:	bf00      	nop
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	e000ed90 	.word	0xe000ed90

08006614 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b086      	sub	sp, #24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006620:	f7ff fe3e 	bl	80062a0 <HAL_GetTick>
 8006624:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e099      	b.n	8006764 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f022 0201 	bic.w	r2, r2, #1
 800664e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006650:	e00f      	b.n	8006672 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006652:	f7ff fe25 	bl	80062a0 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b05      	cmp	r3, #5
 800665e:	d908      	bls.n	8006672 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2220      	movs	r2, #32
 8006664:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2203      	movs	r2, #3
 800666a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e078      	b.n	8006764 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e8      	bne.n	8006652 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	4b38      	ldr	r3, [pc, #224]	@ (800676c <HAL_DMA_Init+0x158>)
 800668c:	4013      	ands	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800669e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	691b      	ldr	r3, [r3, #16]
 80066a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d107      	bne.n	80066dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	4313      	orrs	r3, r2
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	4313      	orrs	r3, r2
 80066da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f023 0307 	bic.w	r3, r3, #7
 80066f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f8:	697a      	ldr	r2, [r7, #20]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006702:	2b04      	cmp	r3, #4
 8006704:	d117      	bne.n	8006736 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00e      	beq.n	8006736 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 fb17 	bl	8006d4c <DMA_CheckFifoParam>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d008      	beq.n	8006736 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2240      	movs	r2, #64	@ 0x40
 8006728:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006732:	2301      	movs	r3, #1
 8006734:	e016      	b.n	8006764 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 face 	bl	8006ce0 <DMA_CalcBaseAndBitshift>
 8006744:	4603      	mov	r3, r0
 8006746:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800674c:	223f      	movs	r2, #63	@ 0x3f
 800674e:	409a      	lsls	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	e010803f 	.word	0xe010803f

08006770 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006786:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800678e:	2b01      	cmp	r3, #1
 8006790:	d101      	bne.n	8006796 <HAL_DMA_Start_IT+0x26>
 8006792:	2302      	movs	r3, #2
 8006794:	e048      	b.n	8006828 <HAL_DMA_Start_IT+0xb8>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d137      	bne.n	800681a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2202      	movs	r2, #2
 80067ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	68b9      	ldr	r1, [r7, #8]
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 fa60 	bl	8006c84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067c8:	223f      	movs	r2, #63	@ 0x3f
 80067ca:	409a      	lsls	r2, r3
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f042 0216 	orr.w	r2, r2, #22
 80067de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	695a      	ldr	r2, [r3, #20]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80067ee:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d007      	beq.n	8006808 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0208 	orr.w	r2, r2, #8
 8006806:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f042 0201 	orr.w	r2, r2, #1
 8006816:	601a      	str	r2, [r3, #0]
 8006818:	e005      	b.n	8006826 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006822:	2302      	movs	r3, #2
 8006824:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006826:	7dfb      	ldrb	r3, [r7, #23]
}
 8006828:	4618      	mov	r0, r3
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800683c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800683e:	f7ff fd2f 	bl	80062a0 <HAL_GetTick>
 8006842:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800684a:	b2db      	uxtb	r3, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d008      	beq.n	8006862 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2280      	movs	r2, #128	@ 0x80
 8006854:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e052      	b.n	8006908 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 0216 	bic.w	r2, r2, #22
 8006870:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	695a      	ldr	r2, [r3, #20]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006880:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d103      	bne.n	8006892 <HAL_DMA_Abort+0x62>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800688e:	2b00      	cmp	r3, #0
 8006890:	d007      	beq.n	80068a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0208 	bic.w	r2, r2, #8
 80068a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0201 	bic.w	r2, r2, #1
 80068b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068b2:	e013      	b.n	80068dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80068b4:	f7ff fcf4 	bl	80062a0 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b05      	cmp	r3, #5
 80068c0:	d90c      	bls.n	80068dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2220      	movs	r2, #32
 80068c6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2203      	movs	r2, #3
 80068cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e015      	b.n	8006908 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1e4      	bne.n	80068b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ee:	223f      	movs	r2, #63	@ 0x3f
 80068f0:	409a      	lsls	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3710      	adds	r7, #16
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b02      	cmp	r3, #2
 8006922:	d004      	beq.n	800692e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2280      	movs	r2, #128	@ 0x80
 8006928:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e00c      	b.n	8006948 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2205      	movs	r2, #5
 8006932:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f022 0201 	bic.w	r2, r2, #1
 8006944:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b086      	sub	sp, #24
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800695c:	2300      	movs	r3, #0
 800695e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006960:	4b8e      	ldr	r3, [pc, #568]	@ (8006b9c <HAL_DMA_IRQHandler+0x248>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a8e      	ldr	r2, [pc, #568]	@ (8006ba0 <HAL_DMA_IRQHandler+0x24c>)
 8006966:	fba2 2303 	umull	r2, r3, r2, r3
 800696a:	0a9b      	lsrs	r3, r3, #10
 800696c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006972:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800697e:	2208      	movs	r2, #8
 8006980:	409a      	lsls	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	4013      	ands	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	d01a      	beq.n	80069c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0304 	and.w	r3, r3, #4
 8006994:	2b00      	cmp	r3, #0
 8006996:	d013      	beq.n	80069c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f022 0204 	bic.w	r2, r2, #4
 80069a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ac:	2208      	movs	r2, #8
 80069ae:	409a      	lsls	r2, r3
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069b8:	f043 0201 	orr.w	r2, r3, #1
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069c4:	2201      	movs	r2, #1
 80069c6:	409a      	lsls	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	4013      	ands	r3, r2
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d012      	beq.n	80069f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00b      	beq.n	80069f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069e2:	2201      	movs	r2, #1
 80069e4:	409a      	lsls	r2, r3
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ee:	f043 0202 	orr.w	r2, r3, #2
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069fa:	2204      	movs	r2, #4
 80069fc:	409a      	lsls	r2, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	4013      	ands	r3, r2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d012      	beq.n	8006a2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00b      	beq.n	8006a2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a18:	2204      	movs	r2, #4
 8006a1a:	409a      	lsls	r2, r3
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a24:	f043 0204 	orr.w	r2, r3, #4
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a30:	2210      	movs	r2, #16
 8006a32:	409a      	lsls	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4013      	ands	r3, r2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d043      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0308 	and.w	r3, r3, #8
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d03c      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a4e:	2210      	movs	r2, #16
 8006a50:	409a      	lsls	r2, r3
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d018      	beq.n	8006a96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d108      	bne.n	8006a84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d024      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	4798      	blx	r3
 8006a82:	e01f      	b.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d01b      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	4798      	blx	r3
 8006a94:	e016      	b.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d107      	bne.n	8006ab4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0208 	bic.w	r2, r2, #8
 8006ab2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d003      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac8:	2220      	movs	r2, #32
 8006aca:	409a      	lsls	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 808f 	beq.w	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0310 	and.w	r3, r3, #16
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 8087 	beq.w	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aea:	2220      	movs	r2, #32
 8006aec:	409a      	lsls	r2, r3
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b05      	cmp	r3, #5
 8006afc:	d136      	bne.n	8006b6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f022 0216 	bic.w	r2, r2, #22
 8006b0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	695a      	ldr	r2, [r3, #20]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d103      	bne.n	8006b2e <HAL_DMA_IRQHandler+0x1da>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d007      	beq.n	8006b3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 0208 	bic.w	r2, r2, #8
 8006b3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b42:	223f      	movs	r2, #63	@ 0x3f
 8006b44:	409a      	lsls	r2, r3
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d07e      	beq.n	8006c60 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	4798      	blx	r3
        }
        return;
 8006b6a:	e079      	b.n	8006c60 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d01d      	beq.n	8006bb6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10d      	bne.n	8006ba4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d031      	beq.n	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	4798      	blx	r3
 8006b98:	e02c      	b.n	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
 8006b9a:	bf00      	nop
 8006b9c:	2000003c 	.word	0x2000003c
 8006ba0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d023      	beq.n	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	4798      	blx	r3
 8006bb4:	e01e      	b.n	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10f      	bne.n	8006be4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f022 0210 	bic.w	r2, r2, #16
 8006bd2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d003      	beq.n	8006bf4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d032      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d022      	beq.n	8006c4e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2205      	movs	r2, #5
 8006c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0201 	bic.w	r2, r2, #1
 8006c1e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	3301      	adds	r3, #1
 8006c24:	60bb      	str	r3, [r7, #8]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d307      	bcc.n	8006c3c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1f2      	bne.n	8006c20 <HAL_DMA_IRQHandler+0x2cc>
 8006c3a:	e000      	b.n	8006c3e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006c3c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d005      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	4798      	blx	r3
 8006c5e:	e000      	b.n	8006c62 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006c60:	bf00      	nop
    }
  }
}
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c76:	b2db      	uxtb	r3, r3
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
 8006c90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ca0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	2b40      	cmp	r3, #64	@ 0x40
 8006cb0:	d108      	bne.n	8006cc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006cc2:	e007      	b.n	8006cd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	60da      	str	r2, [r3, #12]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	3b10      	subs	r3, #16
 8006cf0:	4a13      	ldr	r2, [pc, #76]	@ (8006d40 <DMA_CalcBaseAndBitshift+0x60>)
 8006cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf6:	091b      	lsrs	r3, r3, #4
 8006cf8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006cfa:	4a12      	ldr	r2, [pc, #72]	@ (8006d44 <DMA_CalcBaseAndBitshift+0x64>)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	4413      	add	r3, r2
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	d908      	bls.n	8006d20 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	461a      	mov	r2, r3
 8006d14:	4b0c      	ldr	r3, [pc, #48]	@ (8006d48 <DMA_CalcBaseAndBitshift+0x68>)
 8006d16:	4013      	ands	r3, r2
 8006d18:	1d1a      	adds	r2, r3, #4
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d1e:	e006      	b.n	8006d2e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	461a      	mov	r2, r3
 8006d26:	4b08      	ldr	r3, [pc, #32]	@ (8006d48 <DMA_CalcBaseAndBitshift+0x68>)
 8006d28:	4013      	ands	r3, r2
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3714      	adds	r7, #20
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	aaaaaaab 	.word	0xaaaaaaab
 8006d44:	0800edc0 	.word	0x0800edc0
 8006d48:	fffffc00 	.word	0xfffffc00

08006d4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d54:	2300      	movs	r3, #0
 8006d56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d11f      	bne.n	8006da6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	2b03      	cmp	r3, #3
 8006d6a:	d856      	bhi.n	8006e1a <DMA_CheckFifoParam+0xce>
 8006d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d74 <DMA_CheckFifoParam+0x28>)
 8006d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d72:	bf00      	nop
 8006d74:	08006d85 	.word	0x08006d85
 8006d78:	08006d97 	.word	0x08006d97
 8006d7c:	08006d85 	.word	0x08006d85
 8006d80:	08006e1b 	.word	0x08006e1b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d046      	beq.n	8006e1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d94:	e043      	b.n	8006e1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d9e:	d140      	bne.n	8006e22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006da4:	e03d      	b.n	8006e22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dae:	d121      	bne.n	8006df4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	2b03      	cmp	r3, #3
 8006db4:	d837      	bhi.n	8006e26 <DMA_CheckFifoParam+0xda>
 8006db6:	a201      	add	r2, pc, #4	@ (adr r2, 8006dbc <DMA_CheckFifoParam+0x70>)
 8006db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dbc:	08006dcd 	.word	0x08006dcd
 8006dc0:	08006dd3 	.word	0x08006dd3
 8006dc4:	08006dcd 	.word	0x08006dcd
 8006dc8:	08006de5 	.word	0x08006de5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	73fb      	strb	r3, [r7, #15]
      break;
 8006dd0:	e030      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d025      	beq.n	8006e2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006de2:	e022      	b.n	8006e2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006dec:	d11f      	bne.n	8006e2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006df2:	e01c      	b.n	8006e2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d903      	bls.n	8006e02 <DMA_CheckFifoParam+0xb6>
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2b03      	cmp	r3, #3
 8006dfe:	d003      	beq.n	8006e08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006e00:	e018      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	73fb      	strb	r3, [r7, #15]
      break;
 8006e06:	e015      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00e      	beq.n	8006e32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	73fb      	strb	r3, [r7, #15]
      break;
 8006e18:	e00b      	b.n	8006e32 <DMA_CheckFifoParam+0xe6>
      break;
 8006e1a:	bf00      	nop
 8006e1c:	e00a      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;
 8006e1e:	bf00      	nop
 8006e20:	e008      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;
 8006e22:	bf00      	nop
 8006e24:	e006      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;
 8006e26:	bf00      	nop
 8006e28:	e004      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;
 8006e2a:	bf00      	nop
 8006e2c:	e002      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;   
 8006e2e:	bf00      	nop
 8006e30:	e000      	b.n	8006e34 <DMA_CheckFifoParam+0xe8>
      break;
 8006e32:	bf00      	nop
    }
  } 
  
  return status; 
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop

08006e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b089      	sub	sp, #36	@ 0x24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006e52:	2300      	movs	r3, #0
 8006e54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006e5e:	2300      	movs	r3, #0
 8006e60:	61fb      	str	r3, [r7, #28]
 8006e62:	e169      	b.n	8007138 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006e64:	2201      	movs	r2, #1
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	697a      	ldr	r2, [r7, #20]
 8006e74:	4013      	ands	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	f040 8158 	bne.w	8007132 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d005      	beq.n	8006e9a <HAL_GPIO_Init+0x56>
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d130      	bne.n	8006efc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	2203      	movs	r2, #3
 8006ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eaa:	43db      	mvns	r3, r3
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	4013      	ands	r3, r2
 8006eb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68da      	ldr	r2, [r3, #12]
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	fa02 f303 	lsl.w	r3, r2, r3
 8006ebe:	69ba      	ldr	r2, [r7, #24]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	69ba      	ldr	r2, [r7, #24]
 8006ec8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	69ba      	ldr	r2, [r7, #24]
 8006edc:	4013      	ands	r3, r2
 8006ede:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	091b      	lsrs	r3, r3, #4
 8006ee6:	f003 0201 	and.w	r2, r3, #1
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef0:	69ba      	ldr	r2, [r7, #24]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f003 0303 	and.w	r3, r3, #3
 8006f04:	2b03      	cmp	r3, #3
 8006f06:	d017      	beq.n	8006f38 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	005b      	lsls	r3, r3, #1
 8006f12:	2203      	movs	r2, #3
 8006f14:	fa02 f303 	lsl.w	r3, r2, r3
 8006f18:	43db      	mvns	r3, r3
 8006f1a:	69ba      	ldr	r2, [r7, #24]
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	689a      	ldr	r2, [r3, #8]
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	005b      	lsls	r3, r3, #1
 8006f28:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	69ba      	ldr	r2, [r7, #24]
 8006f36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	f003 0303 	and.w	r3, r3, #3
 8006f40:	2b02      	cmp	r3, #2
 8006f42:	d123      	bne.n	8006f8c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	08da      	lsrs	r2, r3, #3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3208      	adds	r2, #8
 8006f4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	f003 0307 	and.w	r3, r3, #7
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	220f      	movs	r2, #15
 8006f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f60:	43db      	mvns	r3, r3
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	4013      	ands	r3, r2
 8006f66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	691a      	ldr	r2, [r3, #16]
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	f003 0307 	and.w	r3, r3, #7
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	fa02 f303 	lsl.w	r3, r2, r3
 8006f78:	69ba      	ldr	r2, [r7, #24]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	08da      	lsrs	r2, r3, #3
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	3208      	adds	r2, #8
 8006f86:	69b9      	ldr	r1, [r7, #24]
 8006f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	005b      	lsls	r3, r3, #1
 8006f96:	2203      	movs	r2, #3
 8006f98:	fa02 f303 	lsl.w	r3, r2, r3
 8006f9c:	43db      	mvns	r3, r3
 8006f9e:	69ba      	ldr	r2, [r7, #24]
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	f003 0203 	and.w	r2, r3, #3
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	005b      	lsls	r3, r3, #1
 8006fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb4:	69ba      	ldr	r2, [r7, #24]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80b2 	beq.w	8007132 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006fce:	4b60      	ldr	r3, [pc, #384]	@ (8007150 <HAL_GPIO_Init+0x30c>)
 8006fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd2:	4a5f      	ldr	r2, [pc, #380]	@ (8007150 <HAL_GPIO_Init+0x30c>)
 8006fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fda:	4b5d      	ldr	r3, [pc, #372]	@ (8007150 <HAL_GPIO_Init+0x30c>)
 8006fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006fe6:	4a5b      	ldr	r2, [pc, #364]	@ (8007154 <HAL_GPIO_Init+0x310>)
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	089b      	lsrs	r3, r3, #2
 8006fec:	3302      	adds	r3, #2
 8006fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	220f      	movs	r2, #15
 8006ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8007002:	43db      	mvns	r3, r3
 8007004:	69ba      	ldr	r2, [r7, #24]
 8007006:	4013      	ands	r3, r2
 8007008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a52      	ldr	r2, [pc, #328]	@ (8007158 <HAL_GPIO_Init+0x314>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d02b      	beq.n	800706a <HAL_GPIO_Init+0x226>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a51      	ldr	r2, [pc, #324]	@ (800715c <HAL_GPIO_Init+0x318>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d025      	beq.n	8007066 <HAL_GPIO_Init+0x222>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a50      	ldr	r2, [pc, #320]	@ (8007160 <HAL_GPIO_Init+0x31c>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d01f      	beq.n	8007062 <HAL_GPIO_Init+0x21e>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a4f      	ldr	r2, [pc, #316]	@ (8007164 <HAL_GPIO_Init+0x320>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d019      	beq.n	800705e <HAL_GPIO_Init+0x21a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a4e      	ldr	r2, [pc, #312]	@ (8007168 <HAL_GPIO_Init+0x324>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d013      	beq.n	800705a <HAL_GPIO_Init+0x216>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a4d      	ldr	r2, [pc, #308]	@ (800716c <HAL_GPIO_Init+0x328>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d00d      	beq.n	8007056 <HAL_GPIO_Init+0x212>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a4c      	ldr	r2, [pc, #304]	@ (8007170 <HAL_GPIO_Init+0x32c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d007      	beq.n	8007052 <HAL_GPIO_Init+0x20e>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a4b      	ldr	r2, [pc, #300]	@ (8007174 <HAL_GPIO_Init+0x330>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d101      	bne.n	800704e <HAL_GPIO_Init+0x20a>
 800704a:	2307      	movs	r3, #7
 800704c:	e00e      	b.n	800706c <HAL_GPIO_Init+0x228>
 800704e:	2308      	movs	r3, #8
 8007050:	e00c      	b.n	800706c <HAL_GPIO_Init+0x228>
 8007052:	2306      	movs	r3, #6
 8007054:	e00a      	b.n	800706c <HAL_GPIO_Init+0x228>
 8007056:	2305      	movs	r3, #5
 8007058:	e008      	b.n	800706c <HAL_GPIO_Init+0x228>
 800705a:	2304      	movs	r3, #4
 800705c:	e006      	b.n	800706c <HAL_GPIO_Init+0x228>
 800705e:	2303      	movs	r3, #3
 8007060:	e004      	b.n	800706c <HAL_GPIO_Init+0x228>
 8007062:	2302      	movs	r3, #2
 8007064:	e002      	b.n	800706c <HAL_GPIO_Init+0x228>
 8007066:	2301      	movs	r3, #1
 8007068:	e000      	b.n	800706c <HAL_GPIO_Init+0x228>
 800706a:	2300      	movs	r3, #0
 800706c:	69fa      	ldr	r2, [r7, #28]
 800706e:	f002 0203 	and.w	r2, r2, #3
 8007072:	0092      	lsls	r2, r2, #2
 8007074:	4093      	lsls	r3, r2
 8007076:	69ba      	ldr	r2, [r7, #24]
 8007078:	4313      	orrs	r3, r2
 800707a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800707c:	4935      	ldr	r1, [pc, #212]	@ (8007154 <HAL_GPIO_Init+0x310>)
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	089b      	lsrs	r3, r3, #2
 8007082:	3302      	adds	r3, #2
 8007084:	69ba      	ldr	r2, [r7, #24]
 8007086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800708a:	4b3b      	ldr	r3, [pc, #236]	@ (8007178 <HAL_GPIO_Init+0x334>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	43db      	mvns	r3, r3
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	4013      	ands	r3, r2
 8007098:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d003      	beq.n	80070ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80070ae:	4a32      	ldr	r2, [pc, #200]	@ (8007178 <HAL_GPIO_Init+0x334>)
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80070b4:	4b30      	ldr	r3, [pc, #192]	@ (8007178 <HAL_GPIO_Init+0x334>)
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	43db      	mvns	r3, r3
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	4013      	ands	r3, r2
 80070c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80070d0:	69ba      	ldr	r2, [r7, #24]
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80070d8:	4a27      	ldr	r2, [pc, #156]	@ (8007178 <HAL_GPIO_Init+0x334>)
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80070de:	4b26      	ldr	r3, [pc, #152]	@ (8007178 <HAL_GPIO_Init+0x334>)
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	43db      	mvns	r3, r3
 80070e8:	69ba      	ldr	r2, [r7, #24]
 80070ea:	4013      	ands	r3, r2
 80070ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	685b      	ldr	r3, [r3, #4]
 80070f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d003      	beq.n	8007102 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80070fa:	69ba      	ldr	r2, [r7, #24]
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	4313      	orrs	r3, r2
 8007100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007102:	4a1d      	ldr	r2, [pc, #116]	@ (8007178 <HAL_GPIO_Init+0x334>)
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007108:	4b1b      	ldr	r3, [pc, #108]	@ (8007178 <HAL_GPIO_Init+0x334>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	43db      	mvns	r3, r3
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	4013      	ands	r3, r2
 8007116:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007120:	2b00      	cmp	r3, #0
 8007122:	d003      	beq.n	800712c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007124:	69ba      	ldr	r2, [r7, #24]
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	4313      	orrs	r3, r2
 800712a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800712c:	4a12      	ldr	r2, [pc, #72]	@ (8007178 <HAL_GPIO_Init+0x334>)
 800712e:	69bb      	ldr	r3, [r7, #24]
 8007130:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	3301      	adds	r3, #1
 8007136:	61fb      	str	r3, [r7, #28]
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	2b0f      	cmp	r3, #15
 800713c:	f67f ae92 	bls.w	8006e64 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007140:	bf00      	nop
 8007142:	bf00      	nop
 8007144:	3724      	adds	r7, #36	@ 0x24
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	40023800 	.word	0x40023800
 8007154:	40013800 	.word	0x40013800
 8007158:	40020000 	.word	0x40020000
 800715c:	40020400 	.word	0x40020400
 8007160:	40020800 	.word	0x40020800
 8007164:	40020c00 	.word	0x40020c00
 8007168:	40021000 	.word	0x40021000
 800716c:	40021400 	.word	0x40021400
 8007170:	40021800 	.word	0x40021800
 8007174:	40021c00 	.word	0x40021c00
 8007178:	40013c00 	.word	0x40013c00

0800717c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	460b      	mov	r3, r1
 8007186:	807b      	strh	r3, [r7, #2]
 8007188:	4613      	mov	r3, r2
 800718a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800718c:	787b      	ldrb	r3, [r7, #1]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d003      	beq.n	800719a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007192:	887a      	ldrh	r2, [r7, #2]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007198:	e003      	b.n	80071a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800719a:	887b      	ldrh	r3, [r7, #2]
 800719c:	041a      	lsls	r2, r3, #16
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	619a      	str	r2, [r3, #24]
}
 80071a2:	bf00      	nop
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
	...

080071b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e08b      	b.n	80072da <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d106      	bne.n	80071dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f7fc ff6e 	bl	80040b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2224      	movs	r2, #36	@ 0x24
 80071e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f022 0201 	bic.w	r2, r2, #1
 80071f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007200:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	689a      	ldr	r2, [r3, #8]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007210:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	2b01      	cmp	r3, #1
 8007218:	d107      	bne.n	800722a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	689a      	ldr	r2, [r3, #8]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007226:	609a      	str	r2, [r3, #8]
 8007228:	e006      	b.n	8007238 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	689a      	ldr	r2, [r3, #8]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007236:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	2b02      	cmp	r3, #2
 800723e:	d108      	bne.n	8007252 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800724e:	605a      	str	r2, [r3, #4]
 8007250:	e007      	b.n	8007262 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007260:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6859      	ldr	r1, [r3, #4]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	4b1d      	ldr	r3, [pc, #116]	@ (80072e4 <HAL_I2C_Init+0x134>)
 800726e:	430b      	orrs	r3, r1
 8007270:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	68da      	ldr	r2, [r3, #12]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007280:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	691a      	ldr	r2, [r3, #16]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	699b      	ldr	r3, [r3, #24]
 8007292:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	430a      	orrs	r2, r1
 800729a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	69d9      	ldr	r1, [r3, #28]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a1a      	ldr	r2, [r3, #32]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f042 0201 	orr.w	r2, r2, #1
 80072ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3708      	adds	r7, #8
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	02008000 	.word	0x02008000

080072e8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007304:	2b00      	cmp	r3, #0
 8007306:	d005      	beq.n	8007314 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	68f9      	ldr	r1, [r7, #12]
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	4798      	blx	r3
  }
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b086      	sub	sp, #24
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00f      	beq.n	800735e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007344:	2b00      	cmp	r3, #0
 8007346:	d00a      	beq.n	800735e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800734c:	f043 0201 	orr.w	r2, r3, #1
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800735c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00f      	beq.n	8007388 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00a      	beq.n	8007388 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007376:	f043 0208 	orr.w	r2, r3, #8
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007386:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800738e:	2b00      	cmp	r3, #0
 8007390:	d00f      	beq.n	80073b2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00a      	beq.n	80073b2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a0:	f043 0202 	orr.w	r2, r3, #2
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073b0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f003 030b 	and.w	r3, r3, #11
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80073c2:	68f9      	ldr	r1, [r7, #12]
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fbd5 	bl	8007b74 <I2C_ITError>
  }
}
 80073ca:	bf00      	nop
 80073cc:	3718      	adds	r7, #24
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80073ee:	bf00      	nop
 80073f0:	370c      	adds	r7, #12
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	460b      	mov	r3, r1
 8007404:	70fb      	strb	r3, [r7, #3]
 8007406:	4613      	mov	r3, r2
 8007408:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800740a:	bf00      	nop
 800740c:	370c      	adds	r7, #12
 800740e:	46bd      	mov	sp, r7
 8007410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007414:	4770      	bx	lr

08007416 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007416:	b480      	push	{r7}
 8007418:	b083      	sub	sp, #12
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800741e:	bf00      	nop
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007432:	bf00      	nop
 8007434:	370c      	adds	r7, #12
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b086      	sub	sp, #24
 8007456:	af00      	add	r7, sp, #0
 8007458:	60f8      	str	r0, [r7, #12]
 800745a:	60b9      	str	r1, [r7, #8]
 800745c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007462:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800746e:	2b01      	cmp	r3, #1
 8007470:	d101      	bne.n	8007476 <I2C_Slave_ISR_IT+0x24>
 8007472:	2302      	movs	r3, #2
 8007474:	e0e2      	b.n	800763c <I2C_Slave_ISR_IT+0x1ea>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f003 0320 	and.w	r3, r3, #32
 8007484:	2b00      	cmp	r3, #0
 8007486:	d009      	beq.n	800749c <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800748e:	2b00      	cmp	r3, #0
 8007490:	d004      	beq.n	800749c <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007492:	6939      	ldr	r1, [r7, #16]
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f000 f9b5 	bl	8007804 <I2C_ITSlaveCplt>
 800749a:	e0ca      	b.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	f003 0310 	and.w	r3, r3, #16
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d04b      	beq.n	800753e <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d046      	beq.n	800753e <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d128      	bne.n	800750c <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b28      	cmp	r3, #40	@ 0x28
 80074c4:	d108      	bne.n	80074d8 <I2C_Slave_ISR_IT+0x86>
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074cc:	d104      	bne.n	80074d8 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80074ce:	6939      	ldr	r1, [r7, #16]
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f000 fafb 	bl	8007acc <I2C_ITListenCplt>
 80074d6:	e031      	b.n	800753c <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b29      	cmp	r3, #41	@ 0x29
 80074e2:	d10e      	bne.n	8007502 <I2C_Slave_ISR_IT+0xb0>
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80074ea:	d00a      	beq.n	8007502 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2210      	movs	r2, #16
 80074f2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f000 fc54 	bl	8007da2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 f926 	bl	800774c <I2C_ITSlaveSeqCplt>
 8007500:	e01c      	b.n	800753c <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2210      	movs	r2, #16
 8007508:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800750a:	e08f      	b.n	800762c <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2210      	movs	r2, #16
 8007512:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007518:	f043 0204 	orr.w	r2, r3, #4
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d003      	beq.n	800752e <I2C_Slave_ISR_IT+0xdc>
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800752c:	d17e      	bne.n	800762c <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	4619      	mov	r1, r3
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f000 fb1d 	bl	8007b74 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800753a:	e077      	b.n	800762c <I2C_Slave_ISR_IT+0x1da>
 800753c:	e076      	b.n	800762c <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	d02f      	beq.n	80075a8 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800754e:	2b00      	cmp	r3, #0
 8007550:	d02a      	beq.n	80075a8 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007556:	b29b      	uxth	r3, r3
 8007558:	2b00      	cmp	r3, #0
 800755a:	d018      	beq.n	800758e <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007566:	b2d2      	uxtb	r2, r2
 8007568:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756e:	1c5a      	adds	r2, r3, #1
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007578:	3b01      	subs	r3, #1
 800757a:	b29a      	uxth	r2, r3
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007592:	b29b      	uxth	r3, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d14b      	bne.n	8007630 <I2C_Slave_ISR_IT+0x1de>
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800759e:	d047      	beq.n	8007630 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f000 f8d3 	bl	800774c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80075a6:	e043      	b.n	8007630 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	f003 0308 	and.w	r3, r3, #8
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d009      	beq.n	80075c6 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d004      	beq.n	80075c6 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80075bc:	6939      	ldr	r1, [r7, #16]
 80075be:	68f8      	ldr	r0, [r7, #12]
 80075c0:	f000 f840 	bl	8007644 <I2C_ITAddrCplt>
 80075c4:	e035      	b.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d030      	beq.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d02b      	beq.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075de:	b29b      	uxth	r3, r3
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d018      	beq.n	8007616 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e8:	781a      	ldrb	r2, [r3, #0]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fe:	b29b      	uxth	r3, r3
 8007600:	3b01      	subs	r3, #1
 8007602:	b29a      	uxth	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800760c:	3b01      	subs	r3, #1
 800760e:	b29a      	uxth	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007614:	e00d      	b.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800761c:	d002      	beq.n	8007624 <I2C_Slave_ISR_IT+0x1d2>
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d106      	bne.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f000 f891 	bl	800774c <I2C_ITSlaveSeqCplt>
 800762a:	e002      	b.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 800762c:	bf00      	nop
 800762e:	e000      	b.n	8007632 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8007630:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800763a:	2300      	movs	r3, #0
}
 800763c:	4618      	mov	r0, r3
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007654:	b2db      	uxtb	r3, r3
 8007656:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800765a:	2b28      	cmp	r3, #40	@ 0x28
 800765c:	d16a      	bne.n	8007734 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	0c1b      	lsrs	r3, r3, #16
 8007666:	b2db      	uxtb	r3, r3
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	0c1b      	lsrs	r3, r3, #16
 8007676:	b29b      	uxth	r3, r3
 8007678:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800767c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	b29b      	uxth	r3, r3
 8007686:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800768a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	b29b      	uxth	r3, r3
 8007694:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007698:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d138      	bne.n	8007714 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80076a2:	897b      	ldrh	r3, [r7, #10]
 80076a4:	09db      	lsrs	r3, r3, #7
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	89bb      	ldrh	r3, [r7, #12]
 80076aa:	4053      	eors	r3, r2
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	f003 0306 	and.w	r3, r3, #6
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d11c      	bne.n	80076f0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80076b6:	897b      	ldrh	r3, [r7, #10]
 80076b8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076be:	1c5a      	adds	r2, r3, #1
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d13b      	bne.n	8007744 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2208      	movs	r2, #8
 80076d8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076e2:	89ba      	ldrh	r2, [r7, #12]
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	4619      	mov	r1, r3
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f7ff fe86 	bl	80073fa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80076ee:	e029      	b.n	8007744 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80076f0:	893b      	ldrh	r3, [r7, #8]
 80076f2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fb94 	bl	8007e26 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007706:	89ba      	ldrh	r2, [r7, #12]
 8007708:	7bfb      	ldrb	r3, [r7, #15]
 800770a:	4619      	mov	r1, r3
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7ff fe74 	bl	80073fa <HAL_I2C_AddrCallback>
}
 8007712:	e017      	b.n	8007744 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007714:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 fb84 	bl	8007e26 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007726:	89ba      	ldrh	r2, [r7, #12]
 8007728:	7bfb      	ldrb	r3, [r7, #15]
 800772a:	4619      	mov	r1, r3
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f7ff fe64 	bl	80073fa <HAL_I2C_AddrCallback>
}
 8007732:	e007      	b.n	8007744 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2208      	movs	r2, #8
 800773a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007744:	bf00      	nop
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d008      	beq.n	8007780 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800777c:	601a      	str	r2, [r3, #0]
 800777e:	e00c      	b.n	800779a <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d007      	beq.n	800779a <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007798:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077a0:	b2db      	uxtb	r3, r3
 80077a2:	2b29      	cmp	r3, #41	@ 0x29
 80077a4:	d112      	bne.n	80077cc <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2228      	movs	r2, #40	@ 0x28
 80077aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2221      	movs	r2, #33	@ 0x21
 80077b2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80077b4:	2101      	movs	r1, #1
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fb35 	bl	8007e26 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f7ff fe04 	bl	80073d2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80077ca:	e017      	b.n	80077fc <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80077d6:	d111      	bne.n	80077fc <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2228      	movs	r2, #40	@ 0x28
 80077dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2222      	movs	r2, #34	@ 0x22
 80077e4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80077e6:	2102      	movs	r1, #2
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fb1c 	bl	8007e26 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f7ff fdf5 	bl	80073e6 <HAL_I2C_SlaveRxCpltCallback>
}
 80077fc:	bf00      	nop
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b086      	sub	sp, #24
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800781e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007826:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2220      	movs	r2, #32
 800782e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007830:	7afb      	ldrb	r3, [r7, #11]
 8007832:	2b21      	cmp	r3, #33	@ 0x21
 8007834:	d002      	beq.n	800783c <I2C_ITSlaveCplt+0x38>
 8007836:	7afb      	ldrb	r3, [r7, #11]
 8007838:	2b29      	cmp	r3, #41	@ 0x29
 800783a:	d108      	bne.n	800784e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800783c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 faf0 	bl	8007e26 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2221      	movs	r2, #33	@ 0x21
 800784a:	631a      	str	r2, [r3, #48]	@ 0x30
 800784c:	e019      	b.n	8007882 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800784e:	7afb      	ldrb	r3, [r7, #11]
 8007850:	2b22      	cmp	r3, #34	@ 0x22
 8007852:	d002      	beq.n	800785a <I2C_ITSlaveCplt+0x56>
 8007854:	7afb      	ldrb	r3, [r7, #11]
 8007856:	2b2a      	cmp	r3, #42	@ 0x2a
 8007858:	d108      	bne.n	800786c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800785a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 fae1 	bl	8007e26 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2222      	movs	r2, #34	@ 0x22
 8007868:	631a      	str	r2, [r3, #48]	@ 0x30
 800786a:	e00a      	b.n	8007882 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800786c:	7afb      	ldrb	r3, [r7, #11]
 800786e:	2b28      	cmp	r3, #40	@ 0x28
 8007870:	d107      	bne.n	8007882 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007872:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 fad5 	bl	8007e26 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685a      	ldr	r2, [r3, #4]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007890:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6859      	ldr	r1, [r3, #4]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	4b89      	ldr	r3, [pc, #548]	@ (8007ac4 <I2C_ITSlaveCplt+0x2c0>)
 800789e:	400b      	ands	r3, r1
 80078a0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa7d 	bl	8007da2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d013      	beq.n	80078da <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80078c0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d01f      	beq.n	800790a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80078d8:	e017      	b.n	800790a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d012      	beq.n	800790a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80078f2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d006      	beq.n	800790a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	b29a      	uxth	r2, r3
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f003 0304 	and.w	r3, r3, #4
 8007910:	2b00      	cmp	r3, #0
 8007912:	d020      	beq.n	8007956 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f023 0304 	bic.w	r3, r3, #4
 800791a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007926:	b2d2      	uxtb	r2, r2
 8007928:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800792e:	1c5a      	adds	r2, r3, #1
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00c      	beq.n	8007956 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800794c:	b29b      	uxth	r3, r3
 800794e:	3b01      	subs	r3, #1
 8007950:	b29a      	uxth	r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800795a:	b29b      	uxth	r3, r3
 800795c:	2b00      	cmp	r3, #0
 800795e:	d005      	beq.n	800796c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007964:	f043 0204 	orr.w	r2, r3, #4
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	f003 0310 	and.w	r3, r3, #16
 8007972:	2b00      	cmp	r3, #0
 8007974:	d049      	beq.n	8007a0a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800797c:	2b00      	cmp	r3, #0
 800797e:	d044      	beq.n	8007a0a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007984:	b29b      	uxth	r3, r3
 8007986:	2b00      	cmp	r3, #0
 8007988:	d128      	bne.n	80079dc <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b28      	cmp	r3, #40	@ 0x28
 8007994:	d108      	bne.n	80079a8 <I2C_ITSlaveCplt+0x1a4>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800799c:	d104      	bne.n	80079a8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800799e:	6979      	ldr	r1, [r7, #20]
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f893 	bl	8007acc <I2C_ITListenCplt>
 80079a6:	e030      	b.n	8007a0a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	2b29      	cmp	r3, #41	@ 0x29
 80079b2:	d10e      	bne.n	80079d2 <I2C_ITSlaveCplt+0x1ce>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80079ba:	d00a      	beq.n	80079d2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2210      	movs	r2, #16
 80079c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f000 f9ec 	bl	8007da2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7ff febe 	bl	800774c <I2C_ITSlaveSeqCplt>
 80079d0:	e01b      	b.n	8007a0a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	2210      	movs	r2, #16
 80079d8:	61da      	str	r2, [r3, #28]
 80079da:	e016      	b.n	8007a0a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	2210      	movs	r2, #16
 80079e2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079e8:	f043 0204 	orr.w	r2, r3, #4
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <I2C_ITSlaveCplt+0x1fa>
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079fc:	d105      	bne.n	8007a0a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a02:	4619      	mov	r1, r3
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f8b5 	bl	8007b74 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d010      	beq.n	8007a42 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a24:	4619      	mov	r1, r3
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f8a4 	bl	8007b74 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	2b28      	cmp	r3, #40	@ 0x28
 8007a36:	d141      	bne.n	8007abc <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007a38:	6979      	ldr	r1, [r7, #20]
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f846 	bl	8007acc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007a40:	e03c      	b.n	8007abc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a46:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a4a:	d014      	beq.n	8007a76 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f7ff fe7d 	bl	800774c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1c      	ldr	r2, [pc, #112]	@ (8007ac8 <I2C_ITSlaveCplt+0x2c4>)
 8007a56:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2220      	movs	r2, #32
 8007a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f7ff fcd1 	bl	8007416 <HAL_I2C_ListenCpltCallback>
}
 8007a74:	e022      	b.n	8007abc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b22      	cmp	r3, #34	@ 0x22
 8007a80:	d10e      	bne.n	8007aa0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2220      	movs	r2, #32
 8007a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f7ff fca4 	bl	80073e6 <HAL_I2C_SlaveRxCpltCallback>
}
 8007a9e:	e00d      	b.n	8007abc <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2220      	movs	r2, #32
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f7ff fc8b 	bl	80073d2 <HAL_I2C_SlaveTxCpltCallback>
}
 8007abc:	bf00      	nop
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	fe00e800 	.word	0xfe00e800
 8007ac8:	ffff0000 	.word	0xffff0000

08007acc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a25      	ldr	r2, [pc, #148]	@ (8007b70 <I2C_ITListenCplt+0xa4>)
 8007ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2220      	movs	r2, #32
 8007ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2200      	movs	r2, #0
 8007af6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	f003 0304 	and.w	r3, r3, #4
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d022      	beq.n	8007b48 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0c:	b2d2      	uxtb	r2, r2
 8007b0e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d012      	beq.n	8007b48 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b26:	3b01      	subs	r3, #1
 8007b28:	b29a      	uxth	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	3b01      	subs	r3, #1
 8007b36:	b29a      	uxth	r2, r3
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b40:	f043 0204 	orr.w	r2, r3, #4
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007b48:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f96a 	bl	8007e26 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	2210      	movs	r2, #16
 8007b58:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7ff fc57 	bl	8007416 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007b68:	bf00      	nop
 8007b6a:	3708      	adds	r7, #8
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	ffff0000 	.word	0xffff0000

08007b74 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b84:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a6d      	ldr	r2, [pc, #436]	@ (8007d48 <I2C_ITError+0x1d4>)
 8007b92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2200      	movs	r2, #0
 8007b98:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	2b28      	cmp	r3, #40	@ 0x28
 8007baa:	d005      	beq.n	8007bb8 <I2C_ITError+0x44>
 8007bac:	7bfb      	ldrb	r3, [r7, #15]
 8007bae:	2b29      	cmp	r3, #41	@ 0x29
 8007bb0:	d002      	beq.n	8007bb8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007bb2:	7bfb      	ldrb	r3, [r7, #15]
 8007bb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bb6:	d10b      	bne.n	8007bd0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007bb8:	2103      	movs	r1, #3
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 f933 	bl	8007e26 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2228      	movs	r2, #40	@ 0x28
 8007bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a60      	ldr	r2, [pc, #384]	@ (8007d4c <I2C_ITError+0x1d8>)
 8007bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8007bce:	e030      	b.n	8007c32 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007bd0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f926 	bl	8007e26 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 f8e1 	bl	8007da2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	2b60      	cmp	r3, #96	@ 0x60
 8007bea:	d01f      	beq.n	8007c2c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2220      	movs	r2, #32
 8007bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	699b      	ldr	r3, [r3, #24]
 8007bfa:	f003 0320 	and.w	r3, r3, #32
 8007bfe:	2b20      	cmp	r3, #32
 8007c00:	d114      	bne.n	8007c2c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	f003 0310 	and.w	r3, r3, #16
 8007c0c:	2b10      	cmp	r3, #16
 8007c0e:	d109      	bne.n	8007c24 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2210      	movs	r2, #16
 8007c16:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c1c:	f043 0204 	orr.w	r2, r3, #4
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c36:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d039      	beq.n	8007cb4 <I2C_ITError+0x140>
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	2b11      	cmp	r3, #17
 8007c44:	d002      	beq.n	8007c4c <I2C_ITError+0xd8>
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	2b21      	cmp	r3, #33	@ 0x21
 8007c4a:	d133      	bne.n	8007cb4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c5a:	d107      	bne.n	8007c6c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c6a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7fe fff9 	bl	8006c68 <HAL_DMA_GetState>
 8007c76:	4603      	mov	r3, r0
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d017      	beq.n	8007cac <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c80:	4a33      	ldr	r2, [pc, #204]	@ (8007d50 <I2C_ITError+0x1dc>)
 8007c82:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c90:	4618      	mov	r0, r3
 8007c92:	f7fe fe3d 	bl	8006910 <HAL_DMA_Abort_IT>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d04d      	beq.n	8007d38 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007ca6:	4610      	mov	r0, r2
 8007ca8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007caa:	e045      	b.n	8007d38 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f851 	bl	8007d54 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007cb2:	e041      	b.n	8007d38 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d039      	beq.n	8007d30 <I2C_ITError+0x1bc>
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	2b12      	cmp	r3, #18
 8007cc0:	d002      	beq.n	8007cc8 <I2C_ITError+0x154>
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b22      	cmp	r3, #34	@ 0x22
 8007cc6:	d133      	bne.n	8007d30 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cd6:	d107      	bne.n	8007ce8 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ce6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7fe ffbb 	bl	8006c68 <HAL_DMA_GetState>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d017      	beq.n	8007d28 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cfc:	4a14      	ldr	r2, [pc, #80]	@ (8007d50 <I2C_ITError+0x1dc>)
 8007cfe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7fe fdff 	bl	8006910 <HAL_DMA_Abort_IT>
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d011      	beq.n	8007d3c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007d22:	4610      	mov	r0, r2
 8007d24:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d26:	e009      	b.n	8007d3c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f000 f813 	bl	8007d54 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d2e:	e005      	b.n	8007d3c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f000 f80f 	bl	8007d54 <I2C_TreatErrorCallback>
  }
}
 8007d36:	e002      	b.n	8007d3e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007d38:	bf00      	nop
 8007d3a:	e000      	b.n	8007d3e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d3c:	bf00      	nop
}
 8007d3e:	bf00      	nop
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}
 8007d46:	bf00      	nop
 8007d48:	ffff0000 	.word	0xffff0000
 8007d4c:	08007453 	.word	0x08007453
 8007d50:	08007deb 	.word	0x08007deb

08007d54 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	2b60      	cmp	r3, #96	@ 0x60
 8007d66:	d10e      	bne.n	8007d86 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f7ff fb5d 	bl	800743e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007d84:	e009      	b.n	8007d9a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f7ff fb48 	bl	800742a <HAL_I2C_ErrorCallback>
}
 8007d9a:	bf00      	nop
 8007d9c:	3708      	adds	r7, #8
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	d103      	bne.n	8007dc0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	699b      	ldr	r3, [r3, #24]
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	d007      	beq.n	8007dde <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	699a      	ldr	r2, [r3, #24]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f042 0201 	orr.w	r2, r2, #1
 8007ddc:	619a      	str	r2, [r3, #24]
  }
}
 8007dde:	bf00      	nop
 8007de0:	370c      	adds	r7, #12
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr

08007dea <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d003      	beq.n	8007e08 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e04:	2200      	movs	r2, #0
 8007e06:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e14:	2200      	movs	r2, #0
 8007e16:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	f7ff ff9b 	bl	8007d54 <I2C_TreatErrorCallback>
}
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}

08007e26 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007e26:	b480      	push	{r7}
 8007e28:	b085      	sub	sp, #20
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
 8007e2e:	460b      	mov	r3, r1
 8007e30:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007e36:	887b      	ldrh	r3, [r7, #2]
 8007e38:	f003 0301 	and.w	r3, r3, #1
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00f      	beq.n	8007e60 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007e46:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e54:	2b28      	cmp	r3, #40	@ 0x28
 8007e56:	d003      	beq.n	8007e60 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007e5e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007e60:	887b      	ldrh	r3, [r7, #2]
 8007e62:	f003 0302 	and.w	r3, r3, #2
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00f      	beq.n	8007e8a <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007e70:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e7e:	2b28      	cmp	r3, #40	@ 0x28
 8007e80:	d003      	beq.n	8007e8a <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007e88:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007e8a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	da03      	bge.n	8007e9a <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007e98:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007e9a:	887b      	ldrh	r3, [r7, #2]
 8007e9c:	2b10      	cmp	r3, #16
 8007e9e:	d103      	bne.n	8007ea8 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007ea6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007ea8:	887b      	ldrh	r3, [r7, #2]
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	d103      	bne.n	8007eb6 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f043 0320 	orr.w	r3, r3, #32
 8007eb4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007eb6:	887b      	ldrh	r3, [r7, #2]
 8007eb8:	2b40      	cmp	r3, #64	@ 0x40
 8007eba:	d103      	bne.n	8007ec4 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ec2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6819      	ldr	r1, [r3, #0]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	43da      	mvns	r2, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	400a      	ands	r2, r1
 8007ed4:	601a      	str	r2, [r3, #0]
}
 8007ed6:	bf00      	nop
 8007ed8:	3714      	adds	r7, #20
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b083      	sub	sp, #12
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	2b20      	cmp	r3, #32
 8007ef6:	d138      	bne.n	8007f6a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007efe:	2b01      	cmp	r3, #1
 8007f00:	d101      	bne.n	8007f06 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f02:	2302      	movs	r3, #2
 8007f04:	e032      	b.n	8007f6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2201      	movs	r2, #1
 8007f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2224      	movs	r2, #36	@ 0x24
 8007f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f022 0201 	bic.w	r2, r2, #1
 8007f24:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f34:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6819      	ldr	r1, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f042 0201 	orr.w	r2, r2, #1
 8007f54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2220      	movs	r2, #32
 8007f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f66:	2300      	movs	r3, #0
 8007f68:	e000      	b.n	8007f6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f6a:	2302      	movs	r3, #2
  }
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b085      	sub	sp, #20
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	2b20      	cmp	r3, #32
 8007f8c:	d139      	bne.n	8008002 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d101      	bne.n	8007f9c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007f98:	2302      	movs	r3, #2
 8007f9a:	e033      	b.n	8008004 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2224      	movs	r2, #36	@ 0x24
 8007fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	681a      	ldr	r2, [r3, #0]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	f022 0201 	bic.w	r2, r2, #1
 8007fba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	021b      	lsls	r3, r3, #8
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f042 0201 	orr.w	r2, r2, #1
 8007fec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007ffe:	2300      	movs	r3, #0
 8008000:	e000      	b.n	8008004 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008002:	2302      	movs	r3, #2
  }
}
 8008004:	4618      	mov	r0, r3
 8008006:	3714      	adds	r7, #20
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b086      	sub	sp, #24
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008018:	2300      	movs	r3, #0
 800801a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d101      	bne.n	8008026 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e291      	b.n	800854a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f003 0301 	and.w	r3, r3, #1
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 8087 	beq.w	8008142 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008034:	4b96      	ldr	r3, [pc, #600]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f003 030c 	and.w	r3, r3, #12
 800803c:	2b04      	cmp	r3, #4
 800803e:	d00c      	beq.n	800805a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008040:	4b93      	ldr	r3, [pc, #588]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f003 030c 	and.w	r3, r3, #12
 8008048:	2b08      	cmp	r3, #8
 800804a:	d112      	bne.n	8008072 <HAL_RCC_OscConfig+0x62>
 800804c:	4b90      	ldr	r3, [pc, #576]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008054:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008058:	d10b      	bne.n	8008072 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800805a:	4b8d      	ldr	r3, [pc, #564]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d06c      	beq.n	8008140 <HAL_RCC_OscConfig+0x130>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d168      	bne.n	8008140 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e26b      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800807a:	d106      	bne.n	800808a <HAL_RCC_OscConfig+0x7a>
 800807c:	4b84      	ldr	r3, [pc, #528]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a83      	ldr	r2, [pc, #524]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008086:	6013      	str	r3, [r2, #0]
 8008088:	e02e      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10c      	bne.n	80080ac <HAL_RCC_OscConfig+0x9c>
 8008092:	4b7f      	ldr	r3, [pc, #508]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a7e      	ldr	r2, [pc, #504]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800809c:	6013      	str	r3, [r2, #0]
 800809e:	4b7c      	ldr	r3, [pc, #496]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a7b      	ldr	r2, [pc, #492]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	e01d      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80080b4:	d10c      	bne.n	80080d0 <HAL_RCC_OscConfig+0xc0>
 80080b6:	4b76      	ldr	r3, [pc, #472]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a75      	ldr	r2, [pc, #468]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080c0:	6013      	str	r3, [r2, #0]
 80080c2:	4b73      	ldr	r3, [pc, #460]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a72      	ldr	r2, [pc, #456]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	e00b      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 80080d0:	4b6f      	ldr	r3, [pc, #444]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a6e      	ldr	r2, [pc, #440]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080da:	6013      	str	r3, [r2, #0]
 80080dc:	4b6c      	ldr	r3, [pc, #432]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a6b      	ldr	r2, [pc, #428]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80080e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d013      	beq.n	8008118 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080f0:	f7fe f8d6 	bl	80062a0 <HAL_GetTick>
 80080f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080f6:	e008      	b.n	800810a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080f8:	f7fe f8d2 	bl	80062a0 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	2b64      	cmp	r3, #100	@ 0x64
 8008104:	d901      	bls.n	800810a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e21f      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800810a:	4b61      	ldr	r3, [pc, #388]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0f0      	beq.n	80080f8 <HAL_RCC_OscConfig+0xe8>
 8008116:	e014      	b.n	8008142 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008118:	f7fe f8c2 	bl	80062a0 <HAL_GetTick>
 800811c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800811e:	e008      	b.n	8008132 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008120:	f7fe f8be 	bl	80062a0 <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	2b64      	cmp	r3, #100	@ 0x64
 800812c:	d901      	bls.n	8008132 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e20b      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008132:	4b57      	ldr	r3, [pc, #348]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1f0      	bne.n	8008120 <HAL_RCC_OscConfig+0x110>
 800813e:	e000      	b.n	8008142 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0302 	and.w	r3, r3, #2
 800814a:	2b00      	cmp	r3, #0
 800814c:	d069      	beq.n	8008222 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800814e:	4b50      	ldr	r3, [pc, #320]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008150:	689b      	ldr	r3, [r3, #8]
 8008152:	f003 030c 	and.w	r3, r3, #12
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00b      	beq.n	8008172 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800815a:	4b4d      	ldr	r3, [pc, #308]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800815c:	689b      	ldr	r3, [r3, #8]
 800815e:	f003 030c 	and.w	r3, r3, #12
 8008162:	2b08      	cmp	r3, #8
 8008164:	d11c      	bne.n	80081a0 <HAL_RCC_OscConfig+0x190>
 8008166:	4b4a      	ldr	r3, [pc, #296]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800816e:	2b00      	cmp	r3, #0
 8008170:	d116      	bne.n	80081a0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008172:	4b47      	ldr	r3, [pc, #284]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0302 	and.w	r3, r3, #2
 800817a:	2b00      	cmp	r3, #0
 800817c:	d005      	beq.n	800818a <HAL_RCC_OscConfig+0x17a>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	2b01      	cmp	r3, #1
 8008184:	d001      	beq.n	800818a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e1df      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800818a:	4b41      	ldr	r3, [pc, #260]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	00db      	lsls	r3, r3, #3
 8008198:	493d      	ldr	r1, [pc, #244]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800819a:	4313      	orrs	r3, r2
 800819c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800819e:	e040      	b.n	8008222 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d023      	beq.n	80081f0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081a8:	4b39      	ldr	r3, [pc, #228]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a38      	ldr	r2, [pc, #224]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081ae:	f043 0301 	orr.w	r3, r3, #1
 80081b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b4:	f7fe f874 	bl	80062a0 <HAL_GetTick>
 80081b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081bc:	f7fe f870 	bl	80062a0 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e1bd      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80081ce:	4b30      	ldr	r3, [pc, #192]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 0302 	and.w	r3, r3, #2
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d0f0      	beq.n	80081bc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081da:	4b2d      	ldr	r3, [pc, #180]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	00db      	lsls	r3, r3, #3
 80081e8:	4929      	ldr	r1, [pc, #164]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081ea:	4313      	orrs	r3, r2
 80081ec:	600b      	str	r3, [r1, #0]
 80081ee:	e018      	b.n	8008222 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081f0:	4b27      	ldr	r3, [pc, #156]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a26      	ldr	r2, [pc, #152]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 80081f6:	f023 0301 	bic.w	r3, r3, #1
 80081fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081fc:	f7fe f850 	bl	80062a0 <HAL_GetTick>
 8008200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008202:	e008      	b.n	8008216 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008204:	f7fe f84c 	bl	80062a0 <HAL_GetTick>
 8008208:	4602      	mov	r2, r0
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	2b02      	cmp	r3, #2
 8008210:	d901      	bls.n	8008216 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e199      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008216:	4b1e      	ldr	r3, [pc, #120]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f003 0302 	and.w	r3, r3, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	d1f0      	bne.n	8008204 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 0308 	and.w	r3, r3, #8
 800822a:	2b00      	cmp	r3, #0
 800822c:	d038      	beq.n	80082a0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d019      	beq.n	800826a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008236:	4b16      	ldr	r3, [pc, #88]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800823a:	4a15      	ldr	r2, [pc, #84]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800823c:	f043 0301 	orr.w	r3, r3, #1
 8008240:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008242:	f7fe f82d 	bl	80062a0 <HAL_GetTick>
 8008246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008248:	e008      	b.n	800825c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800824a:	f7fe f829 	bl	80062a0 <HAL_GetTick>
 800824e:	4602      	mov	r2, r0
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	2b02      	cmp	r3, #2
 8008256:	d901      	bls.n	800825c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008258:	2303      	movs	r3, #3
 800825a:	e176      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800825c:	4b0c      	ldr	r3, [pc, #48]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800825e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008260:	f003 0302 	and.w	r3, r3, #2
 8008264:	2b00      	cmp	r3, #0
 8008266:	d0f0      	beq.n	800824a <HAL_RCC_OscConfig+0x23a>
 8008268:	e01a      	b.n	80082a0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800826a:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 800826c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800826e:	4a08      	ldr	r2, [pc, #32]	@ (8008290 <HAL_RCC_OscConfig+0x280>)
 8008270:	f023 0301 	bic.w	r3, r3, #1
 8008274:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008276:	f7fe f813 	bl	80062a0 <HAL_GetTick>
 800827a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800827c:	e00a      	b.n	8008294 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800827e:	f7fe f80f 	bl	80062a0 <HAL_GetTick>
 8008282:	4602      	mov	r2, r0
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	1ad3      	subs	r3, r2, r3
 8008288:	2b02      	cmp	r3, #2
 800828a:	d903      	bls.n	8008294 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800828c:	2303      	movs	r3, #3
 800828e:	e15c      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
 8008290:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008294:	4b91      	ldr	r3, [pc, #580]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008298:	f003 0302 	and.w	r3, r3, #2
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1ee      	bne.n	800827e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f003 0304 	and.w	r3, r3, #4
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 80a4 	beq.w	80083f6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80082ae:	4b8b      	ldr	r3, [pc, #556]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80082b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d10d      	bne.n	80082d6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80082ba:	4b88      	ldr	r3, [pc, #544]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	4a87      	ldr	r2, [pc, #540]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80082c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80082c6:	4b85      	ldr	r3, [pc, #532]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80082c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ce:	60bb      	str	r3, [r7, #8]
 80082d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80082d2:	2301      	movs	r3, #1
 80082d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082d6:	4b82      	ldr	r3, [pc, #520]	@ (80084e0 <HAL_RCC_OscConfig+0x4d0>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d118      	bne.n	8008314 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80082e2:	4b7f      	ldr	r3, [pc, #508]	@ (80084e0 <HAL_RCC_OscConfig+0x4d0>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a7e      	ldr	r2, [pc, #504]	@ (80084e0 <HAL_RCC_OscConfig+0x4d0>)
 80082e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80082ee:	f7fd ffd7 	bl	80062a0 <HAL_GetTick>
 80082f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082f4:	e008      	b.n	8008308 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082f6:	f7fd ffd3 	bl	80062a0 <HAL_GetTick>
 80082fa:	4602      	mov	r2, r0
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	1ad3      	subs	r3, r2, r3
 8008300:	2b64      	cmp	r3, #100	@ 0x64
 8008302:	d901      	bls.n	8008308 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008304:	2303      	movs	r3, #3
 8008306:	e120      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008308:	4b75      	ldr	r3, [pc, #468]	@ (80084e0 <HAL_RCC_OscConfig+0x4d0>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0f0      	beq.n	80082f6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d106      	bne.n	800832a <HAL_RCC_OscConfig+0x31a>
 800831c:	4b6f      	ldr	r3, [pc, #444]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800831e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008320:	4a6e      	ldr	r2, [pc, #440]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008322:	f043 0301 	orr.w	r3, r3, #1
 8008326:	6713      	str	r3, [r2, #112]	@ 0x70
 8008328:	e02d      	b.n	8008386 <HAL_RCC_OscConfig+0x376>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d10c      	bne.n	800834c <HAL_RCC_OscConfig+0x33c>
 8008332:	4b6a      	ldr	r3, [pc, #424]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008336:	4a69      	ldr	r2, [pc, #420]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008338:	f023 0301 	bic.w	r3, r3, #1
 800833c:	6713      	str	r3, [r2, #112]	@ 0x70
 800833e:	4b67      	ldr	r3, [pc, #412]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008342:	4a66      	ldr	r2, [pc, #408]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008344:	f023 0304 	bic.w	r3, r3, #4
 8008348:	6713      	str	r3, [r2, #112]	@ 0x70
 800834a:	e01c      	b.n	8008386 <HAL_RCC_OscConfig+0x376>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	2b05      	cmp	r3, #5
 8008352:	d10c      	bne.n	800836e <HAL_RCC_OscConfig+0x35e>
 8008354:	4b61      	ldr	r3, [pc, #388]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008358:	4a60      	ldr	r2, [pc, #384]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800835a:	f043 0304 	orr.w	r3, r3, #4
 800835e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008360:	4b5e      	ldr	r3, [pc, #376]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008364:	4a5d      	ldr	r2, [pc, #372]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008366:	f043 0301 	orr.w	r3, r3, #1
 800836a:	6713      	str	r3, [r2, #112]	@ 0x70
 800836c:	e00b      	b.n	8008386 <HAL_RCC_OscConfig+0x376>
 800836e:	4b5b      	ldr	r3, [pc, #364]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008372:	4a5a      	ldr	r2, [pc, #360]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008374:	f023 0301 	bic.w	r3, r3, #1
 8008378:	6713      	str	r3, [r2, #112]	@ 0x70
 800837a:	4b58      	ldr	r3, [pc, #352]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800837c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800837e:	4a57      	ldr	r2, [pc, #348]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008380:	f023 0304 	bic.w	r3, r3, #4
 8008384:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d015      	beq.n	80083ba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800838e:	f7fd ff87 	bl	80062a0 <HAL_GetTick>
 8008392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008394:	e00a      	b.n	80083ac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008396:	f7fd ff83 	bl	80062a0 <HAL_GetTick>
 800839a:	4602      	mov	r2, r0
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	1ad3      	subs	r3, r2, r3
 80083a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d901      	bls.n	80083ac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80083a8:	2303      	movs	r3, #3
 80083aa:	e0ce      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80083ac:	4b4b      	ldr	r3, [pc, #300]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80083ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083b0:	f003 0302 	and.w	r3, r3, #2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d0ee      	beq.n	8008396 <HAL_RCC_OscConfig+0x386>
 80083b8:	e014      	b.n	80083e4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083ba:	f7fd ff71 	bl	80062a0 <HAL_GetTick>
 80083be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083c0:	e00a      	b.n	80083d8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083c2:	f7fd ff6d 	bl	80062a0 <HAL_GetTick>
 80083c6:	4602      	mov	r2, r0
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d901      	bls.n	80083d8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80083d4:	2303      	movs	r3, #3
 80083d6:	e0b8      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80083d8:	4b40      	ldr	r3, [pc, #256]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80083da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083dc:	f003 0302 	and.w	r3, r3, #2
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d1ee      	bne.n	80083c2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80083e4:	7dfb      	ldrb	r3, [r7, #23]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d105      	bne.n	80083f6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80083ea:	4b3c      	ldr	r3, [pc, #240]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80083ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ee:	4a3b      	ldr	r2, [pc, #236]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80083f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083f4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	f000 80a4 	beq.w	8008548 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008400:	4b36      	ldr	r3, [pc, #216]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f003 030c 	and.w	r3, r3, #12
 8008408:	2b08      	cmp	r3, #8
 800840a:	d06b      	beq.n	80084e4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	699b      	ldr	r3, [r3, #24]
 8008410:	2b02      	cmp	r3, #2
 8008412:	d149      	bne.n	80084a8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008414:	4b31      	ldr	r3, [pc, #196]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a30      	ldr	r2, [pc, #192]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800841a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800841e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008420:	f7fd ff3e 	bl	80062a0 <HAL_GetTick>
 8008424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008426:	e008      	b.n	800843a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008428:	f7fd ff3a 	bl	80062a0 <HAL_GetTick>
 800842c:	4602      	mov	r2, r0
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	2b02      	cmp	r3, #2
 8008434:	d901      	bls.n	800843a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e087      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800843a:	4b28      	ldr	r3, [pc, #160]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1f0      	bne.n	8008428 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	69da      	ldr	r2, [r3, #28]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6a1b      	ldr	r3, [r3, #32]
 800844e:	431a      	orrs	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008454:	019b      	lsls	r3, r3, #6
 8008456:	431a      	orrs	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800845c:	085b      	lsrs	r3, r3, #1
 800845e:	3b01      	subs	r3, #1
 8008460:	041b      	lsls	r3, r3, #16
 8008462:	431a      	orrs	r2, r3
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008468:	061b      	lsls	r3, r3, #24
 800846a:	4313      	orrs	r3, r2
 800846c:	4a1b      	ldr	r2, [pc, #108]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800846e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008472:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008474:	4b19      	ldr	r3, [pc, #100]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a18      	ldr	r2, [pc, #96]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800847a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800847e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008480:	f7fd ff0e 	bl	80062a0 <HAL_GetTick>
 8008484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008486:	e008      	b.n	800849a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008488:	f7fd ff0a 	bl	80062a0 <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	2b02      	cmp	r3, #2
 8008494:	d901      	bls.n	800849a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e057      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800849a:	4b10      	ldr	r3, [pc, #64]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d0f0      	beq.n	8008488 <HAL_RCC_OscConfig+0x478>
 80084a6:	e04f      	b.n	8008548 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084a8:	4b0c      	ldr	r3, [pc, #48]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a0b      	ldr	r2, [pc, #44]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80084ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80084b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084b4:	f7fd fef4 	bl	80062a0 <HAL_GetTick>
 80084b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ba:	e008      	b.n	80084ce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084bc:	f7fd fef0 	bl	80062a0 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	2b02      	cmp	r3, #2
 80084c8:	d901      	bls.n	80084ce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e03d      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084ce:	4b03      	ldr	r3, [pc, #12]	@ (80084dc <HAL_RCC_OscConfig+0x4cc>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1f0      	bne.n	80084bc <HAL_RCC_OscConfig+0x4ac>
 80084da:	e035      	b.n	8008548 <HAL_RCC_OscConfig+0x538>
 80084dc:	40023800 	.word	0x40023800
 80084e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80084e4:	4b1b      	ldr	r3, [pc, #108]	@ (8008554 <HAL_RCC_OscConfig+0x544>)
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	699b      	ldr	r3, [r3, #24]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d028      	beq.n	8008544 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d121      	bne.n	8008544 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800850a:	429a      	cmp	r2, r3
 800850c:	d11a      	bne.n	8008544 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008514:	4013      	ands	r3, r2
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800851a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800851c:	4293      	cmp	r3, r2
 800851e:	d111      	bne.n	8008544 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800852a:	085b      	lsrs	r3, r3, #1
 800852c:	3b01      	subs	r3, #1
 800852e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008530:	429a      	cmp	r2, r3
 8008532:	d107      	bne.n	8008544 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800853e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008540:	429a      	cmp	r2, r3
 8008542:	d001      	beq.n	8008548 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008544:	2301      	movs	r3, #1
 8008546:	e000      	b.n	800854a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3718      	adds	r7, #24
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	40023800 	.word	0x40023800

08008558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008562:	2300      	movs	r3, #0
 8008564:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e0d0      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008570:	4b6a      	ldr	r3, [pc, #424]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 030f 	and.w	r3, r3, #15
 8008578:	683a      	ldr	r2, [r7, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d910      	bls.n	80085a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800857e:	4b67      	ldr	r3, [pc, #412]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f023 020f 	bic.w	r2, r3, #15
 8008586:	4965      	ldr	r1, [pc, #404]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	4313      	orrs	r3, r2
 800858c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800858e:	4b63      	ldr	r3, [pc, #396]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 030f 	and.w	r3, r3, #15
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	429a      	cmp	r2, r3
 800859a:	d001      	beq.n	80085a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e0b8      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f003 0302 	and.w	r3, r3, #2
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d020      	beq.n	80085ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f003 0304 	and.w	r3, r3, #4
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d005      	beq.n	80085c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80085b8:	4b59      	ldr	r3, [pc, #356]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	4a58      	ldr	r2, [pc, #352]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80085c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f003 0308 	and.w	r3, r3, #8
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80085d0:	4b53      	ldr	r3, [pc, #332]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	4a52      	ldr	r2, [pc, #328]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80085da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80085dc:	4b50      	ldr	r3, [pc, #320]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	494d      	ldr	r1, [pc, #308]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80085ea:	4313      	orrs	r3, r2
 80085ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d040      	beq.n	800867c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d107      	bne.n	8008612 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008602:	4b47      	ldr	r3, [pc, #284]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d115      	bne.n	800863a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e07f      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d107      	bne.n	800862a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800861a:	4b41      	ldr	r3, [pc, #260]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d109      	bne.n	800863a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008626:	2301      	movs	r3, #1
 8008628:	e073      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800862a:	4b3d      	ldr	r3, [pc, #244]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 0302 	and.w	r3, r3, #2
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e06b      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800863a:	4b39      	ldr	r3, [pc, #228]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	f023 0203 	bic.w	r2, r3, #3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	4936      	ldr	r1, [pc, #216]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 8008648:	4313      	orrs	r3, r2
 800864a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800864c:	f7fd fe28 	bl	80062a0 <HAL_GetTick>
 8008650:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008652:	e00a      	b.n	800866a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008654:	f7fd fe24 	bl	80062a0 <HAL_GetTick>
 8008658:	4602      	mov	r2, r0
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	1ad3      	subs	r3, r2, r3
 800865e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008662:	4293      	cmp	r3, r2
 8008664:	d901      	bls.n	800866a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e053      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800866a:	4b2d      	ldr	r3, [pc, #180]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	f003 020c 	and.w	r2, r3, #12
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	429a      	cmp	r2, r3
 800867a:	d1eb      	bne.n	8008654 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800867c:	4b27      	ldr	r3, [pc, #156]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f003 030f 	and.w	r3, r3, #15
 8008684:	683a      	ldr	r2, [r7, #0]
 8008686:	429a      	cmp	r2, r3
 8008688:	d210      	bcs.n	80086ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800868a:	4b24      	ldr	r3, [pc, #144]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f023 020f 	bic.w	r2, r3, #15
 8008692:	4922      	ldr	r1, [pc, #136]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	4313      	orrs	r3, r2
 8008698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800869a:	4b20      	ldr	r3, [pc, #128]	@ (800871c <HAL_RCC_ClockConfig+0x1c4>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f003 030f 	and.w	r3, r3, #15
 80086a2:	683a      	ldr	r2, [r7, #0]
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d001      	beq.n	80086ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e032      	b.n	8008712 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d008      	beq.n	80086ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80086b8:	4b19      	ldr	r3, [pc, #100]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	4916      	ldr	r1, [pc, #88]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80086c6:	4313      	orrs	r3, r2
 80086c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 0308 	and.w	r3, r3, #8
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d009      	beq.n	80086ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80086d6:	4b12      	ldr	r3, [pc, #72]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	00db      	lsls	r3, r3, #3
 80086e4:	490e      	ldr	r1, [pc, #56]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80086e6:	4313      	orrs	r3, r2
 80086e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80086ea:	f000 f821 	bl	8008730 <HAL_RCC_GetSysClockFreq>
 80086ee:	4602      	mov	r2, r0
 80086f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008720 <HAL_RCC_ClockConfig+0x1c8>)
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	091b      	lsrs	r3, r3, #4
 80086f6:	f003 030f 	and.w	r3, r3, #15
 80086fa:	490a      	ldr	r1, [pc, #40]	@ (8008724 <HAL_RCC_ClockConfig+0x1cc>)
 80086fc:	5ccb      	ldrb	r3, [r1, r3]
 80086fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008702:	4a09      	ldr	r2, [pc, #36]	@ (8008728 <HAL_RCC_ClockConfig+0x1d0>)
 8008704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008706:	4b09      	ldr	r3, [pc, #36]	@ (800872c <HAL_RCC_ClockConfig+0x1d4>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4618      	mov	r0, r3
 800870c:	f7fd fd84 	bl	8006218 <HAL_InitTick>

  return HAL_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	3710      	adds	r7, #16
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	40023c00 	.word	0x40023c00
 8008720:	40023800 	.word	0x40023800
 8008724:	0800eda8 	.word	0x0800eda8
 8008728:	2000003c 	.word	0x2000003c
 800872c:	20000040 	.word	0x20000040

08008730 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008730:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008734:	b094      	sub	sp, #80	@ 0x50
 8008736:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008738:	2300      	movs	r3, #0
 800873a:	647b      	str	r3, [r7, #68]	@ 0x44
 800873c:	2300      	movs	r3, #0
 800873e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008740:	2300      	movs	r3, #0
 8008742:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8008744:	2300      	movs	r3, #0
 8008746:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008748:	4b79      	ldr	r3, [pc, #484]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	f003 030c 	and.w	r3, r3, #12
 8008750:	2b08      	cmp	r3, #8
 8008752:	d00d      	beq.n	8008770 <HAL_RCC_GetSysClockFreq+0x40>
 8008754:	2b08      	cmp	r3, #8
 8008756:	f200 80e1 	bhi.w	800891c <HAL_RCC_GetSysClockFreq+0x1ec>
 800875a:	2b00      	cmp	r3, #0
 800875c:	d002      	beq.n	8008764 <HAL_RCC_GetSysClockFreq+0x34>
 800875e:	2b04      	cmp	r3, #4
 8008760:	d003      	beq.n	800876a <HAL_RCC_GetSysClockFreq+0x3a>
 8008762:	e0db      	b.n	800891c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008764:	4b73      	ldr	r3, [pc, #460]	@ (8008934 <HAL_RCC_GetSysClockFreq+0x204>)
 8008766:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008768:	e0db      	b.n	8008922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800876a:	4b72      	ldr	r3, [pc, #456]	@ (8008934 <HAL_RCC_GetSysClockFreq+0x204>)
 800876c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800876e:	e0d8      	b.n	8008922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008770:	4b6f      	ldr	r3, [pc, #444]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008778:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800877a:	4b6d      	ldr	r3, [pc, #436]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d063      	beq.n	800884e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008786:	4b6a      	ldr	r3, [pc, #424]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	099b      	lsrs	r3, r3, #6
 800878c:	2200      	movs	r2, #0
 800878e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008790:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008798:	633b      	str	r3, [r7, #48]	@ 0x30
 800879a:	2300      	movs	r3, #0
 800879c:	637b      	str	r3, [r7, #52]	@ 0x34
 800879e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80087a2:	4622      	mov	r2, r4
 80087a4:	462b      	mov	r3, r5
 80087a6:	f04f 0000 	mov.w	r0, #0
 80087aa:	f04f 0100 	mov.w	r1, #0
 80087ae:	0159      	lsls	r1, r3, #5
 80087b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087b4:	0150      	lsls	r0, r2, #5
 80087b6:	4602      	mov	r2, r0
 80087b8:	460b      	mov	r3, r1
 80087ba:	4621      	mov	r1, r4
 80087bc:	1a51      	subs	r1, r2, r1
 80087be:	6139      	str	r1, [r7, #16]
 80087c0:	4629      	mov	r1, r5
 80087c2:	eb63 0301 	sbc.w	r3, r3, r1
 80087c6:	617b      	str	r3, [r7, #20]
 80087c8:	f04f 0200 	mov.w	r2, #0
 80087cc:	f04f 0300 	mov.w	r3, #0
 80087d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80087d4:	4659      	mov	r1, fp
 80087d6:	018b      	lsls	r3, r1, #6
 80087d8:	4651      	mov	r1, sl
 80087da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087de:	4651      	mov	r1, sl
 80087e0:	018a      	lsls	r2, r1, #6
 80087e2:	4651      	mov	r1, sl
 80087e4:	ebb2 0801 	subs.w	r8, r2, r1
 80087e8:	4659      	mov	r1, fp
 80087ea:	eb63 0901 	sbc.w	r9, r3, r1
 80087ee:	f04f 0200 	mov.w	r2, #0
 80087f2:	f04f 0300 	mov.w	r3, #0
 80087f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80087fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80087fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008802:	4690      	mov	r8, r2
 8008804:	4699      	mov	r9, r3
 8008806:	4623      	mov	r3, r4
 8008808:	eb18 0303 	adds.w	r3, r8, r3
 800880c:	60bb      	str	r3, [r7, #8]
 800880e:	462b      	mov	r3, r5
 8008810:	eb49 0303 	adc.w	r3, r9, r3
 8008814:	60fb      	str	r3, [r7, #12]
 8008816:	f04f 0200 	mov.w	r2, #0
 800881a:	f04f 0300 	mov.w	r3, #0
 800881e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008822:	4629      	mov	r1, r5
 8008824:	028b      	lsls	r3, r1, #10
 8008826:	4621      	mov	r1, r4
 8008828:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800882c:	4621      	mov	r1, r4
 800882e:	028a      	lsls	r2, r1, #10
 8008830:	4610      	mov	r0, r2
 8008832:	4619      	mov	r1, r3
 8008834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008836:	2200      	movs	r2, #0
 8008838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800883a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800883c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008840:	f7f8 fa1a 	bl	8000c78 <__aeabi_uldivmod>
 8008844:	4602      	mov	r2, r0
 8008846:	460b      	mov	r3, r1
 8008848:	4613      	mov	r3, r2
 800884a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800884c:	e058      	b.n	8008900 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800884e:	4b38      	ldr	r3, [pc, #224]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	099b      	lsrs	r3, r3, #6
 8008854:	2200      	movs	r2, #0
 8008856:	4618      	mov	r0, r3
 8008858:	4611      	mov	r1, r2
 800885a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800885e:	623b      	str	r3, [r7, #32]
 8008860:	2300      	movs	r3, #0
 8008862:	627b      	str	r3, [r7, #36]	@ 0x24
 8008864:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008868:	4642      	mov	r2, r8
 800886a:	464b      	mov	r3, r9
 800886c:	f04f 0000 	mov.w	r0, #0
 8008870:	f04f 0100 	mov.w	r1, #0
 8008874:	0159      	lsls	r1, r3, #5
 8008876:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800887a:	0150      	lsls	r0, r2, #5
 800887c:	4602      	mov	r2, r0
 800887e:	460b      	mov	r3, r1
 8008880:	4641      	mov	r1, r8
 8008882:	ebb2 0a01 	subs.w	sl, r2, r1
 8008886:	4649      	mov	r1, r9
 8008888:	eb63 0b01 	sbc.w	fp, r3, r1
 800888c:	f04f 0200 	mov.w	r2, #0
 8008890:	f04f 0300 	mov.w	r3, #0
 8008894:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008898:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800889c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80088a0:	ebb2 040a 	subs.w	r4, r2, sl
 80088a4:	eb63 050b 	sbc.w	r5, r3, fp
 80088a8:	f04f 0200 	mov.w	r2, #0
 80088ac:	f04f 0300 	mov.w	r3, #0
 80088b0:	00eb      	lsls	r3, r5, #3
 80088b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088b6:	00e2      	lsls	r2, r4, #3
 80088b8:	4614      	mov	r4, r2
 80088ba:	461d      	mov	r5, r3
 80088bc:	4643      	mov	r3, r8
 80088be:	18e3      	adds	r3, r4, r3
 80088c0:	603b      	str	r3, [r7, #0]
 80088c2:	464b      	mov	r3, r9
 80088c4:	eb45 0303 	adc.w	r3, r5, r3
 80088c8:	607b      	str	r3, [r7, #4]
 80088ca:	f04f 0200 	mov.w	r2, #0
 80088ce:	f04f 0300 	mov.w	r3, #0
 80088d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80088d6:	4629      	mov	r1, r5
 80088d8:	028b      	lsls	r3, r1, #10
 80088da:	4621      	mov	r1, r4
 80088dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80088e0:	4621      	mov	r1, r4
 80088e2:	028a      	lsls	r2, r1, #10
 80088e4:	4610      	mov	r0, r2
 80088e6:	4619      	mov	r1, r3
 80088e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088ea:	2200      	movs	r2, #0
 80088ec:	61bb      	str	r3, [r7, #24]
 80088ee:	61fa      	str	r2, [r7, #28]
 80088f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088f4:	f7f8 f9c0 	bl	8000c78 <__aeabi_uldivmod>
 80088f8:	4602      	mov	r2, r0
 80088fa:	460b      	mov	r3, r1
 80088fc:	4613      	mov	r3, r2
 80088fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008900:	4b0b      	ldr	r3, [pc, #44]	@ (8008930 <HAL_RCC_GetSysClockFreq+0x200>)
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	0c1b      	lsrs	r3, r3, #16
 8008906:	f003 0303 	and.w	r3, r3, #3
 800890a:	3301      	adds	r3, #1
 800890c:	005b      	lsls	r3, r3, #1
 800890e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008910:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008914:	fbb2 f3f3 	udiv	r3, r2, r3
 8008918:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800891a:	e002      	b.n	8008922 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800891c:	4b05      	ldr	r3, [pc, #20]	@ (8008934 <HAL_RCC_GetSysClockFreq+0x204>)
 800891e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008924:	4618      	mov	r0, r3
 8008926:	3750      	adds	r7, #80	@ 0x50
 8008928:	46bd      	mov	sp, r7
 800892a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800892e:	bf00      	nop
 8008930:	40023800 	.word	0x40023800
 8008934:	00f42400 	.word	0x00f42400

08008938 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008938:	b480      	push	{r7}
 800893a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800893c:	4b03      	ldr	r3, [pc, #12]	@ (800894c <HAL_RCC_GetHCLKFreq+0x14>)
 800893e:	681b      	ldr	r3, [r3, #0]
}
 8008940:	4618      	mov	r0, r3
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	2000003c 	.word	0x2000003c

08008950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008954:	f7ff fff0 	bl	8008938 <HAL_RCC_GetHCLKFreq>
 8008958:	4602      	mov	r2, r0
 800895a:	4b05      	ldr	r3, [pc, #20]	@ (8008970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	0a9b      	lsrs	r3, r3, #10
 8008960:	f003 0307 	and.w	r3, r3, #7
 8008964:	4903      	ldr	r1, [pc, #12]	@ (8008974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008966:	5ccb      	ldrb	r3, [r1, r3]
 8008968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800896c:	4618      	mov	r0, r3
 800896e:	bd80      	pop	{r7, pc}
 8008970:	40023800 	.word	0x40023800
 8008974:	0800edb8 	.word	0x0800edb8

08008978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800897c:	f7ff ffdc 	bl	8008938 <HAL_RCC_GetHCLKFreq>
 8008980:	4602      	mov	r2, r0
 8008982:	4b05      	ldr	r3, [pc, #20]	@ (8008998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	0b5b      	lsrs	r3, r3, #13
 8008988:	f003 0307 	and.w	r3, r3, #7
 800898c:	4903      	ldr	r1, [pc, #12]	@ (800899c <HAL_RCC_GetPCLK2Freq+0x24>)
 800898e:	5ccb      	ldrb	r3, [r1, r3]
 8008990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008994:	4618      	mov	r0, r3
 8008996:	bd80      	pop	{r7, pc}
 8008998:	40023800 	.word	0x40023800
 800899c:	0800edb8 	.word	0x0800edb8

080089a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b088      	sub	sp, #32
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80089a8:	2300      	movs	r3, #0
 80089aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80089ac:	2300      	movs	r3, #0
 80089ae:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80089b0:	2300      	movs	r3, #0
 80089b2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f003 0301 	and.w	r3, r3, #1
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d012      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80089c4:	4b65      	ldr	r3, [pc, #404]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	4a64      	ldr	r2, [pc, #400]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80089ca:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80089ce:	6093      	str	r3, [r2, #8]
 80089d0:	4b62      	ldr	r3, [pc, #392]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80089d2:	689a      	ldr	r2, [r3, #8]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d8:	4960      	ldr	r1, [pc, #384]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d101      	bne.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80089e6:	2301      	movs	r3, #1
 80089e8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d017      	beq.n	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80089f6:	4b59      	ldr	r3, [pc, #356]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80089f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089fc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a04:	4955      	ldr	r1, [pc, #340]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a14:	d101      	bne.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8008a16:	2301      	movs	r3, #1
 8008a18:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d101      	bne.n	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8008a22:	2301      	movs	r3, #1
 8008a24:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d017      	beq.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008a32:	4b4a      	ldr	r3, [pc, #296]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a38:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a40:	4946      	ldr	r1, [pc, #280]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a42:	4313      	orrs	r3, r2
 8008a44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008a50:	d101      	bne.n	8008a56 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8008a52:	2301      	movs	r3, #1
 8008a54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d101      	bne.n	8008a62 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 808b 	beq.w	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008a70:	4b3a      	ldr	r3, [pc, #232]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a74:	4a39      	ldr	r2, [pc, #228]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a7c:	4b37      	ldr	r3, [pc, #220]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a84:	60fb      	str	r3, [r7, #12]
 8008a86:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008a88:	4b35      	ldr	r3, [pc, #212]	@ (8008b60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a34      	ldr	r2, [pc, #208]	@ (8008b60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a94:	f7fd fc04 	bl	80062a0 <HAL_GetTick>
 8008a98:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008a9a:	e008      	b.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a9c:	f7fd fc00 	bl	80062a0 <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	2b64      	cmp	r3, #100	@ 0x64
 8008aa8:	d901      	bls.n	8008aae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e2bc      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008aae:	4b2c      	ldr	r3, [pc, #176]	@ (8008b60 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0f0      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008aba:	4b28      	ldr	r3, [pc, #160]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ac2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d035      	beq.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ace:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d02e      	beq.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ad8:	4b20      	ldr	r3, [pc, #128]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008adc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ae0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008ae8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008aec:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008aee:	4b1b      	ldr	r3, [pc, #108]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008af2:	4a1a      	ldr	r2, [pc, #104]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008af4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008af8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008afa:	4a18      	ldr	r2, [pc, #96]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008b00:	4b16      	ldr	r3, [pc, #88]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d114      	bne.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b0c:	f7fd fbc8 	bl	80062a0 <HAL_GetTick>
 8008b10:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b12:	e00a      	b.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008b14:	f7fd fbc4 	bl	80062a0 <HAL_GetTick>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	1ad3      	subs	r3, r2, r3
 8008b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d901      	bls.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e27e      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b2e:	f003 0302 	and.w	r3, r3, #2
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0ee      	beq.n	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b42:	d111      	bne.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8008b44:	4b05      	ldr	r3, [pc, #20]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8008b50:	4b04      	ldr	r3, [pc, #16]	@ (8008b64 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008b52:	400b      	ands	r3, r1
 8008b54:	4901      	ldr	r1, [pc, #4]	@ (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008b56:	4313      	orrs	r3, r2
 8008b58:	608b      	str	r3, [r1, #8]
 8008b5a:	e00b      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8008b5c:	40023800 	.word	0x40023800
 8008b60:	40007000 	.word	0x40007000
 8008b64:	0ffffcff 	.word	0x0ffffcff
 8008b68:	4ba4      	ldr	r3, [pc, #656]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	4aa3      	ldr	r2, [pc, #652]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b6e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008b72:	6093      	str	r3, [r2, #8]
 8008b74:	4ba1      	ldr	r3, [pc, #644]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b80:	499e      	ldr	r1, [pc, #632]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b82:	4313      	orrs	r3, r2
 8008b84:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 0310 	and.w	r3, r3, #16
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d010      	beq.n	8008bb4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b92:	4b9a      	ldr	r3, [pc, #616]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b98:	4a98      	ldr	r2, [pc, #608]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008b9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b9e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008ba2:	4b96      	ldr	r3, [pc, #600]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008ba4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bac:	4993      	ldr	r1, [pc, #588]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d00a      	beq.n	8008bd6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008bc0:	4b8e      	ldr	r3, [pc, #568]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bc6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bce:	498b      	ldr	r1, [pc, #556]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d00a      	beq.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008be2:	4b86      	ldr	r3, [pc, #536]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008be4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bf0:	4982      	ldr	r1, [pc, #520]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d00a      	beq.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008c04:	4b7d      	ldr	r3, [pc, #500]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c12:	497a      	ldr	r1, [pc, #488]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c14:	4313      	orrs	r3, r2
 8008c16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00a      	beq.n	8008c3c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008c26:	4b75      	ldr	r3, [pc, #468]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c2c:	f023 0203 	bic.w	r2, r3, #3
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c34:	4971      	ldr	r1, [pc, #452]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c36:	4313      	orrs	r3, r2
 8008c38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d00a      	beq.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008c48:	4b6c      	ldr	r3, [pc, #432]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c4e:	f023 020c 	bic.w	r2, r3, #12
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c56:	4969      	ldr	r1, [pc, #420]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00a      	beq.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c6a:	4b64      	ldr	r3, [pc, #400]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c78:	4960      	ldr	r1, [pc, #384]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00a      	beq.n	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008c8c:	4b5b      	ldr	r3, [pc, #364]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c9a:	4958      	ldr	r1, [pc, #352]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00a      	beq.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008cae:	4b53      	ldr	r3, [pc, #332]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cbc:	494f      	ldr	r1, [pc, #316]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00a      	beq.n	8008ce6 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008cd0:	4b4a      	ldr	r3, [pc, #296]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cde:	4947      	ldr	r1, [pc, #284]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d00a      	beq.n	8008d08 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008cf2:	4b42      	ldr	r3, [pc, #264]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cf8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d00:	493e      	ldr	r1, [pc, #248]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d02:	4313      	orrs	r3, r2
 8008d04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d00a      	beq.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008d14:	4b39      	ldr	r3, [pc, #228]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d1a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d22:	4936      	ldr	r1, [pc, #216]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d24:	4313      	orrs	r3, r2
 8008d26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d011      	beq.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008d36:	4b31      	ldr	r3, [pc, #196]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d3c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d44:	492d      	ldr	r1, [pc, #180]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d46:	4313      	orrs	r3, r2
 8008d48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d54:	d101      	bne.n	8008d5a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8008d56:	2301      	movs	r3, #1
 8008d58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00a      	beq.n	8008d7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008d66:	4b25      	ldr	r3, [pc, #148]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d74:	4921      	ldr	r1, [pc, #132]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d76:	4313      	orrs	r3, r2
 8008d78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00a      	beq.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008d88:	4b1c      	ldr	r3, [pc, #112]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d8e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d96:	4919      	ldr	r1, [pc, #100]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d00a      	beq.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8008daa:	4b14      	ldr	r3, [pc, #80]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008db0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008db8:	4910      	ldr	r1, [pc, #64]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d006      	beq.n	8008dd4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	f000 809d 	beq.w	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008dd4:	4b09      	ldr	r3, [pc, #36]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a08      	ldr	r2, [pc, #32]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8008dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008de0:	f7fd fa5e 	bl	80062a0 <HAL_GetTick>
 8008de4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008de6:	e00b      	b.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008de8:	f7fd fa5a 	bl	80062a0 <HAL_GetTick>
 8008dec:	4602      	mov	r2, r0
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	2b64      	cmp	r3, #100	@ 0x64
 8008df4:	d904      	bls.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e116      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8008dfa:	bf00      	nop
 8008dfc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008e00:	4b8b      	ldr	r3, [pc, #556]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d1ed      	bne.n	8008de8 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d017      	beq.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d113      	bne.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008e20:	4b83      	ldr	r3, [pc, #524]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e26:	0e1b      	lsrs	r3, r3, #24
 8008e28:	f003 030f 	and.w	r3, r3, #15
 8008e2c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	019a      	lsls	r2, r3, #6
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	061b      	lsls	r3, r3, #24
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	071b      	lsls	r3, r3, #28
 8008e40:	497b      	ldr	r1, [pc, #492]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e42:	4313      	orrs	r3, r2
 8008e44:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d004      	beq.n	8008e5e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e5c:	d00a      	beq.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d024      	beq.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e72:	d11f      	bne.n	8008eb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008e74:	4b6e      	ldr	r3, [pc, #440]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e7a:	0f1b      	lsrs	r3, r3, #28
 8008e7c:	f003 0307 	and.w	r3, r3, #7
 8008e80:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	019a      	lsls	r2, r3, #6
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	68db      	ldr	r3, [r3, #12]
 8008e8c:	061b      	lsls	r3, r3, #24
 8008e8e:	431a      	orrs	r2, r3
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	071b      	lsls	r3, r3, #28
 8008e94:	4966      	ldr	r1, [pc, #408]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e96:	4313      	orrs	r3, r2
 8008e98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008e9c:	4b64      	ldr	r3, [pc, #400]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008e9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ea2:	f023 021f 	bic.w	r2, r3, #31
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69db      	ldr	r3, [r3, #28]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	4960      	ldr	r1, [pc, #384]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d00d      	beq.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	019a      	lsls	r2, r3, #6
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	061b      	lsls	r3, r3, #24
 8008ecc:	431a      	orrs	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	071b      	lsls	r3, r3, #28
 8008ed4:	4956      	ldr	r1, [pc, #344]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008edc:	4b54      	ldr	r3, [pc, #336]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a53      	ldr	r2, [pc, #332]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ee2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008ee6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ee8:	f7fd f9da 	bl	80062a0 <HAL_GetTick>
 8008eec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008eee:	e008      	b.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008ef0:	f7fd f9d6 	bl	80062a0 <HAL_GetTick>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	1ad3      	subs	r3, r2, r3
 8008efa:	2b64      	cmp	r3, #100	@ 0x64
 8008efc:	d901      	bls.n	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e092      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f02:	4b4b      	ldr	r3, [pc, #300]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d0f0      	beq.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	f040 8088 	bne.w	8009026 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008f16:	4b46      	ldr	r3, [pc, #280]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a45      	ldr	r2, [pc, #276]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f22:	f7fd f9bd 	bl	80062a0 <HAL_GetTick>
 8008f26:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008f28:	e008      	b.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008f2a:	f7fd f9b9 	bl	80062a0 <HAL_GetTick>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	1ad3      	subs	r3, r2, r3
 8008f34:	2b64      	cmp	r3, #100	@ 0x64
 8008f36:	d901      	bls.n	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e075      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008f3c:	4b3c      	ldr	r3, [pc, #240]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f48:	d0ef      	beq.n	8008f2a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d003      	beq.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d009      	beq.n	8008f72 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d024      	beq.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d120      	bne.n	8008fb4 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008f72:	4b2f      	ldr	r3, [pc, #188]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f78:	0c1b      	lsrs	r3, r3, #16
 8008f7a:	f003 0303 	and.w	r3, r3, #3
 8008f7e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	691b      	ldr	r3, [r3, #16]
 8008f84:	019a      	lsls	r2, r3, #6
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	041b      	lsls	r3, r3, #16
 8008f8a:	431a      	orrs	r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	695b      	ldr	r3, [r3, #20]
 8008f90:	061b      	lsls	r3, r3, #24
 8008f92:	4927      	ldr	r1, [pc, #156]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f94:	4313      	orrs	r3, r2
 8008f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008f9a:	4b25      	ldr	r3, [pc, #148]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fa0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a1b      	ldr	r3, [r3, #32]
 8008fa8:	3b01      	subs	r3, #1
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	4920      	ldr	r1, [pc, #128]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d018      	beq.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fc8:	d113      	bne.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008fca:	4b19      	ldr	r3, [pc, #100]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fd0:	0e1b      	lsrs	r3, r3, #24
 8008fd2:	f003 030f 	and.w	r3, r3, #15
 8008fd6:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	691b      	ldr	r3, [r3, #16]
 8008fdc:	019a      	lsls	r2, r3, #6
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	041b      	lsls	r3, r3, #16
 8008fe4:	431a      	orrs	r2, r3
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	061b      	lsls	r3, r3, #24
 8008fea:	4911      	ldr	r1, [pc, #68]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008fec:	4313      	orrs	r3, r2
 8008fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8008ff8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ffc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ffe:	f7fd f94f 	bl	80062a0 <HAL_GetTick>
 8009002:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009004:	e008      	b.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009006:	f7fd f94b 	bl	80062a0 <HAL_GetTick>
 800900a:	4602      	mov	r2, r0
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	1ad3      	subs	r3, r2, r3
 8009010:	2b64      	cmp	r3, #100	@ 0x64
 8009012:	d901      	bls.n	8009018 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009014:	2303      	movs	r3, #3
 8009016:	e007      	b.n	8009028 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009018:	4b05      	ldr	r3, [pc, #20]	@ (8009030 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009024:	d1ef      	bne.n	8009006 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3720      	adds	r7, #32
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}
 8009030:	40023800 	.word	0x40023800

08009034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d101      	bne.n	8009046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e09d      	b.n	8009182 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800904a:	2b00      	cmp	r3, #0
 800904c:	d108      	bne.n	8009060 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009056:	d009      	beq.n	800906c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	61da      	str	r2, [r3, #28]
 800905e:	e005      	b.n	800906c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009078:	b2db      	uxtb	r3, r3
 800907a:	2b00      	cmp	r3, #0
 800907c:	d106      	bne.n	800908c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7fc f902 	bl	8005290 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090ac:	d902      	bls.n	80090b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80090ae:	2300      	movs	r3, #0
 80090b0:	60fb      	str	r3, [r7, #12]
 80090b2:	e002      	b.n	80090ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80090b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80090b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	68db      	ldr	r3, [r3, #12]
 80090be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80090c2:	d007      	beq.n	80090d4 <HAL_SPI_Init+0xa0>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090cc:	d002      	beq.n	80090d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80090e4:	431a      	orrs	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	f003 0302 	and.w	r3, r3, #2
 80090ee:	431a      	orrs	r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	695b      	ldr	r3, [r3, #20]
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	431a      	orrs	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	699b      	ldr	r3, [r3, #24]
 80090fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009102:	431a      	orrs	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	69db      	ldr	r3, [r3, #28]
 8009108:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800910c:	431a      	orrs	r2, r3
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a1b      	ldr	r3, [r3, #32]
 8009112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009116:	ea42 0103 	orr.w	r1, r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	699b      	ldr	r3, [r3, #24]
 800912e:	0c1b      	lsrs	r3, r3, #16
 8009130:	f003 0204 	and.w	r2, r3, #4
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009138:	f003 0310 	and.w	r3, r3, #16
 800913c:	431a      	orrs	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009142:	f003 0308 	and.w	r3, r3, #8
 8009146:	431a      	orrs	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009150:	ea42 0103 	orr.w	r1, r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	430a      	orrs	r2, r1
 8009160:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	69da      	ldr	r2, [r3, #28]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009170:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009180:	2300      	movs	r3, #0
}
 8009182:	4618      	mov	r0, r3
 8009184:	3710      	adds	r7, #16
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b088      	sub	sp, #32
 800918e:	af00      	add	r7, sp, #0
 8009190:	60f8      	str	r0, [r7, #12]
 8009192:	60b9      	str	r1, [r7, #8]
 8009194:	603b      	str	r3, [r7, #0]
 8009196:	4613      	mov	r3, r2
 8009198:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800919a:	f7fd f881 	bl	80062a0 <HAL_GetTick>
 800919e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80091a0:	88fb      	ldrh	r3, [r7, #6]
 80091a2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d001      	beq.n	80091b4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80091b0:	2302      	movs	r3, #2
 80091b2:	e15c      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <HAL_SPI_Transmit+0x36>
 80091ba:	88fb      	ldrh	r3, [r7, #6]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e154      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d101      	bne.n	80091d2 <HAL_SPI_Transmit+0x48>
 80091ce:	2302      	movs	r3, #2
 80091d0:	e14d      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2201      	movs	r2, #1
 80091d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2203      	movs	r2, #3
 80091de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2200      	movs	r2, #0
 80091e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	68ba      	ldr	r2, [r7, #8]
 80091ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	88fa      	ldrh	r2, [r7, #6]
 80091f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	88fa      	ldrh	r2, [r7, #6]
 80091f8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2200      	movs	r2, #0
 80091fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2200      	movs	r2, #0
 8009204:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2200      	movs	r2, #0
 8009214:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2200      	movs	r2, #0
 800921a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009224:	d10f      	bne.n	8009246 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009234:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	681a      	ldr	r2, [r3, #0]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009244:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009250:	2b40      	cmp	r3, #64	@ 0x40
 8009252:	d007      	beq.n	8009264 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009262:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800926c:	d952      	bls.n	8009314 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d002      	beq.n	800927c <HAL_SPI_Transmit+0xf2>
 8009276:	8b7b      	ldrh	r3, [r7, #26]
 8009278:	2b01      	cmp	r3, #1
 800927a:	d145      	bne.n	8009308 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009280:	881a      	ldrh	r2, [r3, #0]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800928c:	1c9a      	adds	r2, r3, #2
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009296:	b29b      	uxth	r3, r3
 8009298:	3b01      	subs	r3, #1
 800929a:	b29a      	uxth	r2, r3
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80092a0:	e032      	b.n	8009308 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f003 0302 	and.w	r3, r3, #2
 80092ac:	2b02      	cmp	r3, #2
 80092ae:	d112      	bne.n	80092d6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b4:	881a      	ldrh	r2, [r3, #0]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c0:	1c9a      	adds	r2, r3, #2
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092ca:	b29b      	uxth	r3, r3
 80092cc:	3b01      	subs	r3, #1
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092d4:	e018      	b.n	8009308 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092d6:	f7fc ffe3 	bl	80062a0 <HAL_GetTick>
 80092da:	4602      	mov	r2, r0
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	1ad3      	subs	r3, r2, r3
 80092e0:	683a      	ldr	r2, [r7, #0]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d803      	bhi.n	80092ee <HAL_SPI_Transmit+0x164>
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ec:	d102      	bne.n	80092f4 <HAL_SPI_Transmit+0x16a>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d109      	bne.n	8009308 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009304:	2303      	movs	r3, #3
 8009306:	e0b2      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800930c:	b29b      	uxth	r3, r3
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1c7      	bne.n	80092a2 <HAL_SPI_Transmit+0x118>
 8009312:	e083      	b.n	800941c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d002      	beq.n	8009322 <HAL_SPI_Transmit+0x198>
 800931c:	8b7b      	ldrh	r3, [r7, #26]
 800931e:	2b01      	cmp	r3, #1
 8009320:	d177      	bne.n	8009412 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	2b01      	cmp	r3, #1
 800932a:	d912      	bls.n	8009352 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009330:	881a      	ldrh	r2, [r3, #0]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800933c:	1c9a      	adds	r2, r3, #2
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009346:	b29b      	uxth	r3, r3
 8009348:	3b02      	subs	r3, #2
 800934a:	b29a      	uxth	r2, r3
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009350:	e05f      	b.n	8009412 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	330c      	adds	r3, #12
 800935c:	7812      	ldrb	r2, [r2, #0]
 800935e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009364:	1c5a      	adds	r2, r3, #1
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800936e:	b29b      	uxth	r3, r3
 8009370:	3b01      	subs	r3, #1
 8009372:	b29a      	uxth	r2, r3
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009378:	e04b      	b.n	8009412 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f003 0302 	and.w	r3, r3, #2
 8009384:	2b02      	cmp	r3, #2
 8009386:	d12b      	bne.n	80093e0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800938c:	b29b      	uxth	r3, r3
 800938e:	2b01      	cmp	r3, #1
 8009390:	d912      	bls.n	80093b8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009396:	881a      	ldrh	r2, [r3, #0]
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a2:	1c9a      	adds	r2, r3, #2
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	3b02      	subs	r3, #2
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80093b6:	e02c      	b.n	8009412 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	330c      	adds	r3, #12
 80093c2:	7812      	ldrb	r2, [r2, #0]
 80093c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ca:	1c5a      	adds	r2, r3, #1
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	3b01      	subs	r3, #1
 80093d8:	b29a      	uxth	r2, r3
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80093de:	e018      	b.n	8009412 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093e0:	f7fc ff5e 	bl	80062a0 <HAL_GetTick>
 80093e4:	4602      	mov	r2, r0
 80093e6:	69fb      	ldr	r3, [r7, #28]
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	683a      	ldr	r2, [r7, #0]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d803      	bhi.n	80093f8 <HAL_SPI_Transmit+0x26e>
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f6:	d102      	bne.n	80093fe <HAL_SPI_Transmit+0x274>
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d109      	bne.n	8009412 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800940e:	2303      	movs	r3, #3
 8009410:	e02d      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009416:	b29b      	uxth	r3, r3
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1ae      	bne.n	800937a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800941c:	69fa      	ldr	r2, [r7, #28]
 800941e:	6839      	ldr	r1, [r7, #0]
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f000 fe3b 	bl	800a09c <SPI_EndRxTxTransaction>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2220      	movs	r2, #32
 8009430:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d10a      	bne.n	8009450 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800943a:	2300      	movs	r3, #0
 800943c:	617b      	str	r3, [r7, #20]
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	617b      	str	r3, [r7, #20]
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	617b      	str	r3, [r7, #20]
 800944e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009464:	2b00      	cmp	r3, #0
 8009466:	d001      	beq.n	800946c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	e000      	b.n	800946e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800946c:	2300      	movs	r3, #0
  }
}
 800946e:	4618      	mov	r0, r3
 8009470:	3720      	adds	r7, #32
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}

08009476 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b088      	sub	sp, #32
 800947a:	af02      	add	r7, sp, #8
 800947c:	60f8      	str	r0, [r7, #12]
 800947e:	60b9      	str	r1, [r7, #8]
 8009480:	603b      	str	r3, [r7, #0]
 8009482:	4613      	mov	r3, r2
 8009484:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800948c:	b2db      	uxtb	r3, r3
 800948e:	2b01      	cmp	r3, #1
 8009490:	d001      	beq.n	8009496 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009492:	2302      	movs	r3, #2
 8009494:	e123      	b.n	80096de <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d002      	beq.n	80094a2 <HAL_SPI_Receive+0x2c>
 800949c:	88fb      	ldrh	r3, [r7, #6]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d101      	bne.n	80094a6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	e11b      	b.n	80096de <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094ae:	d112      	bne.n	80094d6 <HAL_SPI_Receive+0x60>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10e      	bne.n	80094d6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	2204      	movs	r2, #4
 80094bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80094c0:	88fa      	ldrh	r2, [r7, #6]
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	9300      	str	r3, [sp, #0]
 80094c6:	4613      	mov	r3, r2
 80094c8:	68ba      	ldr	r2, [r7, #8]
 80094ca:	68b9      	ldr	r1, [r7, #8]
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 f90a 	bl	80096e6 <HAL_SPI_TransmitReceive>
 80094d2:	4603      	mov	r3, r0
 80094d4:	e103      	b.n	80096de <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094d6:	f7fc fee3 	bl	80062a0 <HAL_GetTick>
 80094da:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d101      	bne.n	80094ea <HAL_SPI_Receive+0x74>
 80094e6:	2302      	movs	r3, #2
 80094e8:	e0f9      	b.n	80096de <HAL_SPI_Receive+0x268>
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2204      	movs	r2, #4
 80094f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	88fa      	ldrh	r2, [r7, #6]
 800950a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	88fa      	ldrh	r2, [r7, #6]
 8009512:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2200      	movs	r2, #0
 8009520:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800953c:	d908      	bls.n	8009550 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	685a      	ldr	r2, [r3, #4]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800954c:	605a      	str	r2, [r3, #4]
 800954e:	e007      	b.n	8009560 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800955e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009568:	d10f      	bne.n	800958a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009578:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009588:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009594:	2b40      	cmp	r3, #64	@ 0x40
 8009596:	d007      	beq.n	80095a8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80095a6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80095b0:	d875      	bhi.n	800969e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80095b2:	e037      	b.n	8009624 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	f003 0301 	and.w	r3, r3, #1
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d117      	bne.n	80095f2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f103 020c 	add.w	r2, r3, #12
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095ce:	7812      	ldrb	r2, [r2, #0]
 80095d0:	b2d2      	uxtb	r2, r2
 80095d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095d8:	1c5a      	adds	r2, r3, #1
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	3b01      	subs	r3, #1
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80095f0:	e018      	b.n	8009624 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095f2:	f7fc fe55 	bl	80062a0 <HAL_GetTick>
 80095f6:	4602      	mov	r2, r0
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	683a      	ldr	r2, [r7, #0]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d803      	bhi.n	800960a <HAL_SPI_Receive+0x194>
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009608:	d102      	bne.n	8009610 <HAL_SPI_Receive+0x19a>
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d109      	bne.n	8009624 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2201      	movs	r2, #1
 8009614:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2200      	movs	r2, #0
 800961c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009620:	2303      	movs	r3, #3
 8009622:	e05c      	b.n	80096de <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800962a:	b29b      	uxth	r3, r3
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1c1      	bne.n	80095b4 <HAL_SPI_Receive+0x13e>
 8009630:	e03b      	b.n	80096aa <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	f003 0301 	and.w	r3, r3, #1
 800963c:	2b01      	cmp	r3, #1
 800963e:	d115      	bne.n	800966c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	68da      	ldr	r2, [r3, #12]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964a:	b292      	uxth	r2, r2
 800964c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009652:	1c9a      	adds	r2, r3, #2
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800965e:	b29b      	uxth	r3, r3
 8009660:	3b01      	subs	r3, #1
 8009662:	b29a      	uxth	r2, r3
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800966a:	e018      	b.n	800969e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800966c:	f7fc fe18 	bl	80062a0 <HAL_GetTick>
 8009670:	4602      	mov	r2, r0
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	429a      	cmp	r2, r3
 800967a:	d803      	bhi.n	8009684 <HAL_SPI_Receive+0x20e>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009682:	d102      	bne.n	800968a <HAL_SPI_Receive+0x214>
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d109      	bne.n	800969e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2200      	movs	r2, #0
 8009696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800969a:	2303      	movs	r3, #3
 800969c:	e01f      	b.n	80096de <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d1c3      	bne.n	8009632 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096aa:	697a      	ldr	r2, [r7, #20]
 80096ac:	6839      	ldr	r1, [r7, #0]
 80096ae:	68f8      	ldr	r0, [r7, #12]
 80096b0:	f000 fc78 	bl	8009fa4 <SPI_EndRxTransaction>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d002      	beq.n	80096c0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2220      	movs	r2, #32
 80096be:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2201      	movs	r2, #1
 80096c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e000      	b.n	80096de <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80096dc:	2300      	movs	r3, #0
  }
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3718      	adds	r7, #24
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b08a      	sub	sp, #40	@ 0x28
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	60f8      	str	r0, [r7, #12]
 80096ee:	60b9      	str	r1, [r7, #8]
 80096f0:	607a      	str	r2, [r7, #4]
 80096f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80096f4:	2301      	movs	r3, #1
 80096f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096f8:	f7fc fdd2 	bl	80062a0 <HAL_GetTick>
 80096fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009704:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800970c:	887b      	ldrh	r3, [r7, #2]
 800970e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009710:	887b      	ldrh	r3, [r7, #2]
 8009712:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009714:	7ffb      	ldrb	r3, [r7, #31]
 8009716:	2b01      	cmp	r3, #1
 8009718:	d00c      	beq.n	8009734 <HAL_SPI_TransmitReceive+0x4e>
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009720:	d106      	bne.n	8009730 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d102      	bne.n	8009730 <HAL_SPI_TransmitReceive+0x4a>
 800972a:	7ffb      	ldrb	r3, [r7, #31]
 800972c:	2b04      	cmp	r3, #4
 800972e:	d001      	beq.n	8009734 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009730:	2302      	movs	r3, #2
 8009732:	e1f3      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d005      	beq.n	8009746 <HAL_SPI_TransmitReceive+0x60>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d002      	beq.n	8009746 <HAL_SPI_TransmitReceive+0x60>
 8009740:	887b      	ldrh	r3, [r7, #2]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d101      	bne.n	800974a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e1e8      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009750:	2b01      	cmp	r3, #1
 8009752:	d101      	bne.n	8009758 <HAL_SPI_TransmitReceive+0x72>
 8009754:	2302      	movs	r3, #2
 8009756:	e1e1      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b04      	cmp	r3, #4
 800976a:	d003      	beq.n	8009774 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2205      	movs	r2, #5
 8009770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2200      	movs	r2, #0
 8009778:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	887a      	ldrh	r2, [r7, #2]
 8009784:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	887a      	ldrh	r2, [r7, #2]
 800978c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	68ba      	ldr	r2, [r7, #8]
 8009794:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	887a      	ldrh	r2, [r7, #2]
 800979a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	887a      	ldrh	r2, [r7, #2]
 80097a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2200      	movs	r2, #0
 80097ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80097b6:	d802      	bhi.n	80097be <HAL_SPI_TransmitReceive+0xd8>
 80097b8:	8abb      	ldrh	r3, [r7, #20]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d908      	bls.n	80097d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	685a      	ldr	r2, [r3, #4]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097cc:	605a      	str	r2, [r3, #4]
 80097ce:	e007      	b.n	80097e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	685a      	ldr	r2, [r3, #4]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80097de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ea:	2b40      	cmp	r3, #64	@ 0x40
 80097ec:	d007      	beq.n	80097fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009806:	f240 8083 	bls.w	8009910 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <HAL_SPI_TransmitReceive+0x132>
 8009812:	8afb      	ldrh	r3, [r7, #22]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d16f      	bne.n	80098f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800981c:	881a      	ldrh	r2, [r3, #0]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009828:	1c9a      	adds	r2, r3, #2
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009832:	b29b      	uxth	r3, r3
 8009834:	3b01      	subs	r3, #1
 8009836:	b29a      	uxth	r2, r3
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800983c:	e05c      	b.n	80098f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	f003 0302 	and.w	r3, r3, #2
 8009848:	2b02      	cmp	r3, #2
 800984a:	d11b      	bne.n	8009884 <HAL_SPI_TransmitReceive+0x19e>
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009850:	b29b      	uxth	r3, r3
 8009852:	2b00      	cmp	r3, #0
 8009854:	d016      	beq.n	8009884 <HAL_SPI_TransmitReceive+0x19e>
 8009856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009858:	2b01      	cmp	r3, #1
 800985a:	d113      	bne.n	8009884 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009860:	881a      	ldrh	r2, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800986c:	1c9a      	adds	r2, r3, #2
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009876:	b29b      	uxth	r3, r3
 8009878:	3b01      	subs	r3, #1
 800987a:	b29a      	uxth	r2, r3
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009880:	2300      	movs	r3, #0
 8009882:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	689b      	ldr	r3, [r3, #8]
 800988a:	f003 0301 	and.w	r3, r3, #1
 800988e:	2b01      	cmp	r3, #1
 8009890:	d11c      	bne.n	80098cc <HAL_SPI_TransmitReceive+0x1e6>
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009898:	b29b      	uxth	r3, r3
 800989a:	2b00      	cmp	r3, #0
 800989c:	d016      	beq.n	80098cc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	68da      	ldr	r2, [r3, #12]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a8:	b292      	uxth	r2, r2
 80098aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b0:	1c9a      	adds	r2, r3, #2
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80098bc:	b29b      	uxth	r3, r3
 80098be:	3b01      	subs	r3, #1
 80098c0:	b29a      	uxth	r2, r3
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80098c8:	2301      	movs	r3, #1
 80098ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80098cc:	f7fc fce8 	bl	80062a0 <HAL_GetTick>
 80098d0:	4602      	mov	r2, r0
 80098d2:	6a3b      	ldr	r3, [r7, #32]
 80098d4:	1ad3      	subs	r3, r2, r3
 80098d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098d8:	429a      	cmp	r2, r3
 80098da:	d80d      	bhi.n	80098f8 <HAL_SPI_TransmitReceive+0x212>
 80098dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e2:	d009      	beq.n	80098f8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2200      	movs	r2, #0
 80098f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80098f4:	2303      	movs	r3, #3
 80098f6:	e111      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d19d      	bne.n	800983e <HAL_SPI_TransmitReceive+0x158>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009908:	b29b      	uxth	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d197      	bne.n	800983e <HAL_SPI_TransmitReceive+0x158>
 800990e:	e0e5      	b.n	8009adc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d003      	beq.n	8009920 <HAL_SPI_TransmitReceive+0x23a>
 8009918:	8afb      	ldrh	r3, [r7, #22]
 800991a:	2b01      	cmp	r3, #1
 800991c:	f040 80d1 	bne.w	8009ac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009924:	b29b      	uxth	r3, r3
 8009926:	2b01      	cmp	r3, #1
 8009928:	d912      	bls.n	8009950 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800992e:	881a      	ldrh	r2, [r3, #0]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800993a:	1c9a      	adds	r2, r3, #2
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009944:	b29b      	uxth	r3, r3
 8009946:	3b02      	subs	r3, #2
 8009948:	b29a      	uxth	r2, r3
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800994e:	e0b8      	b.n	8009ac2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	330c      	adds	r3, #12
 800995a:	7812      	ldrb	r2, [r2, #0]
 800995c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009962:	1c5a      	adds	r2, r3, #1
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800996c:	b29b      	uxth	r3, r3
 800996e:	3b01      	subs	r3, #1
 8009970:	b29a      	uxth	r2, r3
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009976:	e0a4      	b.n	8009ac2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	f003 0302 	and.w	r3, r3, #2
 8009982:	2b02      	cmp	r3, #2
 8009984:	d134      	bne.n	80099f0 <HAL_SPI_TransmitReceive+0x30a>
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800998a:	b29b      	uxth	r3, r3
 800998c:	2b00      	cmp	r3, #0
 800998e:	d02f      	beq.n	80099f0 <HAL_SPI_TransmitReceive+0x30a>
 8009990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009992:	2b01      	cmp	r3, #1
 8009994:	d12c      	bne.n	80099f0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800999a:	b29b      	uxth	r3, r3
 800999c:	2b01      	cmp	r3, #1
 800999e:	d912      	bls.n	80099c6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a4:	881a      	ldrh	r2, [r3, #0]
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b0:	1c9a      	adds	r2, r3, #2
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	3b02      	subs	r3, #2
 80099be:	b29a      	uxth	r2, r3
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80099c4:	e012      	b.n	80099ec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	330c      	adds	r3, #12
 80099d0:	7812      	ldrb	r2, [r2, #0]
 80099d2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099d8:	1c5a      	adds	r2, r3, #1
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	3b01      	subs	r3, #1
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80099ec:	2300      	movs	r3, #0
 80099ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	f003 0301 	and.w	r3, r3, #1
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d148      	bne.n	8009a90 <HAL_SPI_TransmitReceive+0x3aa>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a04:	b29b      	uxth	r3, r3
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d042      	beq.n	8009a90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d923      	bls.n	8009a5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	68da      	ldr	r2, [r3, #12]
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a20:	b292      	uxth	r2, r2
 8009a22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a28:	1c9a      	adds	r2, r3, #2
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a34:	b29b      	uxth	r3, r3
 8009a36:	3b02      	subs	r3, #2
 8009a38:	b29a      	uxth	r2, r3
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a46:	b29b      	uxth	r3, r3
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d81f      	bhi.n	8009a8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009a5a:	605a      	str	r2, [r3, #4]
 8009a5c:	e016      	b.n	8009a8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f103 020c 	add.w	r2, r3, #12
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a6a:	7812      	ldrb	r2, [r2, #0]
 8009a6c:	b2d2      	uxtb	r2, r2
 8009a6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a74:	1c5a      	adds	r2, r3, #1
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	3b01      	subs	r3, #1
 8009a84:	b29a      	uxth	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a90:	f7fc fc06 	bl	80062a0 <HAL_GetTick>
 8009a94:	4602      	mov	r2, r0
 8009a96:	6a3b      	ldr	r3, [r7, #32]
 8009a98:	1ad3      	subs	r3, r2, r3
 8009a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d803      	bhi.n	8009aa8 <HAL_SPI_TransmitReceive+0x3c2>
 8009aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aa6:	d102      	bne.n	8009aae <HAL_SPI_TransmitReceive+0x3c8>
 8009aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d109      	bne.n	8009ac2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009abe:	2303      	movs	r3, #3
 8009ac0:	e02c      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f47f af55 	bne.w	8009978 <HAL_SPI_TransmitReceive+0x292>
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ad4:	b29b      	uxth	r3, r3
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f47f af4e 	bne.w	8009978 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009adc:	6a3a      	ldr	r2, [r7, #32]
 8009ade:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f000 fadb 	bl	800a09c <SPI_EndRxTxTransaction>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d008      	beq.n	8009afe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2220      	movs	r2, #32
 8009af0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	e00e      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2201      	movs	r2, #1
 8009b02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d001      	beq.n	8009b1a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e000      	b.n	8009b1c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
  }
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3728      	adds	r7, #40	@ 0x28
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b088      	sub	sp, #32
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d10e      	bne.n	8009b64 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d009      	beq.n	8009b64 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b50:	69fb      	ldr	r3, [r7, #28]
 8009b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d004      	beq.n	8009b64 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	4798      	blx	r3
    return;
 8009b62:	e0ce      	b.n	8009d02 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	f003 0302 	and.w	r3, r3, #2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d009      	beq.n	8009b82 <HAL_SPI_IRQHandler+0x5e>
 8009b6e:	69fb      	ldr	r3, [r7, #28]
 8009b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d004      	beq.n	8009b82 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	4798      	blx	r3
    return;
 8009b80:	e0bf      	b.n	8009d02 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	f003 0320 	and.w	r3, r3, #32
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10a      	bne.n	8009ba2 <HAL_SPI_IRQHandler+0x7e>
 8009b8c:	69bb      	ldr	r3, [r7, #24]
 8009b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d105      	bne.n	8009ba2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	f000 80b0 	beq.w	8009d02 <HAL_SPI_IRQHandler+0x1de>
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	f003 0320 	and.w	r3, r3, #32
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	f000 80aa 	beq.w	8009d02 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009bae:	69bb      	ldr	r3, [r7, #24]
 8009bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d023      	beq.n	8009c00 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	2b03      	cmp	r3, #3
 8009bc2:	d011      	beq.n	8009be8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bc8:	f043 0204 	orr.w	r2, r3, #4
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	617b      	str	r3, [r7, #20]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	617b      	str	r3, [r7, #20]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	617b      	str	r3, [r7, #20]
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	e00b      	b.n	8009c00 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009be8:	2300      	movs	r3, #0
 8009bea:	613b      	str	r3, [r7, #16]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	613b      	str	r3, [r7, #16]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	613b      	str	r3, [r7, #16]
 8009bfc:	693b      	ldr	r3, [r7, #16]
        return;
 8009bfe:	e080      	b.n	8009d02 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	f003 0320 	and.w	r3, r3, #32
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d014      	beq.n	8009c34 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c0e:	f043 0201 	orr.w	r2, r3, #1
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009c16:	2300      	movs	r3, #0
 8009c18:	60fb      	str	r3, [r7, #12]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	60fb      	str	r3, [r7, #12]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c30:	601a      	str	r2, [r3, #0]
 8009c32:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00c      	beq.n	8009c58 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c42:	f043 0208 	orr.w	r2, r3, #8
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	60bb      	str	r3, [r7, #8]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	689b      	ldr	r3, [r3, #8]
 8009c54:	60bb      	str	r3, [r7, #8]
 8009c56:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d04f      	beq.n	8009d00 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	685a      	ldr	r2, [r3, #4]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009c6e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2201      	movs	r2, #1
 8009c74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009c78:	69fb      	ldr	r3, [r7, #28]
 8009c7a:	f003 0302 	and.w	r3, r3, #2
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d104      	bne.n	8009c8c <HAL_SPI_IRQHandler+0x168>
 8009c82:	69fb      	ldr	r3, [r7, #28]
 8009c84:	f003 0301 	and.w	r3, r3, #1
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d034      	beq.n	8009cf6 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	685a      	ldr	r2, [r3, #4]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f022 0203 	bic.w	r2, r2, #3
 8009c9a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d011      	beq.n	8009cc8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ca8:	4a17      	ldr	r2, [pc, #92]	@ (8009d08 <HAL_SPI_IRQHandler+0x1e4>)
 8009caa:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	f7fc fe2d 	bl	8006910 <HAL_DMA_Abort_IT>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d005      	beq.n	8009cc8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cc0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d016      	beq.n	8009cfe <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cd4:	4a0c      	ldr	r2, [pc, #48]	@ (8009d08 <HAL_SPI_IRQHandler+0x1e4>)
 8009cd6:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f7fc fe17 	bl	8006910 <HAL_DMA_Abort_IT>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00a      	beq.n	8009cfe <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009cf4:	e003      	b.n	8009cfe <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 f808 	bl	8009d0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009cfc:	e000      	b.n	8009d00 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009cfe:	bf00      	nop
    return;
 8009d00:	bf00      	nop
  }
}
 8009d02:	3720      	adds	r7, #32
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}
 8009d08:	08009d3d 	.word	0x08009d3d

08009d0c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d2e:	b2db      	uxtb	r3, r3
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d48:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2200      	movs	r2, #0
 8009d56:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009d58:	68f8      	ldr	r0, [r7, #12]
 8009d5a:	f7ff ffd7 	bl	8009d0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009d5e:	bf00      	nop
 8009d60:	3710      	adds	r7, #16
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
	...

08009d68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b088      	sub	sp, #32
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	60f8      	str	r0, [r7, #12]
 8009d70:	60b9      	str	r1, [r7, #8]
 8009d72:	603b      	str	r3, [r7, #0]
 8009d74:	4613      	mov	r3, r2
 8009d76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009d78:	f7fc fa92 	bl	80062a0 <HAL_GetTick>
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d80:	1a9b      	subs	r3, r3, r2
 8009d82:	683a      	ldr	r2, [r7, #0]
 8009d84:	4413      	add	r3, r2
 8009d86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009d88:	f7fc fa8a 	bl	80062a0 <HAL_GetTick>
 8009d8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009d8e:	4b39      	ldr	r3, [pc, #228]	@ (8009e74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	015b      	lsls	r3, r3, #5
 8009d94:	0d1b      	lsrs	r3, r3, #20
 8009d96:	69fa      	ldr	r2, [r7, #28]
 8009d98:	fb02 f303 	mul.w	r3, r2, r3
 8009d9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d9e:	e055      	b.n	8009e4c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da6:	d051      	beq.n	8009e4c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009da8:	f7fc fa7a 	bl	80062a0 <HAL_GetTick>
 8009dac:	4602      	mov	r2, r0
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	69fa      	ldr	r2, [r7, #28]
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d902      	bls.n	8009dbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d13d      	bne.n	8009e3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	685a      	ldr	r2, [r3, #4]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009dcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009dd6:	d111      	bne.n	8009dfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009de0:	d004      	beq.n	8009dec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dea:	d107      	bne.n	8009dfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009dfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009e04:	d10f      	bne.n	8009e26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009e14:	601a      	str	r2, [r3, #0]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	681a      	ldr	r2, [r3, #0]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009e24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2201      	movs	r2, #1
 8009e2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009e36:	2303      	movs	r3, #3
 8009e38:	e018      	b.n	8009e6c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d102      	bne.n	8009e46 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009e40:	2300      	movs	r3, #0
 8009e42:	61fb      	str	r3, [r7, #28]
 8009e44:	e002      	b.n	8009e4c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	689a      	ldr	r2, [r3, #8]
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	4013      	ands	r3, r2
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	bf0c      	ite	eq
 8009e5c:	2301      	moveq	r3, #1
 8009e5e:	2300      	movne	r3, #0
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	461a      	mov	r2, r3
 8009e64:	79fb      	ldrb	r3, [r7, #7]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	d19a      	bne.n	8009da0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009e6a:	2300      	movs	r3, #0
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3720      	adds	r7, #32
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	2000003c 	.word	0x2000003c

08009e78 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b08a      	sub	sp, #40	@ 0x28
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	60b9      	str	r1, [r7, #8]
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009e86:	2300      	movs	r3, #0
 8009e88:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009e8a:	f7fc fa09 	bl	80062a0 <HAL_GetTick>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e92:	1a9b      	subs	r3, r3, r2
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	4413      	add	r3, r2
 8009e98:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009e9a:	f7fc fa01 	bl	80062a0 <HAL_GetTick>
 8009e9e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	330c      	adds	r3, #12
 8009ea6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009ea8:	4b3d      	ldr	r3, [pc, #244]	@ (8009fa0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	4613      	mov	r3, r2
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4413      	add	r3, r2
 8009eb2:	00da      	lsls	r2, r3, #3
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	0d1b      	lsrs	r3, r3, #20
 8009eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eba:	fb02 f303 	mul.w	r3, r2, r3
 8009ebe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009ec0:	e061      	b.n	8009f86 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009ec8:	d107      	bne.n	8009eda <SPI_WaitFifoStateUntilTimeout+0x62>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d104      	bne.n	8009eda <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009ed8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee0:	d051      	beq.n	8009f86 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009ee2:	f7fc f9dd 	bl	80062a0 <HAL_GetTick>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	6a3b      	ldr	r3, [r7, #32]
 8009eea:	1ad3      	subs	r3, r2, r3
 8009eec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d902      	bls.n	8009ef8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d13d      	bne.n	8009f74 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009f06:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f10:	d111      	bne.n	8009f36 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f1a:	d004      	beq.n	8009f26 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f24:	d107      	bne.n	8009f36 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	681a      	ldr	r2, [r3, #0]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f34:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f3e:	d10f      	bne.n	8009f60 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009f5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009f70:	2303      	movs	r3, #3
 8009f72:	e011      	b.n	8009f98 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009f74:	69bb      	ldr	r3, [r7, #24]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d102      	bne.n	8009f80 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f7e:	e002      	b.n	8009f86 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009f80:	69bb      	ldr	r3, [r7, #24]
 8009f82:	3b01      	subs	r3, #1
 8009f84:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	4013      	ands	r3, r2
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	d195      	bne.n	8009ec2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3728      	adds	r7, #40	@ 0x28
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	2000003c 	.word	0x2000003c

08009fa4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b088      	sub	sp, #32
 8009fa8:	af02      	add	r7, sp, #8
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009fb8:	d111      	bne.n	8009fde <SPI_EndRxTransaction+0x3a>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	689b      	ldr	r3, [r3, #8]
 8009fbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fc2:	d004      	beq.n	8009fce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009fcc:	d107      	bne.n	8009fde <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	681a      	ldr	r2, [r3, #0]
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009fdc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009fe6:	d112      	bne.n	800a00e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	2180      	movs	r1, #128	@ 0x80
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f7ff feb8 	bl	8009d68 <SPI_WaitFlagStateUntilTimeout>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d021      	beq.n	800a042 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a002:	f043 0220 	orr.w	r2, r3, #32
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a00a:	2303      	movs	r3, #3
 800a00c:	e03d      	b.n	800a08a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a00e:	4b21      	ldr	r3, [pc, #132]	@ (800a094 <SPI_EndRxTransaction+0xf0>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a21      	ldr	r2, [pc, #132]	@ (800a098 <SPI_EndRxTransaction+0xf4>)
 800a014:	fba2 2303 	umull	r2, r3, r2, r3
 800a018:	0d5b      	lsrs	r3, r3, #21
 800a01a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a01e:	fb02 f303 	mul.w	r3, r2, r3
 800a022:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00a      	beq.n	800a040 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	3b01      	subs	r3, #1
 800a02e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a03a:	2b80      	cmp	r3, #128	@ 0x80
 800a03c:	d0f2      	beq.n	800a024 <SPI_EndRxTransaction+0x80>
 800a03e:	e000      	b.n	800a042 <SPI_EndRxTransaction+0x9e>
        break;
 800a040:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a04a:	d11d      	bne.n	800a088 <SPI_EndRxTransaction+0xe4>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a054:	d004      	beq.n	800a060 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a05e:	d113      	bne.n	800a088 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	9300      	str	r3, [sp, #0]
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	2200      	movs	r2, #0
 800a068:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a06c:	68f8      	ldr	r0, [r7, #12]
 800a06e:	f7ff ff03 	bl	8009e78 <SPI_WaitFifoStateUntilTimeout>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d007      	beq.n	800a088 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a07c:	f043 0220 	orr.w	r2, r3, #32
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a084:	2303      	movs	r3, #3
 800a086:	e000      	b.n	800a08a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800a088:	2300      	movs	r3, #0
}
 800a08a:	4618      	mov	r0, r3
 800a08c:	3718      	adds	r7, #24
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	2000003c 	.word	0x2000003c
 800a098:	165e9f81 	.word	0x165e9f81

0800a09c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b088      	sub	sp, #32
 800a0a0:	af02      	add	r7, sp, #8
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	60b9      	str	r1, [r7, #8]
 800a0a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	9300      	str	r3, [sp, #0]
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a0b4:	68f8      	ldr	r0, [r7, #12]
 800a0b6:	f7ff fedf 	bl	8009e78 <SPI_WaitFifoStateUntilTimeout>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d007      	beq.n	800a0d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0c4:	f043 0220 	orr.w	r2, r3, #32
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a0cc:	2303      	movs	r3, #3
 800a0ce:	e046      	b.n	800a15e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a0d0:	4b25      	ldr	r3, [pc, #148]	@ (800a168 <SPI_EndRxTxTransaction+0xcc>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a25      	ldr	r2, [pc, #148]	@ (800a16c <SPI_EndRxTxTransaction+0xd0>)
 800a0d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a0da:	0d5b      	lsrs	r3, r3, #21
 800a0dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a0e0:	fb02 f303 	mul.w	r3, r2, r3
 800a0e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a0ee:	d112      	bne.n	800a116 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	2180      	movs	r1, #128	@ 0x80
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f7ff fe34 	bl	8009d68 <SPI_WaitFlagStateUntilTimeout>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d016      	beq.n	800a134 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a10a:	f043 0220 	orr.w	r2, r3, #32
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800a112:	2303      	movs	r3, #3
 800a114:	e023      	b.n	800a15e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d00a      	beq.n	800a132 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	3b01      	subs	r3, #1
 800a120:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a12c:	2b80      	cmp	r3, #128	@ 0x80
 800a12e:	d0f2      	beq.n	800a116 <SPI_EndRxTxTransaction+0x7a>
 800a130:	e000      	b.n	800a134 <SPI_EndRxTxTransaction+0x98>
        break;
 800a132:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	9300      	str	r3, [sp, #0]
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	2200      	movs	r2, #0
 800a13c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a140:	68f8      	ldr	r0, [r7, #12]
 800a142:	f7ff fe99 	bl	8009e78 <SPI_WaitFifoStateUntilTimeout>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d007      	beq.n	800a15c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a150:	f043 0220 	orr.w	r2, r3, #32
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a158:	2303      	movs	r3, #3
 800a15a:	e000      	b.n	800a15e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3718      	adds	r7, #24
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	2000003c 	.word	0x2000003c
 800a16c:	165e9f81 	.word	0x165e9f81

0800a170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b082      	sub	sp, #8
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e049      	b.n	800a216 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d106      	bne.n	800a19c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2200      	movs	r2, #0
 800a192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7fb fc86 	bl	8005aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2202      	movs	r2, #2
 800a1a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	4619      	mov	r1, r3
 800a1ae:	4610      	mov	r0, r2
 800a1b0:	f000 fdf2 	bl	800ad98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2201      	movs	r2, #1
 800a208:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2201      	movs	r2, #1
 800a210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a214:	2300      	movs	r3, #0
}
 800a216:	4618      	mov	r0, r3
 800a218:	3708      	adds	r7, #8
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
	...

0800a220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a220:	b480      	push	{r7}
 800a222:	b085      	sub	sp, #20
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	2b01      	cmp	r3, #1
 800a232:	d001      	beq.n	800a238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a234:	2301      	movs	r3, #1
 800a236:	e054      	b.n	800a2e2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2202      	movs	r2, #2
 800a23c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68da      	ldr	r2, [r3, #12]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f042 0201 	orr.w	r2, r2, #1
 800a24e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a26      	ldr	r2, [pc, #152]	@ (800a2f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d022      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a262:	d01d      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a22      	ldr	r2, [pc, #136]	@ (800a2f4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d018      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a21      	ldr	r2, [pc, #132]	@ (800a2f8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d013      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2fc <HAL_TIM_Base_Start_IT+0xdc>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d00e      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a1e      	ldr	r2, [pc, #120]	@ (800a300 <HAL_TIM_Base_Start_IT+0xe0>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d009      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a1c      	ldr	r2, [pc, #112]	@ (800a304 <HAL_TIM_Base_Start_IT+0xe4>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d004      	beq.n	800a2a0 <HAL_TIM_Base_Start_IT+0x80>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a1b      	ldr	r2, [pc, #108]	@ (800a308 <HAL_TIM_Base_Start_IT+0xe8>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d115      	bne.n	800a2cc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	689a      	ldr	r2, [r3, #8]
 800a2a6:	4b19      	ldr	r3, [pc, #100]	@ (800a30c <HAL_TIM_Base_Start_IT+0xec>)
 800a2a8:	4013      	ands	r3, r2
 800a2aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2b06      	cmp	r3, #6
 800a2b0:	d015      	beq.n	800a2de <HAL_TIM_Base_Start_IT+0xbe>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2b8:	d011      	beq.n	800a2de <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	681a      	ldr	r2, [r3, #0]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f042 0201 	orr.w	r2, r2, #1
 800a2c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2ca:	e008      	b.n	800a2de <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f042 0201 	orr.w	r2, r2, #1
 800a2da:	601a      	str	r2, [r3, #0]
 800a2dc:	e000      	b.n	800a2e0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3714      	adds	r7, #20
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ec:	4770      	bx	lr
 800a2ee:	bf00      	nop
 800a2f0:	40010000 	.word	0x40010000
 800a2f4:	40000400 	.word	0x40000400
 800a2f8:	40000800 	.word	0x40000800
 800a2fc:	40000c00 	.word	0x40000c00
 800a300:	40010400 	.word	0x40010400
 800a304:	40014000 	.word	0x40014000
 800a308:	40001800 	.word	0x40001800
 800a30c:	00010007 	.word	0x00010007

0800a310 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d101      	bne.n	800a322 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a31e:	2301      	movs	r3, #1
 800a320:	e049      	b.n	800a3b6 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a328:	b2db      	uxtb	r3, r3
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d106      	bne.n	800a33c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f000 f841 	bl	800a3be <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2202      	movs	r2, #2
 800a340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	3304      	adds	r3, #4
 800a34c:	4619      	mov	r1, r3
 800a34e:	4610      	mov	r0, r2
 800a350:	f000 fd22 	bl	800ad98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2201      	movs	r2, #1
 800a358:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2201      	movs	r2, #1
 800a368:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2201      	movs	r2, #1
 800a370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2201      	movs	r2, #1
 800a378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2201      	movs	r2, #1
 800a388:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2201      	movs	r2, #1
 800a390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a3b4:	2300      	movs	r3, #0
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800a3c6:	bf00      	nop
 800a3c8:	370c      	adds	r7, #12
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr

0800a3d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b082      	sub	sp, #8
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d101      	bne.n	800a3e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e049      	b.n	800a478 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d106      	bne.n	800a3fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 f841 	bl	800a480 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2202      	movs	r2, #2
 800a402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	3304      	adds	r3, #4
 800a40e:	4619      	mov	r1, r3
 800a410:	4610      	mov	r0, r2
 800a412:	f000 fcc1 	bl	800ad98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2201      	movs	r2, #1
 800a41a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2201      	movs	r2, #1
 800a422:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2201      	movs	r2, #1
 800a42a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2201      	movs	r2, #1
 800a432:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2201      	movs	r2, #1
 800a43a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2201      	movs	r2, #1
 800a44a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2201      	movs	r2, #1
 800a452:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2201      	movs	r2, #1
 800a45a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2201      	movs	r2, #1
 800a462:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2201      	movs	r2, #1
 800a472:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3708      	adds	r7, #8
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a488:	bf00      	nop
 800a48a:	370c      	adds	r7, #12
 800a48c:	46bd      	mov	sp, r7
 800a48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a492:	4770      	bx	lr

0800a494 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d109      	bne.n	800a4b8 <HAL_TIM_PWM_Start+0x24>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	bf14      	ite	ne
 800a4b0:	2301      	movne	r3, #1
 800a4b2:	2300      	moveq	r3, #0
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	e03c      	b.n	800a532 <HAL_TIM_PWM_Start+0x9e>
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	2b04      	cmp	r3, #4
 800a4bc:	d109      	bne.n	800a4d2 <HAL_TIM_PWM_Start+0x3e>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	bf14      	ite	ne
 800a4ca:	2301      	movne	r3, #1
 800a4cc:	2300      	moveq	r3, #0
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	e02f      	b.n	800a532 <HAL_TIM_PWM_Start+0x9e>
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	2b08      	cmp	r3, #8
 800a4d6:	d109      	bne.n	800a4ec <HAL_TIM_PWM_Start+0x58>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	2b01      	cmp	r3, #1
 800a4e2:	bf14      	ite	ne
 800a4e4:	2301      	movne	r3, #1
 800a4e6:	2300      	moveq	r3, #0
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	e022      	b.n	800a532 <HAL_TIM_PWM_Start+0x9e>
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	2b0c      	cmp	r3, #12
 800a4f0:	d109      	bne.n	800a506 <HAL_TIM_PWM_Start+0x72>
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4f8:	b2db      	uxtb	r3, r3
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	bf14      	ite	ne
 800a4fe:	2301      	movne	r3, #1
 800a500:	2300      	moveq	r3, #0
 800a502:	b2db      	uxtb	r3, r3
 800a504:	e015      	b.n	800a532 <HAL_TIM_PWM_Start+0x9e>
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	2b10      	cmp	r3, #16
 800a50a:	d109      	bne.n	800a520 <HAL_TIM_PWM_Start+0x8c>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a512:	b2db      	uxtb	r3, r3
 800a514:	2b01      	cmp	r3, #1
 800a516:	bf14      	ite	ne
 800a518:	2301      	movne	r3, #1
 800a51a:	2300      	moveq	r3, #0
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	e008      	b.n	800a532 <HAL_TIM_PWM_Start+0x9e>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a526:	b2db      	uxtb	r3, r3
 800a528:	2b01      	cmp	r3, #1
 800a52a:	bf14      	ite	ne
 800a52c:	2301      	movne	r3, #1
 800a52e:	2300      	moveq	r3, #0
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	e092      	b.n	800a660 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d104      	bne.n	800a54a <HAL_TIM_PWM_Start+0xb6>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2202      	movs	r2, #2
 800a544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a548:	e023      	b.n	800a592 <HAL_TIM_PWM_Start+0xfe>
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	2b04      	cmp	r3, #4
 800a54e:	d104      	bne.n	800a55a <HAL_TIM_PWM_Start+0xc6>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2202      	movs	r2, #2
 800a554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a558:	e01b      	b.n	800a592 <HAL_TIM_PWM_Start+0xfe>
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	2b08      	cmp	r3, #8
 800a55e:	d104      	bne.n	800a56a <HAL_TIM_PWM_Start+0xd6>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2202      	movs	r2, #2
 800a564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a568:	e013      	b.n	800a592 <HAL_TIM_PWM_Start+0xfe>
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	2b0c      	cmp	r3, #12
 800a56e:	d104      	bne.n	800a57a <HAL_TIM_PWM_Start+0xe6>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2202      	movs	r2, #2
 800a574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a578:	e00b      	b.n	800a592 <HAL_TIM_PWM_Start+0xfe>
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	2b10      	cmp	r3, #16
 800a57e:	d104      	bne.n	800a58a <HAL_TIM_PWM_Start+0xf6>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2202      	movs	r2, #2
 800a584:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a588:	e003      	b.n	800a592 <HAL_TIM_PWM_Start+0xfe>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	2202      	movs	r2, #2
 800a58e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2201      	movs	r2, #1
 800a598:	6839      	ldr	r1, [r7, #0]
 800a59a:	4618      	mov	r0, r3
 800a59c:	f000 ff9a 	bl	800b4d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a30      	ldr	r2, [pc, #192]	@ (800a668 <HAL_TIM_PWM_Start+0x1d4>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d004      	beq.n	800a5b4 <HAL_TIM_PWM_Start+0x120>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	4a2f      	ldr	r2, [pc, #188]	@ (800a66c <HAL_TIM_PWM_Start+0x1d8>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d101      	bne.n	800a5b8 <HAL_TIM_PWM_Start+0x124>
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e000      	b.n	800a5ba <HAL_TIM_PWM_Start+0x126>
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d007      	beq.n	800a5ce <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a5cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a25      	ldr	r2, [pc, #148]	@ (800a668 <HAL_TIM_PWM_Start+0x1d4>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d022      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5e0:	d01d      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a22      	ldr	r2, [pc, #136]	@ (800a670 <HAL_TIM_PWM_Start+0x1dc>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d018      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a20      	ldr	r2, [pc, #128]	@ (800a674 <HAL_TIM_PWM_Start+0x1e0>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d013      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a1f      	ldr	r2, [pc, #124]	@ (800a678 <HAL_TIM_PWM_Start+0x1e4>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d00e      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a19      	ldr	r2, [pc, #100]	@ (800a66c <HAL_TIM_PWM_Start+0x1d8>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d009      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a1b      	ldr	r2, [pc, #108]	@ (800a67c <HAL_TIM_PWM_Start+0x1e8>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d004      	beq.n	800a61e <HAL_TIM_PWM_Start+0x18a>
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a19      	ldr	r2, [pc, #100]	@ (800a680 <HAL_TIM_PWM_Start+0x1ec>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d115      	bne.n	800a64a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	689a      	ldr	r2, [r3, #8]
 800a624:	4b17      	ldr	r3, [pc, #92]	@ (800a684 <HAL_TIM_PWM_Start+0x1f0>)
 800a626:	4013      	ands	r3, r2
 800a628:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	2b06      	cmp	r3, #6
 800a62e:	d015      	beq.n	800a65c <HAL_TIM_PWM_Start+0x1c8>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a636:	d011      	beq.n	800a65c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f042 0201 	orr.w	r2, r2, #1
 800a646:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a648:	e008      	b.n	800a65c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f042 0201 	orr.w	r2, r2, #1
 800a658:	601a      	str	r2, [r3, #0]
 800a65a:	e000      	b.n	800a65e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a65c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a65e:	2300      	movs	r3, #0
}
 800a660:	4618      	mov	r0, r3
 800a662:	3710      	adds	r7, #16
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}
 800a668:	40010000 	.word	0x40010000
 800a66c:	40010400 	.word	0x40010400
 800a670:	40000400 	.word	0x40000400
 800a674:	40000800 	.word	0x40000800
 800a678:	40000c00 	.word	0x40000c00
 800a67c:	40014000 	.word	0x40014000
 800a680:	40001800 	.word	0x40001800
 800a684:	00010007 	.word	0x00010007

0800a688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	68db      	ldr	r3, [r3, #12]
 800a696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	691b      	ldr	r3, [r3, #16]
 800a69e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	f003 0302 	and.w	r3, r3, #2
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d020      	beq.n	800a6ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f003 0302 	and.w	r3, r3, #2
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d01b      	beq.n	800a6ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f06f 0202 	mvn.w	r2, #2
 800a6bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2201      	movs	r2, #1
 800a6c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	699b      	ldr	r3, [r3, #24]
 800a6ca:	f003 0303 	and.w	r3, r3, #3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d003      	beq.n	800a6da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 fb42 	bl	800ad5c <HAL_TIM_IC_CaptureCallback>
 800a6d8:	e005      	b.n	800a6e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 fb34 	bl	800ad48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 fb45 	bl	800ad70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	f003 0304 	and.w	r3, r3, #4
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d020      	beq.n	800a738 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f003 0304 	and.w	r3, r3, #4
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d01b      	beq.n	800a738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f06f 0204 	mvn.w	r2, #4
 800a708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2202      	movs	r2, #2
 800a70e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	699b      	ldr	r3, [r3, #24]
 800a716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d003      	beq.n	800a726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 fb1c 	bl	800ad5c <HAL_TIM_IC_CaptureCallback>
 800a724:	e005      	b.n	800a732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 fb0e 	bl	800ad48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f000 fb1f 	bl	800ad70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	f003 0308 	and.w	r3, r3, #8
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d020      	beq.n	800a784 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f003 0308 	and.w	r3, r3, #8
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d01b      	beq.n	800a784 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f06f 0208 	mvn.w	r2, #8
 800a754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2204      	movs	r2, #4
 800a75a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	69db      	ldr	r3, [r3, #28]
 800a762:	f003 0303 	and.w	r3, r3, #3
 800a766:	2b00      	cmp	r3, #0
 800a768:	d003      	beq.n	800a772 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 faf6 	bl	800ad5c <HAL_TIM_IC_CaptureCallback>
 800a770:	e005      	b.n	800a77e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 fae8 	bl	800ad48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 faf9 	bl	800ad70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	f003 0310 	and.w	r3, r3, #16
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d020      	beq.n	800a7d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f003 0310 	and.w	r3, r3, #16
 800a794:	2b00      	cmp	r3, #0
 800a796:	d01b      	beq.n	800a7d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f06f 0210 	mvn.w	r2, #16
 800a7a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2208      	movs	r2, #8
 800a7a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	69db      	ldr	r3, [r3, #28]
 800a7ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d003      	beq.n	800a7be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f000 fad0 	bl	800ad5c <HAL_TIM_IC_CaptureCallback>
 800a7bc:	e005      	b.n	800a7ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 fac2 	bl	800ad48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 fad3 	bl	800ad70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	f003 0301 	and.w	r3, r3, #1
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00c      	beq.n	800a7f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f003 0301 	and.w	r3, r3, #1
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d007      	beq.n	800a7f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f06f 0201 	mvn.w	r2, #1
 800a7ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7fa fadc 	bl	8004dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d104      	bne.n	800a808 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a7fe:	68bb      	ldr	r3, [r7, #8]
 800a800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00c      	beq.n	800a822 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d007      	beq.n	800a822 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a81a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	f000 ff95 	bl	800b74c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d00c      	beq.n	800a846 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a832:	2b00      	cmp	r3, #0
 800a834:	d007      	beq.n	800a846 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a83e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 ff8d 	bl	800b760 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d00c      	beq.n	800a86a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a856:	2b00      	cmp	r3, #0
 800a858:	d007      	beq.n	800a86a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fa8d 	bl	800ad84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	f003 0320 	and.w	r3, r3, #32
 800a870:	2b00      	cmp	r3, #0
 800a872:	d00c      	beq.n	800a88e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f003 0320 	and.w	r3, r3, #32
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d007      	beq.n	800a88e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	f06f 0220 	mvn.w	r2, #32
 800a886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f000 ff55 	bl	800b738 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a88e:	bf00      	nop
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
	...

0800a898 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b086      	sub	sp, #24
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d101      	bne.n	800a8b6 <HAL_TIM_OC_ConfigChannel+0x1e>
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	e066      	b.n	800a984 <HAL_TIM_OC_ConfigChannel+0xec>
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2b14      	cmp	r3, #20
 800a8c2:	d857      	bhi.n	800a974 <HAL_TIM_OC_ConfigChannel+0xdc>
 800a8c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a8cc <HAL_TIM_OC_ConfigChannel+0x34>)
 800a8c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ca:	bf00      	nop
 800a8cc:	0800a921 	.word	0x0800a921
 800a8d0:	0800a975 	.word	0x0800a975
 800a8d4:	0800a975 	.word	0x0800a975
 800a8d8:	0800a975 	.word	0x0800a975
 800a8dc:	0800a92f 	.word	0x0800a92f
 800a8e0:	0800a975 	.word	0x0800a975
 800a8e4:	0800a975 	.word	0x0800a975
 800a8e8:	0800a975 	.word	0x0800a975
 800a8ec:	0800a93d 	.word	0x0800a93d
 800a8f0:	0800a975 	.word	0x0800a975
 800a8f4:	0800a975 	.word	0x0800a975
 800a8f8:	0800a975 	.word	0x0800a975
 800a8fc:	0800a94b 	.word	0x0800a94b
 800a900:	0800a975 	.word	0x0800a975
 800a904:	0800a975 	.word	0x0800a975
 800a908:	0800a975 	.word	0x0800a975
 800a90c:	0800a959 	.word	0x0800a959
 800a910:	0800a975 	.word	0x0800a975
 800a914:	0800a975 	.word	0x0800a975
 800a918:	0800a975 	.word	0x0800a975
 800a91c:	0800a967 	.word	0x0800a967
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	68b9      	ldr	r1, [r7, #8]
 800a926:	4618      	mov	r0, r3
 800a928:	f000 fadc 	bl	800aee4 <TIM_OC1_SetConfig>
      break;
 800a92c:	e025      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	68b9      	ldr	r1, [r7, #8]
 800a934:	4618      	mov	r0, r3
 800a936:	f000 fb47 	bl	800afc8 <TIM_OC2_SetConfig>
      break;
 800a93a:	e01e      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68b9      	ldr	r1, [r7, #8]
 800a942:	4618      	mov	r0, r3
 800a944:	f000 fbb8 	bl	800b0b8 <TIM_OC3_SetConfig>
      break;
 800a948:	e017      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	68b9      	ldr	r1, [r7, #8]
 800a950:	4618      	mov	r0, r3
 800a952:	f000 fc27 	bl	800b1a4 <TIM_OC4_SetConfig>
      break;
 800a956:	e010      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68b9      	ldr	r1, [r7, #8]
 800a95e:	4618      	mov	r0, r3
 800a960:	f000 fc78 	bl	800b254 <TIM_OC5_SetConfig>
      break;
 800a964:	e009      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	68b9      	ldr	r1, [r7, #8]
 800a96c:	4618      	mov	r0, r3
 800a96e:	f000 fcc3 	bl	800b2f8 <TIM_OC6_SetConfig>
      break;
 800a972:	e002      	b.n	800a97a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	75fb      	strb	r3, [r7, #23]
      break;
 800a978:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a982:	7dfb      	ldrb	r3, [r7, #23]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3718      	adds	r7, #24
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b086      	sub	sp, #24
 800a990:	af00      	add	r7, sp, #0
 800a992:	60f8      	str	r0, [r7, #12]
 800a994:	60b9      	str	r1, [r7, #8]
 800a996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a998:	2300      	movs	r3, #0
 800a99a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a9a2:	2b01      	cmp	r3, #1
 800a9a4:	d101      	bne.n	800a9aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a9a6:	2302      	movs	r3, #2
 800a9a8:	e0ff      	b.n	800abaa <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2b14      	cmp	r3, #20
 800a9b6:	f200 80f0 	bhi.w	800ab9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a9ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a9c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c0:	0800aa15 	.word	0x0800aa15
 800a9c4:	0800ab9b 	.word	0x0800ab9b
 800a9c8:	0800ab9b 	.word	0x0800ab9b
 800a9cc:	0800ab9b 	.word	0x0800ab9b
 800a9d0:	0800aa55 	.word	0x0800aa55
 800a9d4:	0800ab9b 	.word	0x0800ab9b
 800a9d8:	0800ab9b 	.word	0x0800ab9b
 800a9dc:	0800ab9b 	.word	0x0800ab9b
 800a9e0:	0800aa97 	.word	0x0800aa97
 800a9e4:	0800ab9b 	.word	0x0800ab9b
 800a9e8:	0800ab9b 	.word	0x0800ab9b
 800a9ec:	0800ab9b 	.word	0x0800ab9b
 800a9f0:	0800aad7 	.word	0x0800aad7
 800a9f4:	0800ab9b 	.word	0x0800ab9b
 800a9f8:	0800ab9b 	.word	0x0800ab9b
 800a9fc:	0800ab9b 	.word	0x0800ab9b
 800aa00:	0800ab19 	.word	0x0800ab19
 800aa04:	0800ab9b 	.word	0x0800ab9b
 800aa08:	0800ab9b 	.word	0x0800ab9b
 800aa0c:	0800ab9b 	.word	0x0800ab9b
 800aa10:	0800ab59 	.word	0x0800ab59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	68b9      	ldr	r1, [r7, #8]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f000 fa62 	bl	800aee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	699a      	ldr	r2, [r3, #24]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f042 0208 	orr.w	r2, r2, #8
 800aa2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	699a      	ldr	r2, [r3, #24]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f022 0204 	bic.w	r2, r2, #4
 800aa3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	6999      	ldr	r1, [r3, #24]
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	691a      	ldr	r2, [r3, #16]
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	430a      	orrs	r2, r1
 800aa50:	619a      	str	r2, [r3, #24]
      break;
 800aa52:	e0a5      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	68b9      	ldr	r1, [r7, #8]
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f000 fab4 	bl	800afc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	699a      	ldr	r2, [r3, #24]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	699a      	ldr	r2, [r3, #24]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	6999      	ldr	r1, [r3, #24]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	021a      	lsls	r2, r3, #8
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	430a      	orrs	r2, r1
 800aa92:	619a      	str	r2, [r3, #24]
      break;
 800aa94:	e084      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68b9      	ldr	r1, [r7, #8]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f000 fb0b 	bl	800b0b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	69da      	ldr	r2, [r3, #28]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f042 0208 	orr.w	r2, r2, #8
 800aab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69da      	ldr	r2, [r3, #28]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f022 0204 	bic.w	r2, r2, #4
 800aac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	69d9      	ldr	r1, [r3, #28]
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	691a      	ldr	r2, [r3, #16]
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	430a      	orrs	r2, r1
 800aad2:	61da      	str	r2, [r3, #28]
      break;
 800aad4:	e064      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	68b9      	ldr	r1, [r7, #8]
 800aadc:	4618      	mov	r0, r3
 800aade:	f000 fb61 	bl	800b1a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	69da      	ldr	r2, [r3, #28]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aaf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	69da      	ldr	r2, [r3, #28]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	69d9      	ldr	r1, [r3, #28]
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	691b      	ldr	r3, [r3, #16]
 800ab0c:	021a      	lsls	r2, r3, #8
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	430a      	orrs	r2, r1
 800ab14:	61da      	str	r2, [r3, #28]
      break;
 800ab16:	e043      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	68b9      	ldr	r1, [r7, #8]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 fb98 	bl	800b254 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f042 0208 	orr.w	r2, r2, #8
 800ab32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f022 0204 	bic.w	r2, r2, #4
 800ab42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	691a      	ldr	r2, [r3, #16]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	430a      	orrs	r2, r1
 800ab54:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ab56:	e023      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	68b9      	ldr	r1, [r7, #8]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f000 fbca 	bl	800b2f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ab72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ab82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	691b      	ldr	r3, [r3, #16]
 800ab8e:	021a      	lsls	r2, r3, #8
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	430a      	orrs	r2, r1
 800ab96:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ab98:	e002      	b.n	800aba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	75fb      	strb	r3, [r7, #23]
      break;
 800ab9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aba8:	7dfb      	ldrb	r3, [r7, #23]
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3718      	adds	r7, #24
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop

0800abb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800abbe:	2300      	movs	r3, #0
 800abc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d101      	bne.n	800abd0 <HAL_TIM_ConfigClockSource+0x1c>
 800abcc:	2302      	movs	r3, #2
 800abce:	e0b4      	b.n	800ad3a <HAL_TIM_ConfigClockSource+0x186>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2201      	movs	r2, #1
 800abd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2202      	movs	r2, #2
 800abdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800abe8:	68ba      	ldr	r2, [r7, #8]
 800abea:	4b56      	ldr	r3, [pc, #344]	@ (800ad44 <HAL_TIM_ConfigClockSource+0x190>)
 800abec:	4013      	ands	r3, r2
 800abee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800abf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac08:	d03e      	beq.n	800ac88 <HAL_TIM_ConfigClockSource+0xd4>
 800ac0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ac0e:	f200 8087 	bhi.w	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac16:	f000 8086 	beq.w	800ad26 <HAL_TIM_ConfigClockSource+0x172>
 800ac1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ac1e:	d87f      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac20:	2b70      	cmp	r3, #112	@ 0x70
 800ac22:	d01a      	beq.n	800ac5a <HAL_TIM_ConfigClockSource+0xa6>
 800ac24:	2b70      	cmp	r3, #112	@ 0x70
 800ac26:	d87b      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac28:	2b60      	cmp	r3, #96	@ 0x60
 800ac2a:	d050      	beq.n	800acce <HAL_TIM_ConfigClockSource+0x11a>
 800ac2c:	2b60      	cmp	r3, #96	@ 0x60
 800ac2e:	d877      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac30:	2b50      	cmp	r3, #80	@ 0x50
 800ac32:	d03c      	beq.n	800acae <HAL_TIM_ConfigClockSource+0xfa>
 800ac34:	2b50      	cmp	r3, #80	@ 0x50
 800ac36:	d873      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac38:	2b40      	cmp	r3, #64	@ 0x40
 800ac3a:	d058      	beq.n	800acee <HAL_TIM_ConfigClockSource+0x13a>
 800ac3c:	2b40      	cmp	r3, #64	@ 0x40
 800ac3e:	d86f      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac40:	2b30      	cmp	r3, #48	@ 0x30
 800ac42:	d064      	beq.n	800ad0e <HAL_TIM_ConfigClockSource+0x15a>
 800ac44:	2b30      	cmp	r3, #48	@ 0x30
 800ac46:	d86b      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac48:	2b20      	cmp	r3, #32
 800ac4a:	d060      	beq.n	800ad0e <HAL_TIM_ConfigClockSource+0x15a>
 800ac4c:	2b20      	cmp	r3, #32
 800ac4e:	d867      	bhi.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d05c      	beq.n	800ad0e <HAL_TIM_ConfigClockSource+0x15a>
 800ac54:	2b10      	cmp	r3, #16
 800ac56:	d05a      	beq.n	800ad0e <HAL_TIM_ConfigClockSource+0x15a>
 800ac58:	e062      	b.n	800ad20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac6a:	f000 fc13 	bl	800b494 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ac7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	68ba      	ldr	r2, [r7, #8]
 800ac84:	609a      	str	r2, [r3, #8]
      break;
 800ac86:	e04f      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac98:	f000 fbfc 	bl	800b494 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	689a      	ldr	r2, [r3, #8]
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800acaa:	609a      	str	r2, [r3, #8]
      break;
 800acac:	e03c      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800acba:	461a      	mov	r2, r3
 800acbc:	f000 fb70 	bl	800b3a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2150      	movs	r1, #80	@ 0x50
 800acc6:	4618      	mov	r0, r3
 800acc8:	f000 fbc9 	bl	800b45e <TIM_ITRx_SetConfig>
      break;
 800accc:	e02c      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800acda:	461a      	mov	r2, r3
 800acdc:	f000 fb8f 	bl	800b3fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2160      	movs	r1, #96	@ 0x60
 800ace6:	4618      	mov	r0, r3
 800ace8:	f000 fbb9 	bl	800b45e <TIM_ITRx_SetConfig>
      break;
 800acec:	e01c      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800acfa:	461a      	mov	r2, r3
 800acfc:	f000 fb50 	bl	800b3a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	2140      	movs	r1, #64	@ 0x40
 800ad06:	4618      	mov	r0, r3
 800ad08:	f000 fba9 	bl	800b45e <TIM_ITRx_SetConfig>
      break;
 800ad0c:	e00c      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681a      	ldr	r2, [r3, #0]
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4619      	mov	r1, r3
 800ad18:	4610      	mov	r0, r2
 800ad1a:	f000 fba0 	bl	800b45e <TIM_ITRx_SetConfig>
      break;
 800ad1e:	e003      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800ad20:	2301      	movs	r3, #1
 800ad22:	73fb      	strb	r3, [r7, #15]
      break;
 800ad24:	e000      	b.n	800ad28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800ad26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ad38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	fffeff88 	.word	0xfffeff88

0800ad48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad50:	bf00      	nop
 800ad52:	370c      	adds	r7, #12
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b083      	sub	sp, #12
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad64:	bf00      	nop
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad78:	bf00      	nop
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b083      	sub	sp, #12
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad8c:	bf00      	nop
 800ad8e:	370c      	adds	r7, #12
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b085      	sub	sp, #20
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4a43      	ldr	r2, [pc, #268]	@ (800aeb8 <TIM_Base_SetConfig+0x120>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d013      	beq.n	800add8 <TIM_Base_SetConfig+0x40>
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adb6:	d00f      	beq.n	800add8 <TIM_Base_SetConfig+0x40>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	4a40      	ldr	r2, [pc, #256]	@ (800aebc <TIM_Base_SetConfig+0x124>)
 800adbc:	4293      	cmp	r3, r2
 800adbe:	d00b      	beq.n	800add8 <TIM_Base_SetConfig+0x40>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4a3f      	ldr	r2, [pc, #252]	@ (800aec0 <TIM_Base_SetConfig+0x128>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d007      	beq.n	800add8 <TIM_Base_SetConfig+0x40>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	4a3e      	ldr	r2, [pc, #248]	@ (800aec4 <TIM_Base_SetConfig+0x12c>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d003      	beq.n	800add8 <TIM_Base_SetConfig+0x40>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4a3d      	ldr	r2, [pc, #244]	@ (800aec8 <TIM_Base_SetConfig+0x130>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d108      	bne.n	800adea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	68fa      	ldr	r2, [r7, #12]
 800ade6:	4313      	orrs	r3, r2
 800ade8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a32      	ldr	r2, [pc, #200]	@ (800aeb8 <TIM_Base_SetConfig+0x120>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d02b      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adf8:	d027      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a2f      	ldr	r2, [pc, #188]	@ (800aebc <TIM_Base_SetConfig+0x124>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d023      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a2e      	ldr	r2, [pc, #184]	@ (800aec0 <TIM_Base_SetConfig+0x128>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d01f      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	4a2d      	ldr	r2, [pc, #180]	@ (800aec4 <TIM_Base_SetConfig+0x12c>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d01b      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a2c      	ldr	r2, [pc, #176]	@ (800aec8 <TIM_Base_SetConfig+0x130>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d017      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	4a2b      	ldr	r2, [pc, #172]	@ (800aecc <TIM_Base_SetConfig+0x134>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d013      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	4a2a      	ldr	r2, [pc, #168]	@ (800aed0 <TIM_Base_SetConfig+0x138>)
 800ae26:	4293      	cmp	r3, r2
 800ae28:	d00f      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	4a29      	ldr	r2, [pc, #164]	@ (800aed4 <TIM_Base_SetConfig+0x13c>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d00b      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	4a28      	ldr	r2, [pc, #160]	@ (800aed8 <TIM_Base_SetConfig+0x140>)
 800ae36:	4293      	cmp	r3, r2
 800ae38:	d007      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4a27      	ldr	r2, [pc, #156]	@ (800aedc <TIM_Base_SetConfig+0x144>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d003      	beq.n	800ae4a <TIM_Base_SetConfig+0xb2>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4a26      	ldr	r2, [pc, #152]	@ (800aee0 <TIM_Base_SetConfig+0x148>)
 800ae46:	4293      	cmp	r3, r2
 800ae48:	d108      	bne.n	800ae5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	68db      	ldr	r3, [r3, #12]
 800ae56:	68fa      	ldr	r2, [r7, #12]
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	695b      	ldr	r3, [r3, #20]
 800ae66:	4313      	orrs	r3, r2
 800ae68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	689a      	ldr	r2, [r3, #8]
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	681a      	ldr	r2, [r3, #0]
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	4a0e      	ldr	r2, [pc, #56]	@ (800aeb8 <TIM_Base_SetConfig+0x120>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d003      	beq.n	800ae8a <TIM_Base_SetConfig+0xf2>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a10      	ldr	r2, [pc, #64]	@ (800aec8 <TIM_Base_SetConfig+0x130>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d103      	bne.n	800ae92 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	691a      	ldr	r2, [r3, #16]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f043 0204 	orr.w	r2, r3, #4
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	68fa      	ldr	r2, [r7, #12]
 800aea8:	601a      	str	r2, [r3, #0]
}
 800aeaa:	bf00      	nop
 800aeac:	3714      	adds	r7, #20
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	40010000 	.word	0x40010000
 800aebc:	40000400 	.word	0x40000400
 800aec0:	40000800 	.word	0x40000800
 800aec4:	40000c00 	.word	0x40000c00
 800aec8:	40010400 	.word	0x40010400
 800aecc:	40014000 	.word	0x40014000
 800aed0:	40014400 	.word	0x40014400
 800aed4:	40014800 	.word	0x40014800
 800aed8:	40001800 	.word	0x40001800
 800aedc:	40001c00 	.word	0x40001c00
 800aee0:	40002000 	.word	0x40002000

0800aee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b087      	sub	sp, #28
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6a1b      	ldr	r3, [r3, #32]
 800aef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6a1b      	ldr	r3, [r3, #32]
 800aef8:	f023 0201 	bic.w	r2, r3, #1
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	699b      	ldr	r3, [r3, #24]
 800af0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af0c:	68fa      	ldr	r2, [r7, #12]
 800af0e:	4b2b      	ldr	r3, [pc, #172]	@ (800afbc <TIM_OC1_SetConfig+0xd8>)
 800af10:	4013      	ands	r3, r2
 800af12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f023 0303 	bic.w	r3, r3, #3
 800af1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	4313      	orrs	r3, r2
 800af24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	f023 0302 	bic.w	r3, r3, #2
 800af2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	689b      	ldr	r3, [r3, #8]
 800af32:	697a      	ldr	r2, [r7, #20]
 800af34:	4313      	orrs	r3, r2
 800af36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	4a21      	ldr	r2, [pc, #132]	@ (800afc0 <TIM_OC1_SetConfig+0xdc>)
 800af3c:	4293      	cmp	r3, r2
 800af3e:	d003      	beq.n	800af48 <TIM_OC1_SetConfig+0x64>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	4a20      	ldr	r2, [pc, #128]	@ (800afc4 <TIM_OC1_SetConfig+0xe0>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d10c      	bne.n	800af62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af48:	697b      	ldr	r3, [r7, #20]
 800af4a:	f023 0308 	bic.w	r3, r3, #8
 800af4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	697a      	ldr	r2, [r7, #20]
 800af56:	4313      	orrs	r3, r2
 800af58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af5a:	697b      	ldr	r3, [r7, #20]
 800af5c:	f023 0304 	bic.w	r3, r3, #4
 800af60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	4a16      	ldr	r2, [pc, #88]	@ (800afc0 <TIM_OC1_SetConfig+0xdc>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d003      	beq.n	800af72 <TIM_OC1_SetConfig+0x8e>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4a15      	ldr	r2, [pc, #84]	@ (800afc4 <TIM_OC1_SetConfig+0xe0>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d111      	bne.n	800af96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	695b      	ldr	r3, [r3, #20]
 800af86:	693a      	ldr	r2, [r7, #16]
 800af88:	4313      	orrs	r3, r2
 800af8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	699b      	ldr	r3, [r3, #24]
 800af90:	693a      	ldr	r2, [r7, #16]
 800af92:	4313      	orrs	r3, r2
 800af94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	693a      	ldr	r2, [r7, #16]
 800af9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	68fa      	ldr	r2, [r7, #12]
 800afa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	685a      	ldr	r2, [r3, #4]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	697a      	ldr	r2, [r7, #20]
 800afae:	621a      	str	r2, [r3, #32]
}
 800afb0:	bf00      	nop
 800afb2:	371c      	adds	r7, #28
 800afb4:	46bd      	mov	sp, r7
 800afb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afba:	4770      	bx	lr
 800afbc:	fffeff8f 	.word	0xfffeff8f
 800afc0:	40010000 	.word	0x40010000
 800afc4:	40010400 	.word	0x40010400

0800afc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afc8:	b480      	push	{r7}
 800afca:	b087      	sub	sp, #28
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6a1b      	ldr	r3, [r3, #32]
 800afd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6a1b      	ldr	r3, [r3, #32]
 800afdc:	f023 0210 	bic.w	r2, r3, #16
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	4b2e      	ldr	r3, [pc, #184]	@ (800b0ac <TIM_OC2_SetConfig+0xe4>)
 800aff4:	4013      	ands	r3, r2
 800aff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800affe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	021b      	lsls	r3, r3, #8
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	4313      	orrs	r3, r2
 800b00a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	f023 0320 	bic.w	r3, r3, #32
 800b012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	689b      	ldr	r3, [r3, #8]
 800b018:	011b      	lsls	r3, r3, #4
 800b01a:	697a      	ldr	r2, [r7, #20]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a23      	ldr	r2, [pc, #140]	@ (800b0b0 <TIM_OC2_SetConfig+0xe8>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d003      	beq.n	800b030 <TIM_OC2_SetConfig+0x68>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a22      	ldr	r2, [pc, #136]	@ (800b0b4 <TIM_OC2_SetConfig+0xec>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d10d      	bne.n	800b04c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	011b      	lsls	r3, r3, #4
 800b03e:	697a      	ldr	r2, [r7, #20]
 800b040:	4313      	orrs	r3, r2
 800b042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b04a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a18      	ldr	r2, [pc, #96]	@ (800b0b0 <TIM_OC2_SetConfig+0xe8>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d003      	beq.n	800b05c <TIM_OC2_SetConfig+0x94>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a17      	ldr	r2, [pc, #92]	@ (800b0b4 <TIM_OC2_SetConfig+0xec>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d113      	bne.n	800b084 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b062:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b06a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	695b      	ldr	r3, [r3, #20]
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	693a      	ldr	r2, [r7, #16]
 800b074:	4313      	orrs	r3, r2
 800b076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	699b      	ldr	r3, [r3, #24]
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	693a      	ldr	r2, [r7, #16]
 800b080:	4313      	orrs	r3, r2
 800b082:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	693a      	ldr	r2, [r7, #16]
 800b088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	68fa      	ldr	r2, [r7, #12]
 800b08e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	697a      	ldr	r2, [r7, #20]
 800b09c:	621a      	str	r2, [r3, #32]
}
 800b09e:	bf00      	nop
 800b0a0:	371c      	adds	r7, #28
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	feff8fff 	.word	0xfeff8fff
 800b0b0:	40010000 	.word	0x40010000
 800b0b4:	40010400 	.word	0x40010400

0800b0b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b087      	sub	sp, #28
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6a1b      	ldr	r3, [r3, #32]
 800b0c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6a1b      	ldr	r3, [r3, #32]
 800b0cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	685b      	ldr	r3, [r3, #4]
 800b0d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	69db      	ldr	r3, [r3, #28]
 800b0de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b0e0:	68fa      	ldr	r2, [r7, #12]
 800b0e2:	4b2d      	ldr	r3, [pc, #180]	@ (800b198 <TIM_OC3_SetConfig+0xe0>)
 800b0e4:	4013      	ands	r3, r2
 800b0e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	f023 0303 	bic.w	r3, r3, #3
 800b0ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	68fa      	ldr	r2, [r7, #12]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b100:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	021b      	lsls	r3, r3, #8
 800b108:	697a      	ldr	r2, [r7, #20]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	4a22      	ldr	r2, [pc, #136]	@ (800b19c <TIM_OC3_SetConfig+0xe4>)
 800b112:	4293      	cmp	r3, r2
 800b114:	d003      	beq.n	800b11e <TIM_OC3_SetConfig+0x66>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	4a21      	ldr	r2, [pc, #132]	@ (800b1a0 <TIM_OC3_SetConfig+0xe8>)
 800b11a:	4293      	cmp	r3, r2
 800b11c:	d10d      	bne.n	800b13a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b124:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	021b      	lsls	r3, r3, #8
 800b12c:	697a      	ldr	r2, [r7, #20]
 800b12e:	4313      	orrs	r3, r2
 800b130:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b138:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	4a17      	ldr	r2, [pc, #92]	@ (800b19c <TIM_OC3_SetConfig+0xe4>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d003      	beq.n	800b14a <TIM_OC3_SetConfig+0x92>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a16      	ldr	r2, [pc, #88]	@ (800b1a0 <TIM_OC3_SetConfig+0xe8>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d113      	bne.n	800b172 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b150:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b158:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	695b      	ldr	r3, [r3, #20]
 800b15e:	011b      	lsls	r3, r3, #4
 800b160:	693a      	ldr	r2, [r7, #16]
 800b162:	4313      	orrs	r3, r2
 800b164:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	699b      	ldr	r3, [r3, #24]
 800b16a:	011b      	lsls	r3, r3, #4
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	4313      	orrs	r3, r2
 800b170:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	693a      	ldr	r2, [r7, #16]
 800b176:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	68fa      	ldr	r2, [r7, #12]
 800b17c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	685a      	ldr	r2, [r3, #4]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	621a      	str	r2, [r3, #32]
}
 800b18c:	bf00      	nop
 800b18e:	371c      	adds	r7, #28
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr
 800b198:	fffeff8f 	.word	0xfffeff8f
 800b19c:	40010000 	.word	0x40010000
 800b1a0:	40010400 	.word	0x40010400

0800b1a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b087      	sub	sp, #28
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6a1b      	ldr	r3, [r3, #32]
 800b1b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6a1b      	ldr	r3, [r3, #32]
 800b1b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	69db      	ldr	r3, [r3, #28]
 800b1ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	4b1e      	ldr	r3, [pc, #120]	@ (800b248 <TIM_OC4_SetConfig+0xa4>)
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b1da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	021b      	lsls	r3, r3, #8
 800b1e2:	68fa      	ldr	r2, [r7, #12]
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b1ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	689b      	ldr	r3, [r3, #8]
 800b1f4:	031b      	lsls	r3, r3, #12
 800b1f6:	693a      	ldr	r2, [r7, #16]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a13      	ldr	r2, [pc, #76]	@ (800b24c <TIM_OC4_SetConfig+0xa8>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d003      	beq.n	800b20c <TIM_OC4_SetConfig+0x68>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	4a12      	ldr	r2, [pc, #72]	@ (800b250 <TIM_OC4_SetConfig+0xac>)
 800b208:	4293      	cmp	r3, r2
 800b20a:	d109      	bne.n	800b220 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b212:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	695b      	ldr	r3, [r3, #20]
 800b218:	019b      	lsls	r3, r3, #6
 800b21a:	697a      	ldr	r2, [r7, #20]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	697a      	ldr	r2, [r7, #20]
 800b224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	685a      	ldr	r2, [r3, #4]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	693a      	ldr	r2, [r7, #16]
 800b238:	621a      	str	r2, [r3, #32]
}
 800b23a:	bf00      	nop
 800b23c:	371c      	adds	r7, #28
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	feff8fff 	.word	0xfeff8fff
 800b24c:	40010000 	.word	0x40010000
 800b250:	40010400 	.word	0x40010400

0800b254 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b254:	b480      	push	{r7}
 800b256:	b087      	sub	sp, #28
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a1b      	ldr	r3, [r3, #32]
 800b262:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	6a1b      	ldr	r3, [r3, #32]
 800b268:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b27a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	4b1b      	ldr	r3, [pc, #108]	@ (800b2ec <TIM_OC5_SetConfig+0x98>)
 800b280:	4013      	ands	r3, r2
 800b282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	68fa      	ldr	r2, [r7, #12]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b294:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	041b      	lsls	r3, r3, #16
 800b29c:	693a      	ldr	r2, [r7, #16]
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a12      	ldr	r2, [pc, #72]	@ (800b2f0 <TIM_OC5_SetConfig+0x9c>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d003      	beq.n	800b2b2 <TIM_OC5_SetConfig+0x5e>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a11      	ldr	r2, [pc, #68]	@ (800b2f4 <TIM_OC5_SetConfig+0xa0>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d109      	bne.n	800b2c6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	695b      	ldr	r3, [r3, #20]
 800b2be:	021b      	lsls	r3, r3, #8
 800b2c0:	697a      	ldr	r2, [r7, #20]
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	697a      	ldr	r2, [r7, #20]
 800b2ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	68fa      	ldr	r2, [r7, #12]
 800b2d0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	685a      	ldr	r2, [r3, #4]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	693a      	ldr	r2, [r7, #16]
 800b2de:	621a      	str	r2, [r3, #32]
}
 800b2e0:	bf00      	nop
 800b2e2:	371c      	adds	r7, #28
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr
 800b2ec:	fffeff8f 	.word	0xfffeff8f
 800b2f0:	40010000 	.word	0x40010000
 800b2f4:	40010400 	.word	0x40010400

0800b2f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b320:	68fa      	ldr	r2, [r7, #12]
 800b322:	4b1c      	ldr	r3, [pc, #112]	@ (800b394 <TIM_OC6_SetConfig+0x9c>)
 800b324:	4013      	ands	r3, r2
 800b326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	021b      	lsls	r3, r3, #8
 800b32e:	68fa      	ldr	r2, [r7, #12]
 800b330:	4313      	orrs	r3, r2
 800b332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b33a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	051b      	lsls	r3, r3, #20
 800b342:	693a      	ldr	r2, [r7, #16]
 800b344:	4313      	orrs	r3, r2
 800b346:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	4a13      	ldr	r2, [pc, #76]	@ (800b398 <TIM_OC6_SetConfig+0xa0>)
 800b34c:	4293      	cmp	r3, r2
 800b34e:	d003      	beq.n	800b358 <TIM_OC6_SetConfig+0x60>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a12      	ldr	r2, [pc, #72]	@ (800b39c <TIM_OC6_SetConfig+0xa4>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d109      	bne.n	800b36c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b358:	697b      	ldr	r3, [r7, #20]
 800b35a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b35e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	695b      	ldr	r3, [r3, #20]
 800b364:	029b      	lsls	r3, r3, #10
 800b366:	697a      	ldr	r2, [r7, #20]
 800b368:	4313      	orrs	r3, r2
 800b36a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	697a      	ldr	r2, [r7, #20]
 800b370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	685a      	ldr	r2, [r3, #4]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	621a      	str	r2, [r3, #32]
}
 800b386:	bf00      	nop
 800b388:	371c      	adds	r7, #28
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr
 800b392:	bf00      	nop
 800b394:	feff8fff 	.word	0xfeff8fff
 800b398:	40010000 	.word	0x40010000
 800b39c:	40010400 	.word	0x40010400

0800b3a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b087      	sub	sp, #28
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	6a1b      	ldr	r3, [r3, #32]
 800b3b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	6a1b      	ldr	r3, [r3, #32]
 800b3b6:	f023 0201 	bic.w	r2, r3, #1
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	699b      	ldr	r3, [r3, #24]
 800b3c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b3ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	011b      	lsls	r3, r3, #4
 800b3d0:	693a      	ldr	r2, [r7, #16]
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	f023 030a 	bic.w	r3, r3, #10
 800b3dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b3de:	697a      	ldr	r2, [r7, #20]
 800b3e0:	68bb      	ldr	r3, [r7, #8]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	693a      	ldr	r2, [r7, #16]
 800b3ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	697a      	ldr	r2, [r7, #20]
 800b3f0:	621a      	str	r2, [r3, #32]
}
 800b3f2:	bf00      	nop
 800b3f4:	371c      	adds	r7, #28
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fc:	4770      	bx	lr

0800b3fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b3fe:	b480      	push	{r7}
 800b400:	b087      	sub	sp, #28
 800b402:	af00      	add	r7, sp, #0
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6a1b      	ldr	r3, [r3, #32]
 800b40e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	6a1b      	ldr	r3, [r3, #32]
 800b414:	f023 0210 	bic.w	r2, r3, #16
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b428:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	031b      	lsls	r3, r3, #12
 800b42e:	693a      	ldr	r2, [r7, #16]
 800b430:	4313      	orrs	r3, r2
 800b432:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b43a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	011b      	lsls	r3, r3, #4
 800b440:	697a      	ldr	r2, [r7, #20]
 800b442:	4313      	orrs	r3, r2
 800b444:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	693a      	ldr	r2, [r7, #16]
 800b44a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	697a      	ldr	r2, [r7, #20]
 800b450:	621a      	str	r2, [r3, #32]
}
 800b452:	bf00      	nop
 800b454:	371c      	adds	r7, #28
 800b456:	46bd      	mov	sp, r7
 800b458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45c:	4770      	bx	lr

0800b45e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b45e:	b480      	push	{r7}
 800b460:	b085      	sub	sp, #20
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
 800b466:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	689b      	ldr	r3, [r3, #8]
 800b46c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b474:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b476:	683a      	ldr	r2, [r7, #0]
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	4313      	orrs	r3, r2
 800b47c:	f043 0307 	orr.w	r3, r3, #7
 800b480:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	68fa      	ldr	r2, [r7, #12]
 800b486:	609a      	str	r2, [r3, #8]
}
 800b488:	bf00      	nop
 800b48a:	3714      	adds	r7, #20
 800b48c:	46bd      	mov	sp, r7
 800b48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b492:	4770      	bx	lr

0800b494 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b494:	b480      	push	{r7}
 800b496:	b087      	sub	sp, #28
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
 800b4a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	021a      	lsls	r2, r3, #8
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	431a      	orrs	r2, r3
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	4313      	orrs	r3, r2
 800b4bc:	697a      	ldr	r2, [r7, #20]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	697a      	ldr	r2, [r7, #20]
 800b4c6:	609a      	str	r2, [r3, #8]
}
 800b4c8:	bf00      	nop
 800b4ca:	371c      	adds	r7, #28
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d2:	4770      	bx	lr

0800b4d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b087      	sub	sp, #28
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	f003 031f 	and.w	r3, r3, #31
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	6a1a      	ldr	r2, [r3, #32]
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	43db      	mvns	r3, r3
 800b4f6:	401a      	ands	r2, r3
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6a1a      	ldr	r2, [r3, #32]
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	f003 031f 	and.w	r3, r3, #31
 800b506:	6879      	ldr	r1, [r7, #4]
 800b508:	fa01 f303 	lsl.w	r3, r1, r3
 800b50c:	431a      	orrs	r2, r3
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	621a      	str	r2, [r3, #32]
}
 800b512:	bf00      	nop
 800b514:	371c      	adds	r7, #28
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
	...

0800b520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b530:	2b01      	cmp	r3, #1
 800b532:	d101      	bne.n	800b538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b534:	2302      	movs	r3, #2
 800b536:	e06d      	b.n	800b614 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2201      	movs	r2, #1
 800b53c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2202      	movs	r2, #2
 800b544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	689b      	ldr	r3, [r3, #8]
 800b556:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	4a30      	ldr	r2, [pc, #192]	@ (800b620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d004      	beq.n	800b56c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	4a2f      	ldr	r2, [pc, #188]	@ (800b624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b568:	4293      	cmp	r3, r2
 800b56a:	d108      	bne.n	800b57e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b572:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	4313      	orrs	r3, r2
 800b57c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b584:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	68fa      	ldr	r2, [r7, #12]
 800b58c:	4313      	orrs	r3, r2
 800b58e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	68fa      	ldr	r2, [r7, #12]
 800b596:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a20      	ldr	r2, [pc, #128]	@ (800b620 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d022      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5aa:	d01d      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b628 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d018      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	4a1c      	ldr	r2, [pc, #112]	@ (800b62c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b5bc:	4293      	cmp	r3, r2
 800b5be:	d013      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	4a1a      	ldr	r2, [pc, #104]	@ (800b630 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	d00e      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	4a15      	ldr	r2, [pc, #84]	@ (800b624 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b5d0:	4293      	cmp	r3, r2
 800b5d2:	d009      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	4a16      	ldr	r2, [pc, #88]	@ (800b634 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d004      	beq.n	800b5e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4a15      	ldr	r2, [pc, #84]	@ (800b638 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d10c      	bne.n	800b602 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5e8:	68bb      	ldr	r3, [r7, #8]
 800b5ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5f0:	683b      	ldr	r3, [r7, #0]
 800b5f2:	689b      	ldr	r3, [r3, #8]
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	68ba      	ldr	r2, [r7, #8]
 800b600:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2201      	movs	r2, #1
 800b606:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b612:	2300      	movs	r3, #0
}
 800b614:	4618      	mov	r0, r3
 800b616:	3714      	adds	r7, #20
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr
 800b620:	40010000 	.word	0x40010000
 800b624:	40010400 	.word	0x40010400
 800b628:	40000400 	.word	0x40000400
 800b62c:	40000800 	.word	0x40000800
 800b630:	40000c00 	.word	0x40000c00
 800b634:	40014000 	.word	0x40014000
 800b638:	40001800 	.word	0x40001800

0800b63c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b085      	sub	sp, #20
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b646:	2300      	movs	r3, #0
 800b648:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b650:	2b01      	cmp	r3, #1
 800b652:	d101      	bne.n	800b658 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b654:	2302      	movs	r3, #2
 800b656:	e065      	b.n	800b724 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2201      	movs	r2, #1
 800b65c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	4313      	orrs	r3, r2
 800b66c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b674:	683b      	ldr	r3, [r7, #0]
 800b676:	689b      	ldr	r3, [r3, #8]
 800b678:	4313      	orrs	r3, r2
 800b67a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	685b      	ldr	r3, [r3, #4]
 800b686:	4313      	orrs	r3, r2
 800b688:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4313      	orrs	r3, r2
 800b696:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	695b      	ldr	r3, [r3, #20]
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	699b      	ldr	r3, [r3, #24]
 800b6cc:	041b      	lsls	r3, r3, #16
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4a16      	ldr	r2, [pc, #88]	@ (800b730 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d004      	beq.n	800b6e6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a14      	ldr	r2, [pc, #80]	@ (800b734 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d115      	bne.n	800b712 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6f0:	051b      	lsls	r3, r3, #20
 800b6f2:	4313      	orrs	r3, r2
 800b6f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	69db      	ldr	r3, [r3, #28]
 800b700:	4313      	orrs	r3, r2
 800b702:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	6a1b      	ldr	r3, [r3, #32]
 800b70e:	4313      	orrs	r3, r2
 800b710:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68fa      	ldr	r2, [r7, #12]
 800b718:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	2200      	movs	r2, #0
 800b71e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b722:	2300      	movs	r3, #0
}
 800b724:	4618      	mov	r0, r3
 800b726:	3714      	adds	r7, #20
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr
 800b730:	40010000 	.word	0x40010000
 800b734:	40010400 	.word	0x40010400

0800b738 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b740:	bf00      	nop
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b754:	bf00      	nop
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b760:	b480      	push	{r7}
 800b762:	b083      	sub	sp, #12
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b768:	bf00      	nop
 800b76a:	370c      	adds	r7, #12
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr

0800b774 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b082      	sub	sp, #8
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d101      	bne.n	800b786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b782:	2301      	movs	r3, #1
 800b784:	e040      	b.n	800b808 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d106      	bne.n	800b79c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f7fa fb36 	bl	8005e08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2224      	movs	r2, #36	@ 0x24
 800b7a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f022 0201 	bic.w	r2, r2, #1
 800b7b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d002      	beq.n	800b7c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 fde6 	bl	800c38c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f000 fb7f 	bl	800bec4 <UART_SetConfig>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	d101      	bne.n	800b7d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	e01b      	b.n	800b808 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b7de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	689a      	ldr	r2, [r3, #8]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b7ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	681a      	ldr	r2, [r3, #0]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f042 0201 	orr.w	r2, r2, #1
 800b7fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f000 fe65 	bl	800c4d0 <UART_CheckIdleState>
 800b806:	4603      	mov	r3, r0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3708      	adds	r7, #8
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b08a      	sub	sp, #40	@ 0x28
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	4613      	mov	r3, r2
 800b81c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b824:	2b20      	cmp	r3, #32
 800b826:	d132      	bne.n	800b88e <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b828:	68bb      	ldr	r3, [r7, #8]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d002      	beq.n	800b834 <HAL_UART_Receive_DMA+0x24>
 800b82e:	88fb      	ldrh	r3, [r7, #6]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d101      	bne.n	800b838 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	e02b      	b.n	800b890 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2200      	movs	r2, #0
 800b83c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	685b      	ldr	r3, [r3, #4]
 800b844:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d018      	beq.n	800b87e <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	e853 3f00 	ldrex	r3, [r3]
 800b858:	613b      	str	r3, [r7, #16]
   return(result);
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b860:	627b      	str	r3, [r7, #36]	@ 0x24
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	461a      	mov	r2, r3
 800b868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b86a:	623b      	str	r3, [r7, #32]
 800b86c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86e:	69f9      	ldr	r1, [r7, #28]
 800b870:	6a3a      	ldr	r2, [r7, #32]
 800b872:	e841 2300 	strex	r3, r2, [r1]
 800b876:	61bb      	str	r3, [r7, #24]
   return(result);
 800b878:	69bb      	ldr	r3, [r7, #24]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d1e6      	bne.n	800b84c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800b87e:	88fb      	ldrh	r3, [r7, #6]
 800b880:	461a      	mov	r2, r3
 800b882:	68b9      	ldr	r1, [r7, #8]
 800b884:	68f8      	ldr	r0, [r7, #12]
 800b886:	f000 fee7 	bl	800c658 <UART_Start_Receive_DMA>
 800b88a:	4603      	mov	r3, r0
 800b88c:	e000      	b.n	800b890 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800b88e:	2302      	movs	r3, #2
  }
}
 800b890:	4618      	mov	r0, r3
 800b892:	3728      	adds	r7, #40	@ 0x28
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b0ba      	sub	sp, #232	@ 0xe8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	69db      	ldr	r3, [r3, #28]
 800b8a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	689b      	ldr	r3, [r3, #8]
 800b8ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b8be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b8c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b8c6:	4013      	ands	r3, r2
 800b8c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b8cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d115      	bne.n	800b900 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800b8d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b8d8:	f003 0320 	and.w	r3, r3, #32
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d00f      	beq.n	800b900 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800b8e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b8e4:	f003 0320 	and.w	r3, r3, #32
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d009      	beq.n	800b900 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	f000 82b1 	beq.w	800be58 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	4798      	blx	r3
      }
      return;
 800b8fe:	e2ab      	b.n	800be58 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b900:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b904:	2b00      	cmp	r3, #0
 800b906:	f000 8117 	beq.w	800bb38 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800b90a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b90e:	f003 0301 	and.w	r3, r3, #1
 800b912:	2b00      	cmp	r3, #0
 800b914:	d106      	bne.n	800b924 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800b916:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b91a:	4b85      	ldr	r3, [pc, #532]	@ (800bb30 <HAL_UART_IRQHandler+0x298>)
 800b91c:	4013      	ands	r3, r2
 800b91e:	2b00      	cmp	r3, #0
 800b920:	f000 810a 	beq.w	800bb38 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b928:	f003 0301 	and.w	r3, r3, #1
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d011      	beq.n	800b954 <HAL_UART_IRQHandler+0xbc>
 800b930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d00b      	beq.n	800b954 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	2201      	movs	r2, #1
 800b942:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b94a:	f043 0201 	orr.w	r2, r3, #1
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b958:	f003 0302 	and.w	r3, r3, #2
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d011      	beq.n	800b984 <HAL_UART_IRQHandler+0xec>
 800b960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b964:	f003 0301 	and.w	r3, r3, #1
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00b      	beq.n	800b984 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2202      	movs	r2, #2
 800b972:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b97a:	f043 0204 	orr.w	r2, r3, #4
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b988:	f003 0304 	and.w	r3, r3, #4
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d011      	beq.n	800b9b4 <HAL_UART_IRQHandler+0x11c>
 800b990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b994:	f003 0301 	and.w	r3, r3, #1
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00b      	beq.n	800b9b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	2204      	movs	r2, #4
 800b9a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9aa:	f043 0202 	orr.w	r2, r3, #2
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b9b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9b8:	f003 0308 	and.w	r3, r3, #8
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d017      	beq.n	800b9f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b9c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9c4:	f003 0320 	and.w	r3, r3, #32
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d105      	bne.n	800b9d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800b9cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d00b      	beq.n	800b9f0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	2208      	movs	r2, #8
 800b9de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9e6:	f043 0208 	orr.w	r2, r3, #8
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b9f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d012      	beq.n	800ba22 <HAL_UART_IRQHandler+0x18a>
 800b9fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00c      	beq.n	800ba22 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ba10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba18:	f043 0220 	orr.w	r2, r3, #32
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	f000 8217 	beq.w	800be5c <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800ba2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba32:	f003 0320 	and.w	r3, r3, #32
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00d      	beq.n	800ba56 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800ba3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba3e:	f003 0320 	and.w	r3, r3, #32
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d007      	beq.n	800ba56 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d003      	beq.n	800ba56 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	689b      	ldr	r3, [r3, #8]
 800ba66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba6a:	2b40      	cmp	r3, #64	@ 0x40
 800ba6c:	d005      	beq.n	800ba7a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ba6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ba72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d04f      	beq.n	800bb1a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 feb2 	bl	800c7e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	689b      	ldr	r3, [r3, #8]
 800ba86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba8a:	2b40      	cmp	r3, #64	@ 0x40
 800ba8c:	d141      	bne.n	800bb12 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	3308      	adds	r3, #8
 800ba94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba9c:	e853 3f00 	ldrex	r3, [r3]
 800baa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800baa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800baa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800baac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3308      	adds	r3, #8
 800bab6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800baba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800babe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bac2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bac6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800baca:	e841 2300 	strex	r3, r2, [r1]
 800bace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bad2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1d9      	bne.n	800ba8e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d013      	beq.n	800bb0a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bae6:	4a13      	ldr	r2, [pc, #76]	@ (800bb34 <HAL_UART_IRQHandler+0x29c>)
 800bae8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baee:	4618      	mov	r0, r3
 800baf0:	f7fa ff0e 	bl	8006910 <HAL_DMA_Abort_IT>
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d017      	beq.n	800bb2a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bafe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800bb04:	4610      	mov	r0, r2
 800bb06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb08:	e00f      	b.n	800bb2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f000 f9c4 	bl	800be98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb10:	e00b      	b.n	800bb2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 f9c0 	bl	800be98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb18:	e007      	b.n	800bb2a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 f9bc 	bl	800be98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2200      	movs	r2, #0
 800bb24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800bb28:	e198      	b.n	800be5c <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb2a:	bf00      	nop
    return;
 800bb2c:	e196      	b.n	800be5c <HAL_UART_IRQHandler+0x5c4>
 800bb2e:	bf00      	nop
 800bb30:	04000120 	.word	0x04000120
 800bb34:	0800cafb 	.word	0x0800cafb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	f040 8166 	bne.w	800be0e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bb42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb46:	f003 0310 	and.w	r3, r3, #16
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	f000 815f 	beq.w	800be0e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bb50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb54:	f003 0310 	and.w	r3, r3, #16
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	f000 8158 	beq.w	800be0e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	2210      	movs	r2, #16
 800bb64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb70:	2b40      	cmp	r3, #64	@ 0x40
 800bb72:	f040 80d0 	bne.w	800bd16 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bb82:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	f000 80ab 	beq.w	800bce2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bb92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bb96:	429a      	cmp	r2, r3
 800bb98:	f080 80a3 	bcs.w	800bce2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bba2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbaa:	69db      	ldr	r3, [r3, #28]
 800bbac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bbb0:	f000 8086 	beq.w	800bcc0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbc0:	e853 3f00 	ldrex	r3, [r3]
 800bbc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bbc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bbcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbd0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	461a      	mov	r2, r3
 800bbda:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bbde:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bbe2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbe6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bbea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bbee:	e841 2300 	strex	r3, r2, [r1]
 800bbf2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bbf6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d1da      	bne.n	800bbb4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	3308      	adds	r3, #8
 800bc04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc08:	e853 3f00 	ldrex	r3, [r3]
 800bc0c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bc0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc10:	f023 0301 	bic.w	r3, r3, #1
 800bc14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	3308      	adds	r3, #8
 800bc1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bc22:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bc26:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc28:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bc2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bc2e:	e841 2300 	strex	r3, r2, [r1]
 800bc32:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bc34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1e1      	bne.n	800bbfe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	3308      	adds	r3, #8
 800bc40:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc44:	e853 3f00 	ldrex	r3, [r3]
 800bc48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bc4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	3308      	adds	r3, #8
 800bc5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bc5e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bc60:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc62:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bc64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bc66:	e841 2300 	strex	r3, r2, [r1]
 800bc6a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bc6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1e3      	bne.n	800bc3a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	2220      	movs	r2, #32
 800bc76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc88:	e853 3f00 	ldrex	r3, [r3]
 800bc8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc90:	f023 0310 	bic.w	r3, r3, #16
 800bc94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bca2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bca4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bca6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bca8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcaa:	e841 2300 	strex	r3, r2, [r1]
 800bcae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bcb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d1e4      	bne.n	800bc80 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7fa fdb8 	bl	8006830 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2202      	movs	r2, #2
 800bcc4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bcd2:	b29b      	uxth	r3, r3
 800bcd4:	1ad3      	subs	r3, r2, r3
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	4619      	mov	r1, r3
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f000 f8e6 	bl	800beac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800bce0:	e0be      	b.n	800be60 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bce8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bcec:	429a      	cmp	r2, r3
 800bcee:	f040 80b7 	bne.w	800be60 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcf6:	69db      	ldr	r3, [r3, #28]
 800bcf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bcfc:	f040 80b0 	bne.w	800be60 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2202      	movs	r2, #2
 800bd04:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f8cc 	bl	800beac <HAL_UARTEx_RxEventCallback>
      return;
 800bd14:	e0a4      	b.n	800be60 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd22:	b29b      	uxth	r3, r3
 800bd24:	1ad3      	subs	r3, r2, r3
 800bd26:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bd30:	b29b      	uxth	r3, r3
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 8096 	beq.w	800be64 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800bd38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f000 8091 	beq.w	800be64 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4a:	e853 3f00 	ldrex	r3, [r3]
 800bd4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bd50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	461a      	mov	r2, r3
 800bd60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bd64:	647b      	str	r3, [r7, #68]	@ 0x44
 800bd66:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd68:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bd6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bd6c:	e841 2300 	strex	r3, r2, [r1]
 800bd70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bd72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d1e4      	bne.n	800bd42 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	3308      	adds	r3, #8
 800bd7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd82:	e853 3f00 	ldrex	r3, [r3]
 800bd86:	623b      	str	r3, [r7, #32]
   return(result);
 800bd88:	6a3b      	ldr	r3, [r7, #32]
 800bd8a:	f023 0301 	bic.w	r3, r3, #1
 800bd8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	3308      	adds	r3, #8
 800bd98:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bd9c:	633a      	str	r2, [r7, #48]	@ 0x30
 800bd9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bda2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bda4:	e841 2300 	strex	r3, r2, [r1]
 800bda8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bdaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d1e3      	bne.n	800bd78 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2220      	movs	r2, #32
 800bdb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	e853 3f00 	ldrex	r3, [r3]
 800bdd0:	60fb      	str	r3, [r7, #12]
   return(result);
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	f023 0310 	bic.w	r3, r3, #16
 800bdd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	461a      	mov	r2, r3
 800bde2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800bde6:	61fb      	str	r3, [r7, #28]
 800bde8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdea:	69b9      	ldr	r1, [r7, #24]
 800bdec:	69fa      	ldr	r2, [r7, #28]
 800bdee:	e841 2300 	strex	r3, r2, [r1]
 800bdf2:	617b      	str	r3, [r7, #20]
   return(result);
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d1e4      	bne.n	800bdc4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2202      	movs	r2, #2
 800bdfe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800be04:	4619      	mov	r1, r3
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f000 f850 	bl	800beac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800be0c:	e02a      	b.n	800be64 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800be0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be16:	2b00      	cmp	r3, #0
 800be18:	d00e      	beq.n	800be38 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800be1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be22:	2b00      	cmp	r3, #0
 800be24:	d008      	beq.n	800be38 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d01c      	beq.n	800be68 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	4798      	blx	r3
    }
    return;
 800be36:	e017      	b.n	800be68 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800be38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be40:	2b00      	cmp	r3, #0
 800be42:	d012      	beq.n	800be6a <HAL_UART_IRQHandler+0x5d2>
 800be44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d00c      	beq.n	800be6a <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 fe64 	bl	800cb1e <UART_EndTransmit_IT>
    return;
 800be56:	e008      	b.n	800be6a <HAL_UART_IRQHandler+0x5d2>
      return;
 800be58:	bf00      	nop
 800be5a:	e006      	b.n	800be6a <HAL_UART_IRQHandler+0x5d2>
    return;
 800be5c:	bf00      	nop
 800be5e:	e004      	b.n	800be6a <HAL_UART_IRQHandler+0x5d2>
      return;
 800be60:	bf00      	nop
 800be62:	e002      	b.n	800be6a <HAL_UART_IRQHandler+0x5d2>
      return;
 800be64:	bf00      	nop
 800be66:	e000      	b.n	800be6a <HAL_UART_IRQHandler+0x5d2>
    return;
 800be68:	bf00      	nop
  }

}
 800be6a:	37e8      	adds	r7, #232	@ 0xe8
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800be78:	bf00      	nop
 800be7a:	370c      	adds	r7, #12
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800be8c:	bf00      	nop
 800be8e:	370c      	adds	r7, #12
 800be90:	46bd      	mov	sp, r7
 800be92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be96:	4770      	bx	lr

0800be98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800be98:	b480      	push	{r7}
 800be9a:	b083      	sub	sp, #12
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bea0:	bf00      	nop
 800bea2:	370c      	adds	r7, #12
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800beac:	b480      	push	{r7}
 800beae:	b083      	sub	sp, #12
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	460b      	mov	r3, r1
 800beb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800beb8:	bf00      	nop
 800beba:	370c      	adds	r7, #12
 800bebc:	46bd      	mov	sp, r7
 800bebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec2:	4770      	bx	lr

0800bec4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b088      	sub	sp, #32
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800becc:	2300      	movs	r3, #0
 800bece:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	689a      	ldr	r2, [r3, #8]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	691b      	ldr	r3, [r3, #16]
 800bed8:	431a      	orrs	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	695b      	ldr	r3, [r3, #20]
 800bede:	431a      	orrs	r2, r3
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	69db      	ldr	r3, [r3, #28]
 800bee4:	4313      	orrs	r3, r2
 800bee6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	681a      	ldr	r2, [r3, #0]
 800beee:	4ba6      	ldr	r3, [pc, #664]	@ (800c188 <UART_SetConfig+0x2c4>)
 800bef0:	4013      	ands	r3, r2
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	6812      	ldr	r2, [r2, #0]
 800bef6:	6979      	ldr	r1, [r7, #20]
 800bef8:	430b      	orrs	r3, r1
 800befa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	685b      	ldr	r3, [r3, #4]
 800bf02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	68da      	ldr	r2, [r3, #12]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6a1b      	ldr	r3, [r3, #32]
 800bf1c:	697a      	ldr	r2, [r7, #20]
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	689b      	ldr	r3, [r3, #8]
 800bf28:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	697a      	ldr	r2, [r7, #20]
 800bf32:	430a      	orrs	r2, r1
 800bf34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4a94      	ldr	r2, [pc, #592]	@ (800c18c <UART_SetConfig+0x2c8>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d120      	bne.n	800bf82 <UART_SetConfig+0xbe>
 800bf40:	4b93      	ldr	r3, [pc, #588]	@ (800c190 <UART_SetConfig+0x2cc>)
 800bf42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf46:	f003 0303 	and.w	r3, r3, #3
 800bf4a:	2b03      	cmp	r3, #3
 800bf4c:	d816      	bhi.n	800bf7c <UART_SetConfig+0xb8>
 800bf4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf54 <UART_SetConfig+0x90>)
 800bf50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf54:	0800bf65 	.word	0x0800bf65
 800bf58:	0800bf71 	.word	0x0800bf71
 800bf5c:	0800bf6b 	.word	0x0800bf6b
 800bf60:	0800bf77 	.word	0x0800bf77
 800bf64:	2301      	movs	r3, #1
 800bf66:	77fb      	strb	r3, [r7, #31]
 800bf68:	e150      	b.n	800c20c <UART_SetConfig+0x348>
 800bf6a:	2302      	movs	r3, #2
 800bf6c:	77fb      	strb	r3, [r7, #31]
 800bf6e:	e14d      	b.n	800c20c <UART_SetConfig+0x348>
 800bf70:	2304      	movs	r3, #4
 800bf72:	77fb      	strb	r3, [r7, #31]
 800bf74:	e14a      	b.n	800c20c <UART_SetConfig+0x348>
 800bf76:	2308      	movs	r3, #8
 800bf78:	77fb      	strb	r3, [r7, #31]
 800bf7a:	e147      	b.n	800c20c <UART_SetConfig+0x348>
 800bf7c:	2310      	movs	r3, #16
 800bf7e:	77fb      	strb	r3, [r7, #31]
 800bf80:	e144      	b.n	800c20c <UART_SetConfig+0x348>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	4a83      	ldr	r2, [pc, #524]	@ (800c194 <UART_SetConfig+0x2d0>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d132      	bne.n	800bff2 <UART_SetConfig+0x12e>
 800bf8c:	4b80      	ldr	r3, [pc, #512]	@ (800c190 <UART_SetConfig+0x2cc>)
 800bf8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf92:	f003 030c 	and.w	r3, r3, #12
 800bf96:	2b0c      	cmp	r3, #12
 800bf98:	d828      	bhi.n	800bfec <UART_SetConfig+0x128>
 800bf9a:	a201      	add	r2, pc, #4	@ (adr r2, 800bfa0 <UART_SetConfig+0xdc>)
 800bf9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfa0:	0800bfd5 	.word	0x0800bfd5
 800bfa4:	0800bfed 	.word	0x0800bfed
 800bfa8:	0800bfed 	.word	0x0800bfed
 800bfac:	0800bfed 	.word	0x0800bfed
 800bfb0:	0800bfe1 	.word	0x0800bfe1
 800bfb4:	0800bfed 	.word	0x0800bfed
 800bfb8:	0800bfed 	.word	0x0800bfed
 800bfbc:	0800bfed 	.word	0x0800bfed
 800bfc0:	0800bfdb 	.word	0x0800bfdb
 800bfc4:	0800bfed 	.word	0x0800bfed
 800bfc8:	0800bfed 	.word	0x0800bfed
 800bfcc:	0800bfed 	.word	0x0800bfed
 800bfd0:	0800bfe7 	.word	0x0800bfe7
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	77fb      	strb	r3, [r7, #31]
 800bfd8:	e118      	b.n	800c20c <UART_SetConfig+0x348>
 800bfda:	2302      	movs	r3, #2
 800bfdc:	77fb      	strb	r3, [r7, #31]
 800bfde:	e115      	b.n	800c20c <UART_SetConfig+0x348>
 800bfe0:	2304      	movs	r3, #4
 800bfe2:	77fb      	strb	r3, [r7, #31]
 800bfe4:	e112      	b.n	800c20c <UART_SetConfig+0x348>
 800bfe6:	2308      	movs	r3, #8
 800bfe8:	77fb      	strb	r3, [r7, #31]
 800bfea:	e10f      	b.n	800c20c <UART_SetConfig+0x348>
 800bfec:	2310      	movs	r3, #16
 800bfee:	77fb      	strb	r3, [r7, #31]
 800bff0:	e10c      	b.n	800c20c <UART_SetConfig+0x348>
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a68      	ldr	r2, [pc, #416]	@ (800c198 <UART_SetConfig+0x2d4>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d120      	bne.n	800c03e <UART_SetConfig+0x17a>
 800bffc:	4b64      	ldr	r3, [pc, #400]	@ (800c190 <UART_SetConfig+0x2cc>)
 800bffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c002:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c006:	2b30      	cmp	r3, #48	@ 0x30
 800c008:	d013      	beq.n	800c032 <UART_SetConfig+0x16e>
 800c00a:	2b30      	cmp	r3, #48	@ 0x30
 800c00c:	d814      	bhi.n	800c038 <UART_SetConfig+0x174>
 800c00e:	2b20      	cmp	r3, #32
 800c010:	d009      	beq.n	800c026 <UART_SetConfig+0x162>
 800c012:	2b20      	cmp	r3, #32
 800c014:	d810      	bhi.n	800c038 <UART_SetConfig+0x174>
 800c016:	2b00      	cmp	r3, #0
 800c018:	d002      	beq.n	800c020 <UART_SetConfig+0x15c>
 800c01a:	2b10      	cmp	r3, #16
 800c01c:	d006      	beq.n	800c02c <UART_SetConfig+0x168>
 800c01e:	e00b      	b.n	800c038 <UART_SetConfig+0x174>
 800c020:	2300      	movs	r3, #0
 800c022:	77fb      	strb	r3, [r7, #31]
 800c024:	e0f2      	b.n	800c20c <UART_SetConfig+0x348>
 800c026:	2302      	movs	r3, #2
 800c028:	77fb      	strb	r3, [r7, #31]
 800c02a:	e0ef      	b.n	800c20c <UART_SetConfig+0x348>
 800c02c:	2304      	movs	r3, #4
 800c02e:	77fb      	strb	r3, [r7, #31]
 800c030:	e0ec      	b.n	800c20c <UART_SetConfig+0x348>
 800c032:	2308      	movs	r3, #8
 800c034:	77fb      	strb	r3, [r7, #31]
 800c036:	e0e9      	b.n	800c20c <UART_SetConfig+0x348>
 800c038:	2310      	movs	r3, #16
 800c03a:	77fb      	strb	r3, [r7, #31]
 800c03c:	e0e6      	b.n	800c20c <UART_SetConfig+0x348>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a56      	ldr	r2, [pc, #344]	@ (800c19c <UART_SetConfig+0x2d8>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d120      	bne.n	800c08a <UART_SetConfig+0x1c6>
 800c048:	4b51      	ldr	r3, [pc, #324]	@ (800c190 <UART_SetConfig+0x2cc>)
 800c04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c04e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c052:	2bc0      	cmp	r3, #192	@ 0xc0
 800c054:	d013      	beq.n	800c07e <UART_SetConfig+0x1ba>
 800c056:	2bc0      	cmp	r3, #192	@ 0xc0
 800c058:	d814      	bhi.n	800c084 <UART_SetConfig+0x1c0>
 800c05a:	2b80      	cmp	r3, #128	@ 0x80
 800c05c:	d009      	beq.n	800c072 <UART_SetConfig+0x1ae>
 800c05e:	2b80      	cmp	r3, #128	@ 0x80
 800c060:	d810      	bhi.n	800c084 <UART_SetConfig+0x1c0>
 800c062:	2b00      	cmp	r3, #0
 800c064:	d002      	beq.n	800c06c <UART_SetConfig+0x1a8>
 800c066:	2b40      	cmp	r3, #64	@ 0x40
 800c068:	d006      	beq.n	800c078 <UART_SetConfig+0x1b4>
 800c06a:	e00b      	b.n	800c084 <UART_SetConfig+0x1c0>
 800c06c:	2300      	movs	r3, #0
 800c06e:	77fb      	strb	r3, [r7, #31]
 800c070:	e0cc      	b.n	800c20c <UART_SetConfig+0x348>
 800c072:	2302      	movs	r3, #2
 800c074:	77fb      	strb	r3, [r7, #31]
 800c076:	e0c9      	b.n	800c20c <UART_SetConfig+0x348>
 800c078:	2304      	movs	r3, #4
 800c07a:	77fb      	strb	r3, [r7, #31]
 800c07c:	e0c6      	b.n	800c20c <UART_SetConfig+0x348>
 800c07e:	2308      	movs	r3, #8
 800c080:	77fb      	strb	r3, [r7, #31]
 800c082:	e0c3      	b.n	800c20c <UART_SetConfig+0x348>
 800c084:	2310      	movs	r3, #16
 800c086:	77fb      	strb	r3, [r7, #31]
 800c088:	e0c0      	b.n	800c20c <UART_SetConfig+0x348>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4a44      	ldr	r2, [pc, #272]	@ (800c1a0 <UART_SetConfig+0x2dc>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d125      	bne.n	800c0e0 <UART_SetConfig+0x21c>
 800c094:	4b3e      	ldr	r3, [pc, #248]	@ (800c190 <UART_SetConfig+0x2cc>)
 800c096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c09a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c09e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c0a2:	d017      	beq.n	800c0d4 <UART_SetConfig+0x210>
 800c0a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c0a8:	d817      	bhi.n	800c0da <UART_SetConfig+0x216>
 800c0aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0ae:	d00b      	beq.n	800c0c8 <UART_SetConfig+0x204>
 800c0b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0b4:	d811      	bhi.n	800c0da <UART_SetConfig+0x216>
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d003      	beq.n	800c0c2 <UART_SetConfig+0x1fe>
 800c0ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c0be:	d006      	beq.n	800c0ce <UART_SetConfig+0x20a>
 800c0c0:	e00b      	b.n	800c0da <UART_SetConfig+0x216>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	77fb      	strb	r3, [r7, #31]
 800c0c6:	e0a1      	b.n	800c20c <UART_SetConfig+0x348>
 800c0c8:	2302      	movs	r3, #2
 800c0ca:	77fb      	strb	r3, [r7, #31]
 800c0cc:	e09e      	b.n	800c20c <UART_SetConfig+0x348>
 800c0ce:	2304      	movs	r3, #4
 800c0d0:	77fb      	strb	r3, [r7, #31]
 800c0d2:	e09b      	b.n	800c20c <UART_SetConfig+0x348>
 800c0d4:	2308      	movs	r3, #8
 800c0d6:	77fb      	strb	r3, [r7, #31]
 800c0d8:	e098      	b.n	800c20c <UART_SetConfig+0x348>
 800c0da:	2310      	movs	r3, #16
 800c0dc:	77fb      	strb	r3, [r7, #31]
 800c0de:	e095      	b.n	800c20c <UART_SetConfig+0x348>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	4a2f      	ldr	r2, [pc, #188]	@ (800c1a4 <UART_SetConfig+0x2e0>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d125      	bne.n	800c136 <UART_SetConfig+0x272>
 800c0ea:	4b29      	ldr	r3, [pc, #164]	@ (800c190 <UART_SetConfig+0x2cc>)
 800c0ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c0f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c0f8:	d017      	beq.n	800c12a <UART_SetConfig+0x266>
 800c0fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c0fe:	d817      	bhi.n	800c130 <UART_SetConfig+0x26c>
 800c100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c104:	d00b      	beq.n	800c11e <UART_SetConfig+0x25a>
 800c106:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c10a:	d811      	bhi.n	800c130 <UART_SetConfig+0x26c>
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d003      	beq.n	800c118 <UART_SetConfig+0x254>
 800c110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c114:	d006      	beq.n	800c124 <UART_SetConfig+0x260>
 800c116:	e00b      	b.n	800c130 <UART_SetConfig+0x26c>
 800c118:	2301      	movs	r3, #1
 800c11a:	77fb      	strb	r3, [r7, #31]
 800c11c:	e076      	b.n	800c20c <UART_SetConfig+0x348>
 800c11e:	2302      	movs	r3, #2
 800c120:	77fb      	strb	r3, [r7, #31]
 800c122:	e073      	b.n	800c20c <UART_SetConfig+0x348>
 800c124:	2304      	movs	r3, #4
 800c126:	77fb      	strb	r3, [r7, #31]
 800c128:	e070      	b.n	800c20c <UART_SetConfig+0x348>
 800c12a:	2308      	movs	r3, #8
 800c12c:	77fb      	strb	r3, [r7, #31]
 800c12e:	e06d      	b.n	800c20c <UART_SetConfig+0x348>
 800c130:	2310      	movs	r3, #16
 800c132:	77fb      	strb	r3, [r7, #31]
 800c134:	e06a      	b.n	800c20c <UART_SetConfig+0x348>
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	4a1b      	ldr	r2, [pc, #108]	@ (800c1a8 <UART_SetConfig+0x2e4>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d138      	bne.n	800c1b2 <UART_SetConfig+0x2ee>
 800c140:	4b13      	ldr	r3, [pc, #76]	@ (800c190 <UART_SetConfig+0x2cc>)
 800c142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c146:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c14a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c14e:	d017      	beq.n	800c180 <UART_SetConfig+0x2bc>
 800c150:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c154:	d82a      	bhi.n	800c1ac <UART_SetConfig+0x2e8>
 800c156:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c15a:	d00b      	beq.n	800c174 <UART_SetConfig+0x2b0>
 800c15c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c160:	d824      	bhi.n	800c1ac <UART_SetConfig+0x2e8>
 800c162:	2b00      	cmp	r3, #0
 800c164:	d003      	beq.n	800c16e <UART_SetConfig+0x2aa>
 800c166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c16a:	d006      	beq.n	800c17a <UART_SetConfig+0x2b6>
 800c16c:	e01e      	b.n	800c1ac <UART_SetConfig+0x2e8>
 800c16e:	2300      	movs	r3, #0
 800c170:	77fb      	strb	r3, [r7, #31]
 800c172:	e04b      	b.n	800c20c <UART_SetConfig+0x348>
 800c174:	2302      	movs	r3, #2
 800c176:	77fb      	strb	r3, [r7, #31]
 800c178:	e048      	b.n	800c20c <UART_SetConfig+0x348>
 800c17a:	2304      	movs	r3, #4
 800c17c:	77fb      	strb	r3, [r7, #31]
 800c17e:	e045      	b.n	800c20c <UART_SetConfig+0x348>
 800c180:	2308      	movs	r3, #8
 800c182:	77fb      	strb	r3, [r7, #31]
 800c184:	e042      	b.n	800c20c <UART_SetConfig+0x348>
 800c186:	bf00      	nop
 800c188:	efff69f3 	.word	0xefff69f3
 800c18c:	40011000 	.word	0x40011000
 800c190:	40023800 	.word	0x40023800
 800c194:	40004400 	.word	0x40004400
 800c198:	40004800 	.word	0x40004800
 800c19c:	40004c00 	.word	0x40004c00
 800c1a0:	40005000 	.word	0x40005000
 800c1a4:	40011400 	.word	0x40011400
 800c1a8:	40007800 	.word	0x40007800
 800c1ac:	2310      	movs	r3, #16
 800c1ae:	77fb      	strb	r3, [r7, #31]
 800c1b0:	e02c      	b.n	800c20c <UART_SetConfig+0x348>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	4a72      	ldr	r2, [pc, #456]	@ (800c380 <UART_SetConfig+0x4bc>)
 800c1b8:	4293      	cmp	r3, r2
 800c1ba:	d125      	bne.n	800c208 <UART_SetConfig+0x344>
 800c1bc:	4b71      	ldr	r3, [pc, #452]	@ (800c384 <UART_SetConfig+0x4c0>)
 800c1be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1c2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c1c6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c1ca:	d017      	beq.n	800c1fc <UART_SetConfig+0x338>
 800c1cc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c1d0:	d817      	bhi.n	800c202 <UART_SetConfig+0x33e>
 800c1d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1d6:	d00b      	beq.n	800c1f0 <UART_SetConfig+0x32c>
 800c1d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c1dc:	d811      	bhi.n	800c202 <UART_SetConfig+0x33e>
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d003      	beq.n	800c1ea <UART_SetConfig+0x326>
 800c1e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1e6:	d006      	beq.n	800c1f6 <UART_SetConfig+0x332>
 800c1e8:	e00b      	b.n	800c202 <UART_SetConfig+0x33e>
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	77fb      	strb	r3, [r7, #31]
 800c1ee:	e00d      	b.n	800c20c <UART_SetConfig+0x348>
 800c1f0:	2302      	movs	r3, #2
 800c1f2:	77fb      	strb	r3, [r7, #31]
 800c1f4:	e00a      	b.n	800c20c <UART_SetConfig+0x348>
 800c1f6:	2304      	movs	r3, #4
 800c1f8:	77fb      	strb	r3, [r7, #31]
 800c1fa:	e007      	b.n	800c20c <UART_SetConfig+0x348>
 800c1fc:	2308      	movs	r3, #8
 800c1fe:	77fb      	strb	r3, [r7, #31]
 800c200:	e004      	b.n	800c20c <UART_SetConfig+0x348>
 800c202:	2310      	movs	r3, #16
 800c204:	77fb      	strb	r3, [r7, #31]
 800c206:	e001      	b.n	800c20c <UART_SetConfig+0x348>
 800c208:	2310      	movs	r3, #16
 800c20a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	69db      	ldr	r3, [r3, #28]
 800c210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c214:	d15b      	bne.n	800c2ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c216:	7ffb      	ldrb	r3, [r7, #31]
 800c218:	2b08      	cmp	r3, #8
 800c21a:	d828      	bhi.n	800c26e <UART_SetConfig+0x3aa>
 800c21c:	a201      	add	r2, pc, #4	@ (adr r2, 800c224 <UART_SetConfig+0x360>)
 800c21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c222:	bf00      	nop
 800c224:	0800c249 	.word	0x0800c249
 800c228:	0800c251 	.word	0x0800c251
 800c22c:	0800c259 	.word	0x0800c259
 800c230:	0800c26f 	.word	0x0800c26f
 800c234:	0800c25f 	.word	0x0800c25f
 800c238:	0800c26f 	.word	0x0800c26f
 800c23c:	0800c26f 	.word	0x0800c26f
 800c240:	0800c26f 	.word	0x0800c26f
 800c244:	0800c267 	.word	0x0800c267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c248:	f7fc fb82 	bl	8008950 <HAL_RCC_GetPCLK1Freq>
 800c24c:	61b8      	str	r0, [r7, #24]
        break;
 800c24e:	e013      	b.n	800c278 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c250:	f7fc fb92 	bl	8008978 <HAL_RCC_GetPCLK2Freq>
 800c254:	61b8      	str	r0, [r7, #24]
        break;
 800c256:	e00f      	b.n	800c278 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c258:	4b4b      	ldr	r3, [pc, #300]	@ (800c388 <UART_SetConfig+0x4c4>)
 800c25a:	61bb      	str	r3, [r7, #24]
        break;
 800c25c:	e00c      	b.n	800c278 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c25e:	f7fc fa67 	bl	8008730 <HAL_RCC_GetSysClockFreq>
 800c262:	61b8      	str	r0, [r7, #24]
        break;
 800c264:	e008      	b.n	800c278 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c26a:	61bb      	str	r3, [r7, #24]
        break;
 800c26c:	e004      	b.n	800c278 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c26e:	2300      	movs	r3, #0
 800c270:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c272:	2301      	movs	r3, #1
 800c274:	77bb      	strb	r3, [r7, #30]
        break;
 800c276:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c278:	69bb      	ldr	r3, [r7, #24]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d074      	beq.n	800c368 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	005a      	lsls	r2, r3, #1
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	685b      	ldr	r3, [r3, #4]
 800c286:	085b      	lsrs	r3, r3, #1
 800c288:	441a      	add	r2, r3
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	685b      	ldr	r3, [r3, #4]
 800c28e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c292:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	2b0f      	cmp	r3, #15
 800c298:	d916      	bls.n	800c2c8 <UART_SetConfig+0x404>
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2a0:	d212      	bcs.n	800c2c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	b29b      	uxth	r3, r3
 800c2a6:	f023 030f 	bic.w	r3, r3, #15
 800c2aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	085b      	lsrs	r3, r3, #1
 800c2b0:	b29b      	uxth	r3, r3
 800c2b2:	f003 0307 	and.w	r3, r3, #7
 800c2b6:	b29a      	uxth	r2, r3
 800c2b8:	89fb      	ldrh	r3, [r7, #14]
 800c2ba:	4313      	orrs	r3, r2
 800c2bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	89fa      	ldrh	r2, [r7, #14]
 800c2c4:	60da      	str	r2, [r3, #12]
 800c2c6:	e04f      	b.n	800c368 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	77bb      	strb	r3, [r7, #30]
 800c2cc:	e04c      	b.n	800c368 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c2ce:	7ffb      	ldrb	r3, [r7, #31]
 800c2d0:	2b08      	cmp	r3, #8
 800c2d2:	d828      	bhi.n	800c326 <UART_SetConfig+0x462>
 800c2d4:	a201      	add	r2, pc, #4	@ (adr r2, 800c2dc <UART_SetConfig+0x418>)
 800c2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2da:	bf00      	nop
 800c2dc:	0800c301 	.word	0x0800c301
 800c2e0:	0800c309 	.word	0x0800c309
 800c2e4:	0800c311 	.word	0x0800c311
 800c2e8:	0800c327 	.word	0x0800c327
 800c2ec:	0800c317 	.word	0x0800c317
 800c2f0:	0800c327 	.word	0x0800c327
 800c2f4:	0800c327 	.word	0x0800c327
 800c2f8:	0800c327 	.word	0x0800c327
 800c2fc:	0800c31f 	.word	0x0800c31f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c300:	f7fc fb26 	bl	8008950 <HAL_RCC_GetPCLK1Freq>
 800c304:	61b8      	str	r0, [r7, #24]
        break;
 800c306:	e013      	b.n	800c330 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c308:	f7fc fb36 	bl	8008978 <HAL_RCC_GetPCLK2Freq>
 800c30c:	61b8      	str	r0, [r7, #24]
        break;
 800c30e:	e00f      	b.n	800c330 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c310:	4b1d      	ldr	r3, [pc, #116]	@ (800c388 <UART_SetConfig+0x4c4>)
 800c312:	61bb      	str	r3, [r7, #24]
        break;
 800c314:	e00c      	b.n	800c330 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c316:	f7fc fa0b 	bl	8008730 <HAL_RCC_GetSysClockFreq>
 800c31a:	61b8      	str	r0, [r7, #24]
        break;
 800c31c:	e008      	b.n	800c330 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c31e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c322:	61bb      	str	r3, [r7, #24]
        break;
 800c324:	e004      	b.n	800c330 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800c326:	2300      	movs	r3, #0
 800c328:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c32a:	2301      	movs	r3, #1
 800c32c:	77bb      	strb	r3, [r7, #30]
        break;
 800c32e:	bf00      	nop
    }

    if (pclk != 0U)
 800c330:	69bb      	ldr	r3, [r7, #24]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d018      	beq.n	800c368 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	085a      	lsrs	r2, r3, #1
 800c33c:	69bb      	ldr	r3, [r7, #24]
 800c33e:	441a      	add	r2, r3
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	fbb2 f3f3 	udiv	r3, r2, r3
 800c348:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c34a:	693b      	ldr	r3, [r7, #16]
 800c34c:	2b0f      	cmp	r3, #15
 800c34e:	d909      	bls.n	800c364 <UART_SetConfig+0x4a0>
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c356:	d205      	bcs.n	800c364 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	b29a      	uxth	r2, r3
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	60da      	str	r2, [r3, #12]
 800c362:	e001      	b.n	800c368 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c364:	2301      	movs	r3, #1
 800c366:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	2200      	movs	r2, #0
 800c36c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2200      	movs	r2, #0
 800c372:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c374:	7fbb      	ldrb	r3, [r7, #30]
}
 800c376:	4618      	mov	r0, r3
 800c378:	3720      	adds	r7, #32
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop
 800c380:	40007c00 	.word	0x40007c00
 800c384:	40023800 	.word	0x40023800
 800c388:	00f42400 	.word	0x00f42400

0800c38c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c38c:	b480      	push	{r7}
 800c38e:	b083      	sub	sp, #12
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c398:	f003 0308 	and.w	r3, r3, #8
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d00a      	beq.n	800c3b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	685b      	ldr	r3, [r3, #4]
 800c3a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	430a      	orrs	r2, r1
 800c3b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3ba:	f003 0301 	and.w	r3, r3, #1
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d00a      	beq.n	800c3d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	685b      	ldr	r3, [r3, #4]
 800c3c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	430a      	orrs	r2, r1
 800c3d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3dc:	f003 0302 	and.w	r3, r3, #2
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d00a      	beq.n	800c3fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	685b      	ldr	r3, [r3, #4]
 800c3ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	430a      	orrs	r2, r1
 800c3f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3fe:	f003 0304 	and.w	r3, r3, #4
 800c402:	2b00      	cmp	r3, #0
 800c404:	d00a      	beq.n	800c41c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	685b      	ldr	r3, [r3, #4]
 800c40c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	430a      	orrs	r2, r1
 800c41a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c420:	f003 0310 	and.w	r3, r3, #16
 800c424:	2b00      	cmp	r3, #0
 800c426:	d00a      	beq.n	800c43e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	689b      	ldr	r3, [r3, #8]
 800c42e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	430a      	orrs	r2, r1
 800c43c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c442:	f003 0320 	and.w	r3, r3, #32
 800c446:	2b00      	cmp	r3, #0
 800c448:	d00a      	beq.n	800c460 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	689b      	ldr	r3, [r3, #8]
 800c450:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	430a      	orrs	r2, r1
 800c45e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d01a      	beq.n	800c4a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	430a      	orrs	r2, r1
 800c480:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c48a:	d10a      	bne.n	800c4a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	685b      	ldr	r3, [r3, #4]
 800c492:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	430a      	orrs	r2, r1
 800c4a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d00a      	beq.n	800c4c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	685b      	ldr	r3, [r3, #4]
 800c4b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	430a      	orrs	r2, r1
 800c4c2:	605a      	str	r2, [r3, #4]
  }
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b08c      	sub	sp, #48	@ 0x30
 800c4d4:	af02      	add	r7, sp, #8
 800c4d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c4e0:	f7f9 fede 	bl	80062a0 <HAL_GetTick>
 800c4e4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f003 0308 	and.w	r3, r3, #8
 800c4f0:	2b08      	cmp	r3, #8
 800c4f2:	d12e      	bne.n	800c552 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c4f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f000 f83b 	bl	800c57e <UART_WaitOnFlagUntilTimeout>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d021      	beq.n	800c552 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	e853 3f00 	ldrex	r3, [r3]
 800c51a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c522:	623b      	str	r3, [r7, #32]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	461a      	mov	r2, r3
 800c52a:	6a3b      	ldr	r3, [r7, #32]
 800c52c:	61fb      	str	r3, [r7, #28]
 800c52e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c530:	69b9      	ldr	r1, [r7, #24]
 800c532:	69fa      	ldr	r2, [r7, #28]
 800c534:	e841 2300 	strex	r3, r2, [r1]
 800c538:	617b      	str	r3, [r7, #20]
   return(result);
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d1e6      	bne.n	800c50e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2220      	movs	r2, #32
 800c544:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2200      	movs	r2, #0
 800c54a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c54e:	2303      	movs	r3, #3
 800c550:	e011      	b.n	800c576 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2220      	movs	r2, #32
 800c556:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2220      	movs	r2, #32
 800c55c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2200      	movs	r2, #0
 800c564:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2200      	movs	r2, #0
 800c56a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2200      	movs	r2, #0
 800c570:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c574:	2300      	movs	r3, #0
}
 800c576:	4618      	mov	r0, r3
 800c578:	3728      	adds	r7, #40	@ 0x28
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}

0800c57e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c57e:	b580      	push	{r7, lr}
 800c580:	b084      	sub	sp, #16
 800c582:	af00      	add	r7, sp, #0
 800c584:	60f8      	str	r0, [r7, #12]
 800c586:	60b9      	str	r1, [r7, #8]
 800c588:	603b      	str	r3, [r7, #0]
 800c58a:	4613      	mov	r3, r2
 800c58c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c58e:	e04f      	b.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c590:	69bb      	ldr	r3, [r7, #24]
 800c592:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c596:	d04b      	beq.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c598:	f7f9 fe82 	bl	80062a0 <HAL_GetTick>
 800c59c:	4602      	mov	r2, r0
 800c59e:	683b      	ldr	r3, [r7, #0]
 800c5a0:	1ad3      	subs	r3, r2, r3
 800c5a2:	69ba      	ldr	r2, [r7, #24]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	d302      	bcc.n	800c5ae <UART_WaitOnFlagUntilTimeout+0x30>
 800c5a8:	69bb      	ldr	r3, [r7, #24]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d101      	bne.n	800c5b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c5ae:	2303      	movs	r3, #3
 800c5b0:	e04e      	b.n	800c650 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f003 0304 	and.w	r3, r3, #4
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d037      	beq.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	2b80      	cmp	r3, #128	@ 0x80
 800c5c4:	d034      	beq.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	2b40      	cmp	r3, #64	@ 0x40
 800c5ca:	d031      	beq.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	69db      	ldr	r3, [r3, #28]
 800c5d2:	f003 0308 	and.w	r3, r3, #8
 800c5d6:	2b08      	cmp	r3, #8
 800c5d8:	d110      	bne.n	800c5fc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2208      	movs	r2, #8
 800c5e0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c5e2:	68f8      	ldr	r0, [r7, #12]
 800c5e4:	f000 f8fe 	bl	800c7e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	2208      	movs	r2, #8
 800c5ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	e029      	b.n	800c650 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	69db      	ldr	r3, [r3, #28]
 800c602:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c606:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c60a:	d111      	bne.n	800c630 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c614:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c616:	68f8      	ldr	r0, [r7, #12]
 800c618:	f000 f8e4 	bl	800c7e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	2220      	movs	r2, #32
 800c620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2200      	movs	r2, #0
 800c628:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800c62c:	2303      	movs	r3, #3
 800c62e:	e00f      	b.n	800c650 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	69da      	ldr	r2, [r3, #28]
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	4013      	ands	r3, r2
 800c63a:	68ba      	ldr	r2, [r7, #8]
 800c63c:	429a      	cmp	r2, r3
 800c63e:	bf0c      	ite	eq
 800c640:	2301      	moveq	r3, #1
 800c642:	2300      	movne	r3, #0
 800c644:	b2db      	uxtb	r3, r3
 800c646:	461a      	mov	r2, r3
 800c648:	79fb      	ldrb	r3, [r7, #7]
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d0a0      	beq.n	800c590 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c64e:	2300      	movs	r3, #0
}
 800c650:	4618      	mov	r0, r3
 800c652:	3710      	adds	r7, #16
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b096      	sub	sp, #88	@ 0x58
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	4613      	mov	r3, r2
 800c664:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	88fa      	ldrh	r2, [r7, #6]
 800c670:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	2200      	movs	r2, #0
 800c678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2222      	movs	r2, #34	@ 0x22
 800c680:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d028      	beq.n	800c6de <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c690:	4a3e      	ldr	r2, [pc, #248]	@ (800c78c <UART_Start_Receive_DMA+0x134>)
 800c692:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c698:	4a3d      	ldr	r2, [pc, #244]	@ (800c790 <UART_Start_Receive_DMA+0x138>)
 800c69a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6a0:	4a3c      	ldr	r2, [pc, #240]	@ (800c794 <UART_Start_Receive_DMA+0x13c>)
 800c6a2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	3324      	adds	r3, #36	@ 0x24
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6bc:	461a      	mov	r2, r3
 800c6be:	88fb      	ldrh	r3, [r7, #6]
 800c6c0:	f7fa f856 	bl	8006770 <HAL_DMA_Start_IT>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d009      	beq.n	800c6de <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	2210      	movs	r2, #16
 800c6ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	2220      	movs	r2, #32
 800c6d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	e051      	b.n	800c782 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	691b      	ldr	r3, [r3, #16]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d018      	beq.n	800c718 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6ee:	e853 3f00 	ldrex	r3, [r3]
 800c6f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c6fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	461a      	mov	r2, r3
 800c702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c704:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c706:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c708:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c70a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c70c:	e841 2300 	strex	r3, r2, [r1]
 800c710:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1e6      	bne.n	800c6e6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	3308      	adds	r3, #8
 800c71e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c722:	e853 3f00 	ldrex	r3, [r3]
 800c726:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c72a:	f043 0301 	orr.w	r3, r3, #1
 800c72e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	3308      	adds	r3, #8
 800c736:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c738:	637a      	str	r2, [r7, #52]	@ 0x34
 800c73a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c73c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c73e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c740:	e841 2300 	strex	r3, r2, [r1]
 800c744:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d1e5      	bne.n	800c718 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	3308      	adds	r3, #8
 800c752:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c754:	697b      	ldr	r3, [r7, #20]
 800c756:	e853 3f00 	ldrex	r3, [r3]
 800c75a:	613b      	str	r3, [r7, #16]
   return(result);
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	3308      	adds	r3, #8
 800c76a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c76c:	623a      	str	r2, [r7, #32]
 800c76e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c770:	69f9      	ldr	r1, [r7, #28]
 800c772:	6a3a      	ldr	r2, [r7, #32]
 800c774:	e841 2300 	strex	r3, r2, [r1]
 800c778:	61bb      	str	r3, [r7, #24]
   return(result);
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d1e5      	bne.n	800c74c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	3758      	adds	r7, #88	@ 0x58
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	0800c8ad 	.word	0x0800c8ad
 800c790:	0800ca0b 	.word	0x0800ca0b
 800c794:	0800ca7d 	.word	0x0800ca7d

0800c798 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c798:	b480      	push	{r7}
 800c79a:	b089      	sub	sp, #36	@ 0x24
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	e853 3f00 	ldrex	r3, [r3]
 800c7ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c7b4:	61fb      	str	r3, [r7, #28]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	461a      	mov	r2, r3
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	61bb      	str	r3, [r7, #24]
 800c7c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7c2:	6979      	ldr	r1, [r7, #20]
 800c7c4:	69ba      	ldr	r2, [r7, #24]
 800c7c6:	e841 2300 	strex	r3, r2, [r1]
 800c7ca:	613b      	str	r3, [r7, #16]
   return(result);
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d1e6      	bne.n	800c7a0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2220      	movs	r2, #32
 800c7d6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800c7d8:	bf00      	nop
 800c7da:	3724      	adds	r7, #36	@ 0x24
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b095      	sub	sp, #84	@ 0x54
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f4:	e853 3f00 	ldrex	r3, [r3]
 800c7f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c800:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	461a      	mov	r2, r3
 800c808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c80a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c80c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c80e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c810:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c812:	e841 2300 	strex	r3, r2, [r1]
 800c816:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d1e6      	bne.n	800c7ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	3308      	adds	r3, #8
 800c824:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c826:	6a3b      	ldr	r3, [r7, #32]
 800c828:	e853 3f00 	ldrex	r3, [r3]
 800c82c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c82e:	69fb      	ldr	r3, [r7, #28]
 800c830:	f023 0301 	bic.w	r3, r3, #1
 800c834:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	3308      	adds	r3, #8
 800c83c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c83e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c840:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c842:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c846:	e841 2300 	strex	r3, r2, [r1]
 800c84a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d1e5      	bne.n	800c81e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c856:	2b01      	cmp	r3, #1
 800c858:	d118      	bne.n	800c88c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	e853 3f00 	ldrex	r3, [r3]
 800c866:	60bb      	str	r3, [r7, #8]
   return(result);
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	f023 0310 	bic.w	r3, r3, #16
 800c86e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	461a      	mov	r2, r3
 800c876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c878:	61bb      	str	r3, [r7, #24]
 800c87a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c87c:	6979      	ldr	r1, [r7, #20]
 800c87e:	69ba      	ldr	r2, [r7, #24]
 800c880:	e841 2300 	strex	r3, r2, [r1]
 800c884:	613b      	str	r3, [r7, #16]
   return(result);
 800c886:	693b      	ldr	r3, [r7, #16]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d1e6      	bne.n	800c85a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2220      	movs	r2, #32
 800c890:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	2200      	movs	r2, #0
 800c898:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800c8a0:	bf00      	nop
 800c8a2:	3754      	adds	r7, #84	@ 0x54
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8aa:	4770      	bx	lr

0800c8ac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b09c      	sub	sp, #112	@ 0x70
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8b8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	69db      	ldr	r3, [r3, #28]
 800c8be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c8c2:	d071      	beq.n	800c9a8 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800c8c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c8cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8d4:	e853 3f00 	ldrex	r3, [r3]
 800c8d8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c8da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8ea:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c8f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c8f2:	e841 2300 	strex	r3, r2, [r1]
 800c8f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c8f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d1e6      	bne.n	800c8cc <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	3308      	adds	r3, #8
 800c904:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c908:	e853 3f00 	ldrex	r3, [r3]
 800c90c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c910:	f023 0301 	bic.w	r3, r3, #1
 800c914:	667b      	str	r3, [r7, #100]	@ 0x64
 800c916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	3308      	adds	r3, #8
 800c91c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c91e:	643a      	str	r2, [r7, #64]	@ 0x40
 800c920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c922:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c924:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c926:	e841 2300 	strex	r3, r2, [r1]
 800c92a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c92c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d1e5      	bne.n	800c8fe <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	3308      	adds	r3, #8
 800c938:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c93a:	6a3b      	ldr	r3, [r7, #32]
 800c93c:	e853 3f00 	ldrex	r3, [r3]
 800c940:	61fb      	str	r3, [r7, #28]
   return(result);
 800c942:	69fb      	ldr	r3, [r7, #28]
 800c944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c948:	663b      	str	r3, [r7, #96]	@ 0x60
 800c94a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	3308      	adds	r3, #8
 800c950:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c952:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c954:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c956:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c95a:	e841 2300 	strex	r3, r2, [r1]
 800c95e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1e5      	bne.n	800c932 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c966:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c968:	2220      	movs	r2, #32
 800c96a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c96e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c972:	2b01      	cmp	r3, #1
 800c974:	d118      	bne.n	800c9a8 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	e853 3f00 	ldrex	r3, [r3]
 800c982:	60bb      	str	r3, [r7, #8]
   return(result);
 800c984:	68bb      	ldr	r3, [r7, #8]
 800c986:	f023 0310 	bic.w	r3, r3, #16
 800c98a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c98c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	461a      	mov	r2, r3
 800c992:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c994:	61bb      	str	r3, [r7, #24]
 800c996:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c998:	6979      	ldr	r1, [r7, #20]
 800c99a:	69ba      	ldr	r2, [r7, #24]
 800c99c:	e841 2300 	strex	r3, r2, [r1]
 800c9a0:	613b      	str	r3, [r7, #16]
   return(result);
 800c9a2:	693b      	ldr	r3, [r7, #16]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d1e6      	bne.n	800c976 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c9a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d122      	bne.n	800c9fc <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800c9b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800c9c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c9ce:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d204      	bcs.n	800c9e0 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800c9d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9d8:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800c9dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c9e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9e2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c9e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c9ec:	b29b      	uxth	r3, r3
 800c9ee:	1ad3      	subs	r3, r2, r3
 800c9f0:	b29b      	uxth	r3, r3
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c9f6:	f7ff fa59 	bl	800beac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c9fa:	e002      	b.n	800ca02 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800c9fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c9fe:	f7f8 f9eb 	bl	8004dd8 <HAL_UART_RxCpltCallback>
}
 800ca02:	bf00      	nop
 800ca04:	3770      	adds	r7, #112	@ 0x70
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b084      	sub	sp, #16
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca16:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d123      	bne.n	800ca6e <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ca2c:	085b      	lsrs	r3, r3, #1
 800ca2e:	b29a      	uxth	r2, r3
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ca44:	897a      	ldrh	r2, [r7, #10]
 800ca46:	429a      	cmp	r2, r3
 800ca48:	d803      	bhi.n	800ca52 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	897a      	ldrh	r2, [r7, #10]
 800ca4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ca5e:	b29b      	uxth	r3, r3
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	b29b      	uxth	r3, r3
 800ca64:	4619      	mov	r1, r3
 800ca66:	68f8      	ldr	r0, [r7, #12]
 800ca68:	f7ff fa20 	bl	800beac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ca6c:	e002      	b.n	800ca74 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800ca6e:	68f8      	ldr	r0, [r7, #12]
 800ca70:	f7ff fa08 	bl	800be84 <HAL_UART_RxHalfCpltCallback>
}
 800ca74:	bf00      	nop
 800ca76:	3710      	adds	r7, #16
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b086      	sub	sp, #24
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca88:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ca8a:	697b      	ldr	r3, [r7, #20]
 800ca8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ca8e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca96:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	689b      	ldr	r3, [r3, #8]
 800ca9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800caa2:	2b80      	cmp	r3, #128	@ 0x80
 800caa4:	d109      	bne.n	800caba <UART_DMAError+0x3e>
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	2b21      	cmp	r3, #33	@ 0x21
 800caaa:	d106      	bne.n	800caba <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800caac:	697b      	ldr	r3, [r7, #20]
 800caae:	2200      	movs	r2, #0
 800cab0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800cab4:	6978      	ldr	r0, [r7, #20]
 800cab6:	f7ff fe6f 	bl	800c798 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cac4:	2b40      	cmp	r3, #64	@ 0x40
 800cac6:	d109      	bne.n	800cadc <UART_DMAError+0x60>
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	2b22      	cmp	r3, #34	@ 0x22
 800cacc:	d106      	bne.n	800cadc <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cace:	697b      	ldr	r3, [r7, #20]
 800cad0:	2200      	movs	r2, #0
 800cad2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800cad6:	6978      	ldr	r0, [r7, #20]
 800cad8:	f7ff fe84 	bl	800c7e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cae2:	f043 0210 	orr.w	r2, r3, #16
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800caec:	6978      	ldr	r0, [r7, #20]
 800caee:	f7ff f9d3 	bl	800be98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800caf2:	bf00      	nop
 800caf4:	3718      	adds	r7, #24
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bd80      	pop	{r7, pc}

0800cafa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cafa:	b580      	push	{r7, lr}
 800cafc:	b084      	sub	sp, #16
 800cafe:	af00      	add	r7, sp, #0
 800cb00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb10:	68f8      	ldr	r0, [r7, #12]
 800cb12:	f7ff f9c1 	bl	800be98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb16:	bf00      	nop
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}

0800cb1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb1e:	b580      	push	{r7, lr}
 800cb20:	b088      	sub	sp, #32
 800cb22:	af00      	add	r7, sp, #0
 800cb24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	e853 3f00 	ldrex	r3, [r3]
 800cb32:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb34:	68bb      	ldr	r3, [r7, #8]
 800cb36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb3a:	61fb      	str	r3, [r7, #28]
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	461a      	mov	r2, r3
 800cb42:	69fb      	ldr	r3, [r7, #28]
 800cb44:	61bb      	str	r3, [r7, #24]
 800cb46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb48:	6979      	ldr	r1, [r7, #20]
 800cb4a:	69ba      	ldr	r2, [r7, #24]
 800cb4c:	e841 2300 	strex	r3, r2, [r1]
 800cb50:	613b      	str	r3, [r7, #16]
   return(result);
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d1e6      	bne.n	800cb26 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	2220      	movs	r2, #32
 800cb5c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2200      	movs	r2, #0
 800cb62:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f7ff f983 	bl	800be70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb6a:	bf00      	nop
 800cb6c:	3720      	adds	r7, #32
 800cb6e:	46bd      	mov	sp, r7
 800cb70:	bd80      	pop	{r7, pc}

0800cb72 <memmove>:
 800cb72:	4288      	cmp	r0, r1
 800cb74:	b510      	push	{r4, lr}
 800cb76:	eb01 0402 	add.w	r4, r1, r2
 800cb7a:	d902      	bls.n	800cb82 <memmove+0x10>
 800cb7c:	4284      	cmp	r4, r0
 800cb7e:	4623      	mov	r3, r4
 800cb80:	d807      	bhi.n	800cb92 <memmove+0x20>
 800cb82:	1e43      	subs	r3, r0, #1
 800cb84:	42a1      	cmp	r1, r4
 800cb86:	d008      	beq.n	800cb9a <memmove+0x28>
 800cb88:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb8c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb90:	e7f8      	b.n	800cb84 <memmove+0x12>
 800cb92:	4402      	add	r2, r0
 800cb94:	4601      	mov	r1, r0
 800cb96:	428a      	cmp	r2, r1
 800cb98:	d100      	bne.n	800cb9c <memmove+0x2a>
 800cb9a:	bd10      	pop	{r4, pc}
 800cb9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cba0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cba4:	e7f7      	b.n	800cb96 <memmove+0x24>

0800cba6 <memset>:
 800cba6:	4402      	add	r2, r0
 800cba8:	4603      	mov	r3, r0
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	d100      	bne.n	800cbb0 <memset+0xa>
 800cbae:	4770      	bx	lr
 800cbb0:	f803 1b01 	strb.w	r1, [r3], #1
 800cbb4:	e7f9      	b.n	800cbaa <memset+0x4>
	...

0800cbb8 <__errno>:
 800cbb8:	4b01      	ldr	r3, [pc, #4]	@ (800cbc0 <__errno+0x8>)
 800cbba:	6818      	ldr	r0, [r3, #0]
 800cbbc:	4770      	bx	lr
 800cbbe:	bf00      	nop
 800cbc0:	20000048 	.word	0x20000048

0800cbc4 <__libc_init_array>:
 800cbc4:	b570      	push	{r4, r5, r6, lr}
 800cbc6:	4d0d      	ldr	r5, [pc, #52]	@ (800cbfc <__libc_init_array+0x38>)
 800cbc8:	4c0d      	ldr	r4, [pc, #52]	@ (800cc00 <__libc_init_array+0x3c>)
 800cbca:	1b64      	subs	r4, r4, r5
 800cbcc:	10a4      	asrs	r4, r4, #2
 800cbce:	2600      	movs	r6, #0
 800cbd0:	42a6      	cmp	r6, r4
 800cbd2:	d109      	bne.n	800cbe8 <__libc_init_array+0x24>
 800cbd4:	4d0b      	ldr	r5, [pc, #44]	@ (800cc04 <__libc_init_array+0x40>)
 800cbd6:	4c0c      	ldr	r4, [pc, #48]	@ (800cc08 <__libc_init_array+0x44>)
 800cbd8:	f000 f9b6 	bl	800cf48 <_init>
 800cbdc:	1b64      	subs	r4, r4, r5
 800cbde:	10a4      	asrs	r4, r4, #2
 800cbe0:	2600      	movs	r6, #0
 800cbe2:	42a6      	cmp	r6, r4
 800cbe4:	d105      	bne.n	800cbf2 <__libc_init_array+0x2e>
 800cbe6:	bd70      	pop	{r4, r5, r6, pc}
 800cbe8:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbec:	4798      	blx	r3
 800cbee:	3601      	adds	r6, #1
 800cbf0:	e7ee      	b.n	800cbd0 <__libc_init_array+0xc>
 800cbf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cbf6:	4798      	blx	r3
 800cbf8:	3601      	adds	r6, #1
 800cbfa:	e7f2      	b.n	800cbe2 <__libc_init_array+0x1e>
 800cbfc:	0800ee08 	.word	0x0800ee08
 800cc00:	0800ee08 	.word	0x0800ee08
 800cc04:	0800ee08 	.word	0x0800ee08
 800cc08:	0800ee0c 	.word	0x0800ee0c

0800cc0c <atan2f>:
 800cc0c:	f000 b828 	b.w	800cc60 <__ieee754_atan2f>

0800cc10 <sqrtf>:
 800cc10:	b508      	push	{r3, lr}
 800cc12:	ed2d 8b02 	vpush	{d8}
 800cc16:	eeb0 8a40 	vmov.f32	s16, s0
 800cc1a:	f000 f81e 	bl	800cc5a <__ieee754_sqrtf>
 800cc1e:	eeb4 8a48 	vcmp.f32	s16, s16
 800cc22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc26:	d60c      	bvs.n	800cc42 <sqrtf+0x32>
 800cc28:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800cc48 <sqrtf+0x38>
 800cc2c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cc30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc34:	d505      	bpl.n	800cc42 <sqrtf+0x32>
 800cc36:	f7ff ffbf 	bl	800cbb8 <__errno>
 800cc3a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800cc3e:	2321      	movs	r3, #33	@ 0x21
 800cc40:	6003      	str	r3, [r0, #0]
 800cc42:	ecbd 8b02 	vpop	{d8}
 800cc46:	bd08      	pop	{r3, pc}
 800cc48:	00000000 	.word	0x00000000

0800cc4c <fabsf>:
 800cc4c:	ee10 3a10 	vmov	r3, s0
 800cc50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc54:	ee00 3a10 	vmov	s0, r3
 800cc58:	4770      	bx	lr

0800cc5a <__ieee754_sqrtf>:
 800cc5a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cc5e:	4770      	bx	lr

0800cc60 <__ieee754_atan2f>:
 800cc60:	ee10 2a90 	vmov	r2, s1
 800cc64:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800cc68:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800cc6c:	b510      	push	{r4, lr}
 800cc6e:	eef0 7a40 	vmov.f32	s15, s0
 800cc72:	d806      	bhi.n	800cc82 <__ieee754_atan2f+0x22>
 800cc74:	ee10 0a10 	vmov	r0, s0
 800cc78:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800cc7c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800cc80:	d904      	bls.n	800cc8c <__ieee754_atan2f+0x2c>
 800cc82:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800cc86:	eeb0 0a67 	vmov.f32	s0, s15
 800cc8a:	bd10      	pop	{r4, pc}
 800cc8c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800cc90:	d103      	bne.n	800cc9a <__ieee754_atan2f+0x3a>
 800cc92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc96:	f000 b883 	b.w	800cda0 <atanf>
 800cc9a:	1794      	asrs	r4, r2, #30
 800cc9c:	f004 0402 	and.w	r4, r4, #2
 800cca0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cca4:	b943      	cbnz	r3, 800ccb8 <__ieee754_atan2f+0x58>
 800cca6:	2c02      	cmp	r4, #2
 800cca8:	d05e      	beq.n	800cd68 <__ieee754_atan2f+0x108>
 800ccaa:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cd7c <__ieee754_atan2f+0x11c>
 800ccae:	2c03      	cmp	r4, #3
 800ccb0:	bf08      	it	eq
 800ccb2:	eef0 7a47 	vmoveq.f32	s15, s14
 800ccb6:	e7e6      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800ccb8:	b941      	cbnz	r1, 800cccc <__ieee754_atan2f+0x6c>
 800ccba:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800cd80 <__ieee754_atan2f+0x120>
 800ccbe:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cd84 <__ieee754_atan2f+0x124>
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	bfb8      	it	lt
 800ccc6:	eef0 7a47 	vmovlt.f32	s15, s14
 800ccca:	e7dc      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cccc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ccd0:	d110      	bne.n	800ccf4 <__ieee754_atan2f+0x94>
 800ccd2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ccd6:	f104 34ff 	add.w	r4, r4, #4294967295
 800ccda:	d107      	bne.n	800ccec <__ieee754_atan2f+0x8c>
 800ccdc:	2c02      	cmp	r4, #2
 800ccde:	d846      	bhi.n	800cd6e <__ieee754_atan2f+0x10e>
 800cce0:	4b29      	ldr	r3, [pc, #164]	@ (800cd88 <__ieee754_atan2f+0x128>)
 800cce2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cce6:	edd3 7a00 	vldr	s15, [r3]
 800ccea:	e7cc      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800ccec:	2c02      	cmp	r4, #2
 800ccee:	d841      	bhi.n	800cd74 <__ieee754_atan2f+0x114>
 800ccf0:	4b26      	ldr	r3, [pc, #152]	@ (800cd8c <__ieee754_atan2f+0x12c>)
 800ccf2:	e7f6      	b.n	800cce2 <__ieee754_atan2f+0x82>
 800ccf4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ccf8:	d0df      	beq.n	800ccba <__ieee754_atan2f+0x5a>
 800ccfa:	1a5b      	subs	r3, r3, r1
 800ccfc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800cd00:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800cd04:	da1a      	bge.n	800cd3c <__ieee754_atan2f+0xdc>
 800cd06:	2a00      	cmp	r2, #0
 800cd08:	da01      	bge.n	800cd0e <__ieee754_atan2f+0xae>
 800cd0a:	313c      	adds	r1, #60	@ 0x3c
 800cd0c:	db19      	blt.n	800cd42 <__ieee754_atan2f+0xe2>
 800cd0e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800cd12:	f7ff ff9b 	bl	800cc4c <fabsf>
 800cd16:	f000 f843 	bl	800cda0 <atanf>
 800cd1a:	eef0 7a40 	vmov.f32	s15, s0
 800cd1e:	2c01      	cmp	r4, #1
 800cd20:	d012      	beq.n	800cd48 <__ieee754_atan2f+0xe8>
 800cd22:	2c02      	cmp	r4, #2
 800cd24:	d017      	beq.n	800cd56 <__ieee754_atan2f+0xf6>
 800cd26:	2c00      	cmp	r4, #0
 800cd28:	d0ad      	beq.n	800cc86 <__ieee754_atan2f+0x26>
 800cd2a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800cd90 <__ieee754_atan2f+0x130>
 800cd2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd32:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800cd94 <__ieee754_atan2f+0x134>
 800cd36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd3a:	e7a4      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd3c:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800cd80 <__ieee754_atan2f+0x120>
 800cd40:	e7ed      	b.n	800cd1e <__ieee754_atan2f+0xbe>
 800cd42:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cd98 <__ieee754_atan2f+0x138>
 800cd46:	e7ea      	b.n	800cd1e <__ieee754_atan2f+0xbe>
 800cd48:	ee17 3a90 	vmov	r3, s15
 800cd4c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cd50:	ee07 3a90 	vmov	s15, r3
 800cd54:	e797      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd56:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cd90 <__ieee754_atan2f+0x130>
 800cd5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd5e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cd94 <__ieee754_atan2f+0x134>
 800cd62:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd66:	e78e      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd68:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800cd94 <__ieee754_atan2f+0x134>
 800cd6c:	e78b      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd6e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cd9c <__ieee754_atan2f+0x13c>
 800cd72:	e788      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd74:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cd98 <__ieee754_atan2f+0x138>
 800cd78:	e785      	b.n	800cc86 <__ieee754_atan2f+0x26>
 800cd7a:	bf00      	nop
 800cd7c:	c0490fdb 	.word	0xc0490fdb
 800cd80:	3fc90fdb 	.word	0x3fc90fdb
 800cd84:	bfc90fdb 	.word	0xbfc90fdb
 800cd88:	0800edd4 	.word	0x0800edd4
 800cd8c:	0800edc8 	.word	0x0800edc8
 800cd90:	33bbbd2e 	.word	0x33bbbd2e
 800cd94:	40490fdb 	.word	0x40490fdb
 800cd98:	00000000 	.word	0x00000000
 800cd9c:	3f490fdb 	.word	0x3f490fdb

0800cda0 <atanf>:
 800cda0:	b538      	push	{r3, r4, r5, lr}
 800cda2:	ee10 5a10 	vmov	r5, s0
 800cda6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800cdaa:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800cdae:	eef0 7a40 	vmov.f32	s15, s0
 800cdb2:	d310      	bcc.n	800cdd6 <atanf+0x36>
 800cdb4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800cdb8:	d904      	bls.n	800cdc4 <atanf+0x24>
 800cdba:	ee70 7a00 	vadd.f32	s15, s0, s0
 800cdbe:	eeb0 0a67 	vmov.f32	s0, s15
 800cdc2:	bd38      	pop	{r3, r4, r5, pc}
 800cdc4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800cefc <atanf+0x15c>
 800cdc8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800cf00 <atanf+0x160>
 800cdcc:	2d00      	cmp	r5, #0
 800cdce:	bfc8      	it	gt
 800cdd0:	eef0 7a47 	vmovgt.f32	s15, s14
 800cdd4:	e7f3      	b.n	800cdbe <atanf+0x1e>
 800cdd6:	4b4b      	ldr	r3, [pc, #300]	@ (800cf04 <atanf+0x164>)
 800cdd8:	429c      	cmp	r4, r3
 800cdda:	d810      	bhi.n	800cdfe <atanf+0x5e>
 800cddc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800cde0:	d20a      	bcs.n	800cdf8 <atanf+0x58>
 800cde2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800cf08 <atanf+0x168>
 800cde6:	ee30 7a07 	vadd.f32	s14, s0, s14
 800cdea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cdee:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800cdf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdf6:	dce2      	bgt.n	800cdbe <atanf+0x1e>
 800cdf8:	f04f 33ff 	mov.w	r3, #4294967295
 800cdfc:	e013      	b.n	800ce26 <atanf+0x86>
 800cdfe:	f7ff ff25 	bl	800cc4c <fabsf>
 800ce02:	4b42      	ldr	r3, [pc, #264]	@ (800cf0c <atanf+0x16c>)
 800ce04:	429c      	cmp	r4, r3
 800ce06:	d84f      	bhi.n	800cea8 <atanf+0x108>
 800ce08:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ce0c:	429c      	cmp	r4, r3
 800ce0e:	d841      	bhi.n	800ce94 <atanf+0xf4>
 800ce10:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ce14:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ce18:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce22:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ce26:	1c5a      	adds	r2, r3, #1
 800ce28:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ce2c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800cf10 <atanf+0x170>
 800ce30:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800cf14 <atanf+0x174>
 800ce34:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800cf18 <atanf+0x178>
 800ce38:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ce3c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ce40:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800cf1c <atanf+0x17c>
 800ce44:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ce48:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800cf20 <atanf+0x180>
 800ce4c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ce50:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cf24 <atanf+0x184>
 800ce54:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ce58:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cf28 <atanf+0x188>
 800ce5c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ce60:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800cf2c <atanf+0x18c>
 800ce64:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ce68:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cf30 <atanf+0x190>
 800ce6c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ce70:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800cf34 <atanf+0x194>
 800ce74:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ce78:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800cf38 <atanf+0x198>
 800ce7c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ce80:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ce84:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ce88:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ce8c:	d121      	bne.n	800ced2 <atanf+0x132>
 800ce8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ce92:	e794      	b.n	800cdbe <atanf+0x1e>
 800ce94:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ce98:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ce9c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cea0:	2301      	movs	r3, #1
 800cea2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cea6:	e7be      	b.n	800ce26 <atanf+0x86>
 800cea8:	4b24      	ldr	r3, [pc, #144]	@ (800cf3c <atanf+0x19c>)
 800ceaa:	429c      	cmp	r4, r3
 800ceac:	d80b      	bhi.n	800cec6 <atanf+0x126>
 800ceae:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ceb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ceb6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ceba:	2302      	movs	r3, #2
 800cebc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cec0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cec4:	e7af      	b.n	800ce26 <atanf+0x86>
 800cec6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ceca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cece:	2303      	movs	r3, #3
 800ced0:	e7a9      	b.n	800ce26 <atanf+0x86>
 800ced2:	4a1b      	ldr	r2, [pc, #108]	@ (800cf40 <atanf+0x1a0>)
 800ced4:	491b      	ldr	r1, [pc, #108]	@ (800cf44 <atanf+0x1a4>)
 800ced6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ceda:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800cede:	edd3 6a00 	vldr	s13, [r3]
 800cee2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800cee6:	2d00      	cmp	r5, #0
 800cee8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ceec:	edd2 7a00 	vldr	s15, [r2]
 800cef0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cef4:	bfb8      	it	lt
 800cef6:	eef1 7a67 	vneglt.f32	s15, s15
 800cefa:	e760      	b.n	800cdbe <atanf+0x1e>
 800cefc:	bfc90fdb 	.word	0xbfc90fdb
 800cf00:	3fc90fdb 	.word	0x3fc90fdb
 800cf04:	3edfffff 	.word	0x3edfffff
 800cf08:	7149f2ca 	.word	0x7149f2ca
 800cf0c:	3f97ffff 	.word	0x3f97ffff
 800cf10:	3c8569d7 	.word	0x3c8569d7
 800cf14:	3d4bda59 	.word	0x3d4bda59
 800cf18:	bd6ef16b 	.word	0xbd6ef16b
 800cf1c:	3d886b35 	.word	0x3d886b35
 800cf20:	3dba2e6e 	.word	0x3dba2e6e
 800cf24:	3e124925 	.word	0x3e124925
 800cf28:	3eaaaaab 	.word	0x3eaaaaab
 800cf2c:	bd15a221 	.word	0xbd15a221
 800cf30:	bd9d8795 	.word	0xbd9d8795
 800cf34:	bde38e38 	.word	0xbde38e38
 800cf38:	be4ccccd 	.word	0xbe4ccccd
 800cf3c:	401bffff 	.word	0x401bffff
 800cf40:	0800edf0 	.word	0x0800edf0
 800cf44:	0800ede0 	.word	0x0800ede0

0800cf48 <_init>:
 800cf48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf4a:	bf00      	nop
 800cf4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf4e:	bc08      	pop	{r3}
 800cf50:	469e      	mov	lr, r3
 800cf52:	4770      	bx	lr

0800cf54 <_fini>:
 800cf54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf56:	bf00      	nop
 800cf58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf5a:	bc08      	pop	{r3}
 800cf5c:	469e      	mov	lr, r3
 800cf5e:	4770      	bx	lr
