{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 16:57:02 2023 " "Info: Processing started: Fri Jun 09 16:57:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off game1 -c game1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off game1 -c game1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "game1 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"game1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6 " "Info: Atom \"song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a0 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a1 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a2 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a3 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a4 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a5 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a6 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a7 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a8 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a9 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a10 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a11 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a12 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a13 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a14 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a15 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a16 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a17 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a18 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a19 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a20 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a21 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a22 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a23 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a24 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a25 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a26 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a27 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a28 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a29 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a30 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a31 " "Info: Atom \"sound:sound_inst\|altsyncram:altsyncram_component\|altsyncram_3vc1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 58 " "Critical Warning: No exact pin location assignment(s) for 18 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p_hit_test " "Info: Pin p_hit_test not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { p_hit_test } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 12 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_hit_test } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info: Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[0] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[1] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[2] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[3] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[4] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[5] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[6] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[7] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[18\] " "Info: Pin LED\[18\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[18] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[19\] " "Info: Pin LED\[19\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[19] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[20\] " "Info: Pin LED\[20\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[20] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[21\] " "Info: Pin LED\[21\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[21] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[22\] " "Info: Pin LED\[22\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[22] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[23\] " "Info: Pin LED\[23\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[23] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[24\] " "Info: Pin LED\[24\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[24] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[25\] " "Info: Pin LED\[25\] not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { LED[25] } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 14 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "player_hit4 " "Info: Pin player_hit4 not assigned to an exact location on the device" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit4 } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 11 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "game1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'game1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tick_gen:tick_gen1\|clk_slow\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{length_ctrl:length_ctrl1\|change\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 36 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 60 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 84 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 108 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 132 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 156 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 180 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7 " "Info: Destination node song:song_inst\|altsyncram:altsyncram_component\|altsyncram_ltc1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ltc1.tdf" "" { Text "C:/Users/shiao/Downloads/temp/temp/db/altsyncram_ltc1.tdf" 204 2 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { song:song_inst|altsyncram:altsyncram_component|altsyncram_ltc1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 1078 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tick_gen:tick_gen1\|clk_slow  " "Info: Automatically promoted node tick_gen:tick_gen1\|clk_slow " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|clk_slow~0 " "Info: Destination node tick_gen:tick_gen1\|clk_slow~0" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|clk_slow_d " "Info: Destination node tick_gen:tick_gen1\|clk_slow_d" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 9 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tick_gen:tick_gen1\|tick_out~0 " "Info: Destination node tick_gen:tick_gen1\|tick_out~0" {  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 10 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|tick_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "game1/tick_gen.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/tick_gen.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { tick_gen:tick_gen1|clk_slow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addr_inc  " "Info: Automatically promoted node addr_inc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 29 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 1 17 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 12 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 40 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 26 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y20 X20_Y29 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 " "Warning: 9 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit1 3.0-V LVTTL G3 " "Info: Pin player_hit1 uses I/O standard 3.0-V LVTTL at G3" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit1 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit1" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 8 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit2 3.0-V LVTTL F1 " "Info: Pin player_hit2 uses I/O standard 3.0-V LVTTL at F1" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit2 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit2" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 9 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit3 3.0-V LVCMOS H2 " "Info: Pin player_hit3 uses I/O standard 3.0-V LVCMOS at H2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit3 } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "player_hit3" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 10 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "player_hit4 3.3-V LVTTL J16 " "Info: Pin player_hit4 uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { player_hit4 } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 11 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { player_hit4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL D2 " "Info: Pin rst uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { rst } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL G21 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { clk } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 6 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[0\] 3.3-V LVTTL J6 " "Info: Pin speed\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[0] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[0\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[1\] 3.3-V LVTTL H5 " "Info: Pin speed\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[1] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[1\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[2\] 3.3-V LVTTL H6 " "Info: Pin speed\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/new/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/new/quartus/bin/pin_planner.ppl" { speed[2] } } } { "c:/new/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/new/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed\[2\]" } } } } { "game1/game1.v" "" { Text "C:/Users/shiao/Downloads/temp/temp/game1/game1.v" 7 -1 0 } } { "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/new/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiao/Downloads/temp/temp/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 16:57:09 2023 " "Info: Processing ended: Fri Jun 09 16:57:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
