# INPUT:
#    rr2 - bankNo for first addend
#    rr1 - zero
#    rr0 - regNo for first addend
#    banks[rr2] -> regs[rr0] - first addend
#    memMainVar[0x0A] - second addend
# OUTPUT:
#    banks[rr2] -> regs[rr0] - sum
addMWxMW:
  FIM r3, 0xA0
addMWxMW_loop:
  LDM 0x07
  DCL
  SRC r3
  RDM
  XCH rr8
  LD rr2
  DCL
  SRC r0
  LD rr8
  ADM
  WRM
  INC rr1
  ISZ rr7, addMWxMW_loop
  LDM 0x07
  DCL
  BBL 0
