

================================================================
== Vitis HLS Report for 'fft32'
================================================================
* Date:           Tue Jun 24 23:16:39 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.935 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1652|     1652|  16.520 us|  16.520 us|  1653|  1653|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- twiddle_loop  |      159|      159|        53|          -|          -|     3|        no|
        |- twiddle_loop  |      159|      159|        53|          -|          -|     3|        no|
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        |- twiddle_loop  |      180|      180|        60|          -|          -|     3|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 273
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 40 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 9 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 74 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 43 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 101 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 77 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 128 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 104 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 162 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 131 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 196 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 165 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 230 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 199 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 264 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 233 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 274 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%w_real_3_1 = alloca i32 1"   --->   Operation 275 'alloca' 'w_real_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%w_real_3_2 = alloca i32 1"   --->   Operation 276 'alloca' 'w_real_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%w_real_3_3 = alloca i32 1"   --->   Operation 277 'alloca' 'w_real_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%w_imag_3_1 = alloca i32 1"   --->   Operation 278 'alloca' 'w_imag_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%w_imag_3_2 = alloca i32 1"   --->   Operation 279 'alloca' 'w_imag_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%w_imag_3_3 = alloca i32 1"   --->   Operation 280 'alloca' 'w_imag_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%stage1_real_loc = alloca i64 1"   --->   Operation 281 'alloca' 'stage1_real_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%stage1_real_1_loc = alloca i64 1"   --->   Operation 282 'alloca' 'stage1_real_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%stage1_real_2_loc = alloca i64 1"   --->   Operation 283 'alloca' 'stage1_real_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%stage1_real_3_loc = alloca i64 1"   --->   Operation 284 'alloca' 'stage1_real_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%stage1_real_4_loc = alloca i64 1"   --->   Operation 285 'alloca' 'stage1_real_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%stage1_real_5_loc = alloca i64 1"   --->   Operation 286 'alloca' 'stage1_real_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%stage1_real_6_loc = alloca i64 1"   --->   Operation 287 'alloca' 'stage1_real_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%stage1_real_7_loc = alloca i64 1"   --->   Operation 288 'alloca' 'stage1_real_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%stage1_real_8_loc = alloca i64 1"   --->   Operation 289 'alloca' 'stage1_real_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%stage1_real_9_loc = alloca i64 1"   --->   Operation 290 'alloca' 'stage1_real_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%stage1_real_10_loc = alloca i64 1"   --->   Operation 291 'alloca' 'stage1_real_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%stage1_real_11_loc = alloca i64 1"   --->   Operation 292 'alloca' 'stage1_real_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%stage1_real_12_loc = alloca i64 1"   --->   Operation 293 'alloca' 'stage1_real_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%stage1_real_13_loc = alloca i64 1"   --->   Operation 294 'alloca' 'stage1_real_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%stage1_real_14_loc = alloca i64 1"   --->   Operation 295 'alloca' 'stage1_real_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%stage1_real_15_loc = alloca i64 1"   --->   Operation 296 'alloca' 'stage1_real_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%stage1_real_16_loc = alloca i64 1"   --->   Operation 297 'alloca' 'stage1_real_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%stage1_real_17_loc = alloca i64 1"   --->   Operation 298 'alloca' 'stage1_real_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%stage1_real_18_loc = alloca i64 1"   --->   Operation 299 'alloca' 'stage1_real_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%stage1_real_19_loc = alloca i64 1"   --->   Operation 300 'alloca' 'stage1_real_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%stage1_real_20_loc = alloca i64 1"   --->   Operation 301 'alloca' 'stage1_real_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%stage1_real_21_loc = alloca i64 1"   --->   Operation 302 'alloca' 'stage1_real_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%stage1_real_22_loc = alloca i64 1"   --->   Operation 303 'alloca' 'stage1_real_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%stage1_real_23_loc = alloca i64 1"   --->   Operation 304 'alloca' 'stage1_real_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%stage1_real_24_loc = alloca i64 1"   --->   Operation 305 'alloca' 'stage1_real_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%stage1_real_25_loc = alloca i64 1"   --->   Operation 306 'alloca' 'stage1_real_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%stage1_real_26_loc = alloca i64 1"   --->   Operation 307 'alloca' 'stage1_real_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%stage1_real_27_loc = alloca i64 1"   --->   Operation 308 'alloca' 'stage1_real_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%stage1_real_28_loc = alloca i64 1"   --->   Operation 309 'alloca' 'stage1_real_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%stage1_real_29_loc = alloca i64 1"   --->   Operation 310 'alloca' 'stage1_real_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%stage1_real_30_loc = alloca i64 1"   --->   Operation 311 'alloca' 'stage1_real_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%stage1_real_31_loc = alloca i64 1"   --->   Operation 312 'alloca' 'stage1_real_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%stage1_imag_loc = alloca i64 1"   --->   Operation 313 'alloca' 'stage1_imag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%stage1_imag_1_loc = alloca i64 1"   --->   Operation 314 'alloca' 'stage1_imag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%stage1_imag_2_loc = alloca i64 1"   --->   Operation 315 'alloca' 'stage1_imag_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%stage1_imag_3_loc = alloca i64 1"   --->   Operation 316 'alloca' 'stage1_imag_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%stage1_imag_4_loc = alloca i64 1"   --->   Operation 317 'alloca' 'stage1_imag_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%stage1_imag_5_loc = alloca i64 1"   --->   Operation 318 'alloca' 'stage1_imag_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%stage1_imag_6_loc = alloca i64 1"   --->   Operation 319 'alloca' 'stage1_imag_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%stage1_imag_7_loc = alloca i64 1"   --->   Operation 320 'alloca' 'stage1_imag_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%stage1_imag_8_loc = alloca i64 1"   --->   Operation 321 'alloca' 'stage1_imag_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%stage1_imag_9_loc = alloca i64 1"   --->   Operation 322 'alloca' 'stage1_imag_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%stage1_imag_10_loc = alloca i64 1"   --->   Operation 323 'alloca' 'stage1_imag_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%stage1_imag_11_loc = alloca i64 1"   --->   Operation 324 'alloca' 'stage1_imag_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%stage1_imag_12_loc = alloca i64 1"   --->   Operation 325 'alloca' 'stage1_imag_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%stage1_imag_13_loc = alloca i64 1"   --->   Operation 326 'alloca' 'stage1_imag_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%stage1_imag_14_loc = alloca i64 1"   --->   Operation 327 'alloca' 'stage1_imag_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%stage1_imag_15_loc = alloca i64 1"   --->   Operation 328 'alloca' 'stage1_imag_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%stage1_imag_16_loc = alloca i64 1"   --->   Operation 329 'alloca' 'stage1_imag_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%stage1_imag_17_loc = alloca i64 1"   --->   Operation 330 'alloca' 'stage1_imag_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%stage1_imag_18_loc = alloca i64 1"   --->   Operation 331 'alloca' 'stage1_imag_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%stage1_imag_19_loc = alloca i64 1"   --->   Operation 332 'alloca' 'stage1_imag_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%stage1_imag_20_loc = alloca i64 1"   --->   Operation 333 'alloca' 'stage1_imag_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%stage1_imag_21_loc = alloca i64 1"   --->   Operation 334 'alloca' 'stage1_imag_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%stage1_imag_22_loc = alloca i64 1"   --->   Operation 335 'alloca' 'stage1_imag_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%stage1_imag_23_loc = alloca i64 1"   --->   Operation 336 'alloca' 'stage1_imag_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%stage1_imag_24_loc = alloca i64 1"   --->   Operation 337 'alloca' 'stage1_imag_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%stage1_imag_25_loc = alloca i64 1"   --->   Operation 338 'alloca' 'stage1_imag_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%stage1_imag_26_loc = alloca i64 1"   --->   Operation 339 'alloca' 'stage1_imag_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%stage1_imag_27_loc = alloca i64 1"   --->   Operation 340 'alloca' 'stage1_imag_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%stage1_imag_28_loc = alloca i64 1"   --->   Operation 341 'alloca' 'stage1_imag_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%stage1_imag_29_loc = alloca i64 1"   --->   Operation 342 'alloca' 'stage1_imag_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%stage1_imag_30_loc = alloca i64 1"   --->   Operation 343 'alloca' 'stage1_imag_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%stage1_imag_31_loc = alloca i64 1"   --->   Operation 344 'alloca' 'stage1_imag_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%stage0_real_loc = alloca i64 1"   --->   Operation 345 'alloca' 'stage0_real_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%stage0_real_1_loc = alloca i64 1"   --->   Operation 346 'alloca' 'stage0_real_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%stage0_real_2_loc = alloca i64 1"   --->   Operation 347 'alloca' 'stage0_real_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%stage0_real_3_loc = alloca i64 1"   --->   Operation 348 'alloca' 'stage0_real_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%stage0_real_4_loc = alloca i64 1"   --->   Operation 349 'alloca' 'stage0_real_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%stage0_real_5_loc = alloca i64 1"   --->   Operation 350 'alloca' 'stage0_real_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%stage0_real_6_loc = alloca i64 1"   --->   Operation 351 'alloca' 'stage0_real_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%stage0_real_7_loc = alloca i64 1"   --->   Operation 352 'alloca' 'stage0_real_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%stage0_real_8_loc = alloca i64 1"   --->   Operation 353 'alloca' 'stage0_real_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%stage0_real_9_loc = alloca i64 1"   --->   Operation 354 'alloca' 'stage0_real_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%stage0_real_10_loc = alloca i64 1"   --->   Operation 355 'alloca' 'stage0_real_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%stage0_real_11_loc = alloca i64 1"   --->   Operation 356 'alloca' 'stage0_real_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%stage0_real_12_loc = alloca i64 1"   --->   Operation 357 'alloca' 'stage0_real_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%stage0_real_13_loc = alloca i64 1"   --->   Operation 358 'alloca' 'stage0_real_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%stage0_real_14_loc = alloca i64 1"   --->   Operation 359 'alloca' 'stage0_real_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%stage0_real_15_loc = alloca i64 1"   --->   Operation 360 'alloca' 'stage0_real_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%stage0_real_16_loc = alloca i64 1"   --->   Operation 361 'alloca' 'stage0_real_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%stage0_real_17_loc = alloca i64 1"   --->   Operation 362 'alloca' 'stage0_real_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%stage0_real_18_loc = alloca i64 1"   --->   Operation 363 'alloca' 'stage0_real_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%stage0_real_19_loc = alloca i64 1"   --->   Operation 364 'alloca' 'stage0_real_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%stage0_real_20_loc = alloca i64 1"   --->   Operation 365 'alloca' 'stage0_real_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%stage0_real_21_loc = alloca i64 1"   --->   Operation 366 'alloca' 'stage0_real_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%stage0_real_22_loc = alloca i64 1"   --->   Operation 367 'alloca' 'stage0_real_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%stage0_real_23_loc = alloca i64 1"   --->   Operation 368 'alloca' 'stage0_real_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%stage0_real_24_loc = alloca i64 1"   --->   Operation 369 'alloca' 'stage0_real_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%stage0_real_25_loc = alloca i64 1"   --->   Operation 370 'alloca' 'stage0_real_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%stage0_real_26_loc = alloca i64 1"   --->   Operation 371 'alloca' 'stage0_real_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%stage0_real_27_loc = alloca i64 1"   --->   Operation 372 'alloca' 'stage0_real_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%stage0_real_28_loc = alloca i64 1"   --->   Operation 373 'alloca' 'stage0_real_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%stage0_real_29_loc = alloca i64 1"   --->   Operation 374 'alloca' 'stage0_real_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%stage0_real_30_loc = alloca i64 1"   --->   Operation 375 'alloca' 'stage0_real_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%stage0_real_31_loc = alloca i64 1"   --->   Operation 376 'alloca' 'stage0_real_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%stage0_imag_loc = alloca i64 1"   --->   Operation 377 'alloca' 'stage0_imag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%stage0_imag_1_loc = alloca i64 1"   --->   Operation 378 'alloca' 'stage0_imag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%stage0_imag_2_loc = alloca i64 1"   --->   Operation 379 'alloca' 'stage0_imag_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%stage0_imag_3_loc = alloca i64 1"   --->   Operation 380 'alloca' 'stage0_imag_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%stage0_imag_4_loc = alloca i64 1"   --->   Operation 381 'alloca' 'stage0_imag_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%stage0_imag_5_loc = alloca i64 1"   --->   Operation 382 'alloca' 'stage0_imag_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%stage0_imag_6_loc = alloca i64 1"   --->   Operation 383 'alloca' 'stage0_imag_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%stage0_imag_7_loc = alloca i64 1"   --->   Operation 384 'alloca' 'stage0_imag_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%stage0_imag_8_loc = alloca i64 1"   --->   Operation 385 'alloca' 'stage0_imag_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%stage0_imag_9_loc = alloca i64 1"   --->   Operation 386 'alloca' 'stage0_imag_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%stage0_imag_10_loc = alloca i64 1"   --->   Operation 387 'alloca' 'stage0_imag_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%stage0_imag_11_loc = alloca i64 1"   --->   Operation 388 'alloca' 'stage0_imag_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%stage0_imag_12_loc = alloca i64 1"   --->   Operation 389 'alloca' 'stage0_imag_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%stage0_imag_13_loc = alloca i64 1"   --->   Operation 390 'alloca' 'stage0_imag_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%stage0_imag_14_loc = alloca i64 1"   --->   Operation 391 'alloca' 'stage0_imag_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%stage0_imag_15_loc = alloca i64 1"   --->   Operation 392 'alloca' 'stage0_imag_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%stage0_imag_16_loc = alloca i64 1"   --->   Operation 393 'alloca' 'stage0_imag_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%stage0_imag_17_loc = alloca i64 1"   --->   Operation 394 'alloca' 'stage0_imag_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%stage0_imag_18_loc = alloca i64 1"   --->   Operation 395 'alloca' 'stage0_imag_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%stage0_imag_19_loc = alloca i64 1"   --->   Operation 396 'alloca' 'stage0_imag_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%stage0_imag_20_loc = alloca i64 1"   --->   Operation 397 'alloca' 'stage0_imag_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%stage0_imag_21_loc = alloca i64 1"   --->   Operation 398 'alloca' 'stage0_imag_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%stage0_imag_22_loc = alloca i64 1"   --->   Operation 399 'alloca' 'stage0_imag_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%stage0_imag_23_loc = alloca i64 1"   --->   Operation 400 'alloca' 'stage0_imag_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%stage0_imag_24_loc = alloca i64 1"   --->   Operation 401 'alloca' 'stage0_imag_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%stage0_imag_25_loc = alloca i64 1"   --->   Operation 402 'alloca' 'stage0_imag_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%stage0_imag_26_loc = alloca i64 1"   --->   Operation 403 'alloca' 'stage0_imag_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%stage0_imag_27_loc = alloca i64 1"   --->   Operation 404 'alloca' 'stage0_imag_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%stage0_imag_28_loc = alloca i64 1"   --->   Operation 405 'alloca' 'stage0_imag_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%stage0_imag_29_loc = alloca i64 1"   --->   Operation 406 'alloca' 'stage0_imag_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%stage0_imag_30_loc = alloca i64 1"   --->   Operation 407 'alloca' 'stage0_imag_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%stage0_imag_31_loc = alloca i64 1"   --->   Operation 408 'alloca' 'stage0_imag_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%data_real_loc = alloca i64 1"   --->   Operation 409 'alloca' 'data_real_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%data_real_1_loc = alloca i64 1"   --->   Operation 410 'alloca' 'data_real_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%data_real_2_loc = alloca i64 1"   --->   Operation 411 'alloca' 'data_real_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%data_real_3_loc = alloca i64 1"   --->   Operation 412 'alloca' 'data_real_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%data_real_4_loc = alloca i64 1"   --->   Operation 413 'alloca' 'data_real_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%data_real_5_loc = alloca i64 1"   --->   Operation 414 'alloca' 'data_real_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%data_real_6_loc = alloca i64 1"   --->   Operation 415 'alloca' 'data_real_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%data_real_7_loc = alloca i64 1"   --->   Operation 416 'alloca' 'data_real_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%data_real_8_loc = alloca i64 1"   --->   Operation 417 'alloca' 'data_real_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%data_real_9_loc = alloca i64 1"   --->   Operation 418 'alloca' 'data_real_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%data_real_10_loc = alloca i64 1"   --->   Operation 419 'alloca' 'data_real_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%data_real_11_loc = alloca i64 1"   --->   Operation 420 'alloca' 'data_real_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%data_real_12_loc = alloca i64 1"   --->   Operation 421 'alloca' 'data_real_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%data_real_13_loc = alloca i64 1"   --->   Operation 422 'alloca' 'data_real_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%data_real_14_loc = alloca i64 1"   --->   Operation 423 'alloca' 'data_real_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%data_real_15_loc = alloca i64 1"   --->   Operation 424 'alloca' 'data_real_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%data_real_16_loc = alloca i64 1"   --->   Operation 425 'alloca' 'data_real_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%data_real_17_loc = alloca i64 1"   --->   Operation 426 'alloca' 'data_real_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%data_real_18_loc = alloca i64 1"   --->   Operation 427 'alloca' 'data_real_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%data_real_19_loc = alloca i64 1"   --->   Operation 428 'alloca' 'data_real_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%data_real_20_loc = alloca i64 1"   --->   Operation 429 'alloca' 'data_real_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%data_real_21_loc = alloca i64 1"   --->   Operation 430 'alloca' 'data_real_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%data_real_22_loc = alloca i64 1"   --->   Operation 431 'alloca' 'data_real_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%data_real_23_loc = alloca i64 1"   --->   Operation 432 'alloca' 'data_real_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%data_real_24_loc = alloca i64 1"   --->   Operation 433 'alloca' 'data_real_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%data_real_25_loc = alloca i64 1"   --->   Operation 434 'alloca' 'data_real_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%data_real_26_loc = alloca i64 1"   --->   Operation 435 'alloca' 'data_real_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%data_real_27_loc = alloca i64 1"   --->   Operation 436 'alloca' 'data_real_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%data_real_28_loc = alloca i64 1"   --->   Operation 437 'alloca' 'data_real_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%data_real_29_loc = alloca i64 1"   --->   Operation 438 'alloca' 'data_real_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%data_real_30_loc = alloca i64 1"   --->   Operation 439 'alloca' 'data_real_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%data_real_31_loc = alloca i64 1"   --->   Operation 440 'alloca' 'data_real_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%data_imag_loc = alloca i64 1"   --->   Operation 441 'alloca' 'data_imag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%data_imag_1_loc = alloca i64 1"   --->   Operation 442 'alloca' 'data_imag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%data_imag_2_loc = alloca i64 1"   --->   Operation 443 'alloca' 'data_imag_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%data_imag_3_loc = alloca i64 1"   --->   Operation 444 'alloca' 'data_imag_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%data_imag_4_loc = alloca i64 1"   --->   Operation 445 'alloca' 'data_imag_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%data_imag_5_loc = alloca i64 1"   --->   Operation 446 'alloca' 'data_imag_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%data_imag_6_loc = alloca i64 1"   --->   Operation 447 'alloca' 'data_imag_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%data_imag_7_loc = alloca i64 1"   --->   Operation 448 'alloca' 'data_imag_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%data_imag_8_loc = alloca i64 1"   --->   Operation 449 'alloca' 'data_imag_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%data_imag_9_loc = alloca i64 1"   --->   Operation 450 'alloca' 'data_imag_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%data_imag_10_loc = alloca i64 1"   --->   Operation 451 'alloca' 'data_imag_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%data_imag_11_loc = alloca i64 1"   --->   Operation 452 'alloca' 'data_imag_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%data_imag_12_loc = alloca i64 1"   --->   Operation 453 'alloca' 'data_imag_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%data_imag_13_loc = alloca i64 1"   --->   Operation 454 'alloca' 'data_imag_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%data_imag_14_loc = alloca i64 1"   --->   Operation 455 'alloca' 'data_imag_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%data_imag_15_loc = alloca i64 1"   --->   Operation 456 'alloca' 'data_imag_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%data_imag_16_loc = alloca i64 1"   --->   Operation 457 'alloca' 'data_imag_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%data_imag_17_loc = alloca i64 1"   --->   Operation 458 'alloca' 'data_imag_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%data_imag_18_loc = alloca i64 1"   --->   Operation 459 'alloca' 'data_imag_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%data_imag_19_loc = alloca i64 1"   --->   Operation 460 'alloca' 'data_imag_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%data_imag_20_loc = alloca i64 1"   --->   Operation 461 'alloca' 'data_imag_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%data_imag_21_loc = alloca i64 1"   --->   Operation 462 'alloca' 'data_imag_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%data_imag_22_loc = alloca i64 1"   --->   Operation 463 'alloca' 'data_imag_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%data_imag_23_loc = alloca i64 1"   --->   Operation 464 'alloca' 'data_imag_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%data_imag_24_loc = alloca i64 1"   --->   Operation 465 'alloca' 'data_imag_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%data_imag_25_loc = alloca i64 1"   --->   Operation 466 'alloca' 'data_imag_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%data_imag_26_loc = alloca i64 1"   --->   Operation 467 'alloca' 'data_imag_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%data_imag_27_loc = alloca i64 1"   --->   Operation 468 'alloca' 'data_imag_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%data_imag_28_loc = alloca i64 1"   --->   Operation 469 'alloca' 'data_imag_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%data_imag_29_loc = alloca i64 1"   --->   Operation 470 'alloca' 'data_imag_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%data_imag_30_loc = alloca i64 1"   --->   Operation 471 'alloca' 'data_imag_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%data_imag_31_loc = alloca i64 1"   --->   Operation 472 'alloca' 'data_imag_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 473 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k" [FFT32_sol.cpp:118]   --->   Operation 474 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 475 [2/2] (1.58ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc"   --->   Operation 475 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 476 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_4, i16 %w_real_3_3, i16 %w_real_3_2, i16 %w_real_3_1, i16 %w_imag_3_3, i16 %w_imag_3_2, i16 %w_imag_3_1"   --->   Operation 476 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 477 [1/2] (3.41ns)   --->   "%call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc"   --->   Operation 477 'call' 'call_ln0' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 478 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft32_Pipeline_4, i16 %w_real_3_3, i16 %w_real_3_2, i16 %w_real_3_1, i16 %w_imag_3_3, i16 %w_imag_3_2, i16 %w_imag_3_1"   --->   Operation 478 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.79>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%data_imag_31_loc_load = load i16 %data_imag_31_loc"   --->   Operation 479 'load' 'data_imag_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%data_imag_30_loc_load = load i16 %data_imag_30_loc"   --->   Operation 480 'load' 'data_imag_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%data_imag_29_loc_load = load i16 %data_imag_29_loc"   --->   Operation 481 'load' 'data_imag_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%data_imag_28_loc_load = load i16 %data_imag_28_loc"   --->   Operation 482 'load' 'data_imag_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%data_imag_27_loc_load = load i16 %data_imag_27_loc"   --->   Operation 483 'load' 'data_imag_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%data_imag_26_loc_load = load i16 %data_imag_26_loc"   --->   Operation 484 'load' 'data_imag_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%data_imag_25_loc_load = load i16 %data_imag_25_loc"   --->   Operation 485 'load' 'data_imag_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%data_imag_24_loc_load = load i16 %data_imag_24_loc"   --->   Operation 486 'load' 'data_imag_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%data_imag_23_loc_load = load i16 %data_imag_23_loc"   --->   Operation 487 'load' 'data_imag_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%data_imag_22_loc_load = load i16 %data_imag_22_loc"   --->   Operation 488 'load' 'data_imag_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%data_imag_21_loc_load = load i16 %data_imag_21_loc"   --->   Operation 489 'load' 'data_imag_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%data_imag_20_loc_load = load i16 %data_imag_20_loc"   --->   Operation 490 'load' 'data_imag_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%data_imag_19_loc_load = load i16 %data_imag_19_loc"   --->   Operation 491 'load' 'data_imag_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%data_imag_18_loc_load = load i16 %data_imag_18_loc"   --->   Operation 492 'load' 'data_imag_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%data_imag_17_loc_load = load i16 %data_imag_17_loc"   --->   Operation 493 'load' 'data_imag_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%data_imag_16_loc_load = load i16 %data_imag_16_loc"   --->   Operation 494 'load' 'data_imag_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%data_imag_15_loc_load = load i16 %data_imag_15_loc"   --->   Operation 495 'load' 'data_imag_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%data_imag_14_loc_load = load i16 %data_imag_14_loc"   --->   Operation 496 'load' 'data_imag_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%data_imag_13_loc_load = load i16 %data_imag_13_loc"   --->   Operation 497 'load' 'data_imag_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%data_imag_12_loc_load = load i16 %data_imag_12_loc"   --->   Operation 498 'load' 'data_imag_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%data_imag_11_loc_load = load i16 %data_imag_11_loc"   --->   Operation 499 'load' 'data_imag_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%data_imag_10_loc_load = load i16 %data_imag_10_loc"   --->   Operation 500 'load' 'data_imag_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%data_imag_9_loc_load = load i16 %data_imag_9_loc"   --->   Operation 501 'load' 'data_imag_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%data_imag_8_loc_load = load i16 %data_imag_8_loc"   --->   Operation 502 'load' 'data_imag_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%data_imag_7_loc_load = load i16 %data_imag_7_loc"   --->   Operation 503 'load' 'data_imag_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%data_imag_6_loc_load = load i16 %data_imag_6_loc"   --->   Operation 504 'load' 'data_imag_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%data_imag_5_loc_load = load i16 %data_imag_5_loc"   --->   Operation 505 'load' 'data_imag_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%data_imag_4_loc_load = load i16 %data_imag_4_loc"   --->   Operation 506 'load' 'data_imag_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%data_imag_3_loc_load = load i16 %data_imag_3_loc"   --->   Operation 507 'load' 'data_imag_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%data_imag_2_loc_load = load i16 %data_imag_2_loc"   --->   Operation 508 'load' 'data_imag_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%data_imag_1_loc_load = load i16 %data_imag_1_loc"   --->   Operation 509 'load' 'data_imag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%data_imag_loc_load = load i16 %data_imag_loc"   --->   Operation 510 'load' 'data_imag_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%data_real_31_loc_load = load i16 %data_real_31_loc"   --->   Operation 511 'load' 'data_real_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%data_real_30_loc_load = load i16 %data_real_30_loc"   --->   Operation 512 'load' 'data_real_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%data_real_29_loc_load = load i16 %data_real_29_loc"   --->   Operation 513 'load' 'data_real_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%data_real_28_loc_load = load i16 %data_real_28_loc"   --->   Operation 514 'load' 'data_real_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%data_real_27_loc_load = load i16 %data_real_27_loc"   --->   Operation 515 'load' 'data_real_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%data_real_26_loc_load = load i16 %data_real_26_loc"   --->   Operation 516 'load' 'data_real_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%data_real_25_loc_load = load i16 %data_real_25_loc"   --->   Operation 517 'load' 'data_real_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%data_real_24_loc_load = load i16 %data_real_24_loc"   --->   Operation 518 'load' 'data_real_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%data_real_23_loc_load = load i16 %data_real_23_loc"   --->   Operation 519 'load' 'data_real_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%data_real_22_loc_load = load i16 %data_real_22_loc"   --->   Operation 520 'load' 'data_real_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%data_real_21_loc_load = load i16 %data_real_21_loc"   --->   Operation 521 'load' 'data_real_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%data_real_20_loc_load = load i16 %data_real_20_loc"   --->   Operation 522 'load' 'data_real_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%data_real_19_loc_load = load i16 %data_real_19_loc"   --->   Operation 523 'load' 'data_real_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%data_real_18_loc_load = load i16 %data_real_18_loc"   --->   Operation 524 'load' 'data_real_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%data_real_17_loc_load = load i16 %data_real_17_loc"   --->   Operation 525 'load' 'data_real_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%data_real_16_loc_load = load i16 %data_real_16_loc"   --->   Operation 526 'load' 'data_real_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%data_real_15_loc_load = load i16 %data_real_15_loc"   --->   Operation 527 'load' 'data_real_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%data_real_14_loc_load = load i16 %data_real_14_loc"   --->   Operation 528 'load' 'data_real_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%data_real_13_loc_load = load i16 %data_real_13_loc"   --->   Operation 529 'load' 'data_real_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%data_real_12_loc_load = load i16 %data_real_12_loc"   --->   Operation 530 'load' 'data_real_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%data_real_11_loc_load = load i16 %data_real_11_loc"   --->   Operation 531 'load' 'data_real_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%data_real_10_loc_load = load i16 %data_real_10_loc"   --->   Operation 532 'load' 'data_real_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%data_real_9_loc_load = load i16 %data_real_9_loc"   --->   Operation 533 'load' 'data_real_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%data_real_8_loc_load = load i16 %data_real_8_loc"   --->   Operation 534 'load' 'data_real_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%data_real_7_loc_load = load i16 %data_real_7_loc"   --->   Operation 535 'load' 'data_real_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%data_real_6_loc_load = load i16 %data_real_6_loc"   --->   Operation 536 'load' 'data_real_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%data_real_5_loc_load = load i16 %data_real_5_loc"   --->   Operation 537 'load' 'data_real_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%data_real_4_loc_load = load i16 %data_real_4_loc"   --->   Operation 538 'load' 'data_real_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%data_real_3_loc_load = load i16 %data_real_3_loc"   --->   Operation 539 'load' 'data_real_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%data_real_2_loc_load = load i16 %data_real_2_loc"   --->   Operation 540 'load' 'data_real_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%data_real_1_loc_load = load i16 %data_real_1_loc"   --->   Operation 541 'load' 'data_real_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%data_real_loc_load = load i16 %data_real_loc"   --->   Operation 542 'load' 'data_real_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%empty_31 = wait i32 @_ssdm_op_Wait"   --->   Operation 543 'wait' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [2/2] (4.79ns)   --->   "%call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real_loc_load, i16 %data_real_1_loc_load, i16 %data_real_2_loc_load, i16 %data_real_3_loc_load, i16 %data_real_4_loc_load, i16 %data_real_5_loc_load, i16 %data_real_6_loc_load, i16 %data_real_7_loc_load, i16 %data_real_8_loc_load, i16 %data_real_9_loc_load, i16 %data_real_10_loc_load, i16 %data_real_11_loc_load, i16 %data_real_12_loc_load, i16 %data_real_13_loc_load, i16 %data_real_14_loc_load, i16 %data_real_15_loc_load, i16 %data_real_16_loc_load, i16 %data_real_17_loc_load, i16 %data_real_18_loc_load, i16 %data_real_19_loc_load, i16 %data_real_20_loc_load, i16 %data_real_21_loc_load, i16 %data_real_22_loc_load, i16 %data_real_23_loc_load, i16 %data_real_24_loc_load, i16 %data_real_25_loc_load, i16 %data_real_26_loc_load, i16 %data_real_27_loc_load, i16 %data_real_28_loc_load, i16 %data_real_29_loc_load, i16 %data_real_30_loc_load, i16 %data_real_31_loc_load, i16 %data_imag_loc_load, i16 %data_imag_1_loc_load, i16 %data_imag_2_loc_load, i16 %data_imag_3_loc_load, i16 %data_imag_4_loc_load, i16 %data_imag_5_loc_load, i16 %data_imag_6_loc_load, i16 %data_imag_7_loc_load, i16 %data_imag_8_loc_load, i16 %data_imag_9_loc_load, i16 %data_imag_10_loc_load, i16 %data_imag_11_loc_load, i16 %data_imag_12_loc_load, i16 %data_imag_13_loc_load, i16 %data_imag_14_loc_load, i16 %data_imag_15_loc_load, i16 %data_imag_16_loc_load, i16 %data_imag_17_loc_load, i16 %data_imag_18_loc_load, i16 %data_imag_19_loc_load, i16 %data_imag_20_loc_load, i16 %data_imag_21_loc_load, i16 %data_imag_22_loc_load, i16 %data_imag_23_loc_load, i16 %data_imag_24_loc_load, i16 %data_imag_25_loc_load, i16 %data_imag_26_loc_load, i16 %data_imag_27_loc_load, i16 %data_imag_28_loc_load, i16 %data_imag_29_loc_load, i16 %data_imag_30_loc_load, i16 %data_imag_31_loc_load, i16 %stage0_imag_31_loc, i16 %stage0_imag_30_loc, i16 %stage0_imag_29_loc, i16 %stage0_imag_28_loc, i16 %stage0_imag_27_loc, i16 %stage0_imag_26_loc, i16 %stage0_imag_25_loc, i16 %stage0_imag_24_loc, i16 %stage0_imag_23_loc, i16 %stage0_imag_22_loc, i16 %stage0_imag_21_loc, i16 %stage0_imag_20_loc, i16 %stage0_imag_19_loc, i16 %stage0_imag_18_loc, i16 %stage0_imag_17_loc, i16 %stage0_imag_16_loc, i16 %stage0_imag_15_loc, i16 %stage0_imag_14_loc, i16 %stage0_imag_13_loc, i16 %stage0_imag_12_loc, i16 %stage0_imag_11_loc, i16 %stage0_imag_10_loc, i16 %stage0_imag_9_loc, i16 %stage0_imag_8_loc, i16 %stage0_imag_7_loc, i16 %stage0_imag_6_loc, i16 %stage0_imag_5_loc, i16 %stage0_imag_4_loc, i16 %stage0_imag_3_loc, i16 %stage0_imag_2_loc, i16 %stage0_imag_1_loc, i16 %stage0_imag_loc, i16 %stage0_real_31_loc, i16 %stage0_real_30_loc, i16 %stage0_real_29_loc, i16 %stage0_real_28_loc, i16 %stage0_real_27_loc, i16 %stage0_real_26_loc, i16 %stage0_real_25_loc, i16 %stage0_real_24_loc, i16 %stage0_real_23_loc, i16 %stage0_real_22_loc, i16 %stage0_real_21_loc, i16 %stage0_real_20_loc, i16 %stage0_real_19_loc, i16 %stage0_real_18_loc, i16 %stage0_real_17_loc, i16 %stage0_real_16_loc, i16 %stage0_real_15_loc, i16 %stage0_real_14_loc, i16 %stage0_real_13_loc, i16 %stage0_real_12_loc, i16 %stage0_real_11_loc, i16 %stage0_real_10_loc, i16 %stage0_real_9_loc, i16 %stage0_real_8_loc, i16 %stage0_real_7_loc, i16 %stage0_real_6_loc, i16 %stage0_real_5_loc, i16 %stage0_real_4_loc, i16 %stage0_real_3_loc, i16 %stage0_real_2_loc, i16 %stage0_real_1_loc, i16 %stage0_real_loc"   --->   Operation 544 'call' 'call_ln0' <Predicate = true> <Delay = 4.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 545 [1/2] (3.41ns)   --->   "%call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real_loc_load, i16 %data_real_1_loc_load, i16 %data_real_2_loc_load, i16 %data_real_3_loc_load, i16 %data_real_4_loc_load, i16 %data_real_5_loc_load, i16 %data_real_6_loc_load, i16 %data_real_7_loc_load, i16 %data_real_8_loc_load, i16 %data_real_9_loc_load, i16 %data_real_10_loc_load, i16 %data_real_11_loc_load, i16 %data_real_12_loc_load, i16 %data_real_13_loc_load, i16 %data_real_14_loc_load, i16 %data_real_15_loc_load, i16 %data_real_16_loc_load, i16 %data_real_17_loc_load, i16 %data_real_18_loc_load, i16 %data_real_19_loc_load, i16 %data_real_20_loc_load, i16 %data_real_21_loc_load, i16 %data_real_22_loc_load, i16 %data_real_23_loc_load, i16 %data_real_24_loc_load, i16 %data_real_25_loc_load, i16 %data_real_26_loc_load, i16 %data_real_27_loc_load, i16 %data_real_28_loc_load, i16 %data_real_29_loc_load, i16 %data_real_30_loc_load, i16 %data_real_31_loc_load, i16 %data_imag_loc_load, i16 %data_imag_1_loc_load, i16 %data_imag_2_loc_load, i16 %data_imag_3_loc_load, i16 %data_imag_4_loc_load, i16 %data_imag_5_loc_load, i16 %data_imag_6_loc_load, i16 %data_imag_7_loc_load, i16 %data_imag_8_loc_load, i16 %data_imag_9_loc_load, i16 %data_imag_10_loc_load, i16 %data_imag_11_loc_load, i16 %data_imag_12_loc_load, i16 %data_imag_13_loc_load, i16 %data_imag_14_loc_load, i16 %data_imag_15_loc_load, i16 %data_imag_16_loc_load, i16 %data_imag_17_loc_load, i16 %data_imag_18_loc_load, i16 %data_imag_19_loc_load, i16 %data_imag_20_loc_load, i16 %data_imag_21_loc_load, i16 %data_imag_22_loc_load, i16 %data_imag_23_loc_load, i16 %data_imag_24_loc_load, i16 %data_imag_25_loc_load, i16 %data_imag_26_loc_load, i16 %data_imag_27_loc_load, i16 %data_imag_28_loc_load, i16 %data_imag_29_loc_load, i16 %data_imag_30_loc_load, i16 %data_imag_31_loc_load, i16 %stage0_imag_31_loc, i16 %stage0_imag_30_loc, i16 %stage0_imag_29_loc, i16 %stage0_imag_28_loc, i16 %stage0_imag_27_loc, i16 %stage0_imag_26_loc, i16 %stage0_imag_25_loc, i16 %stage0_imag_24_loc, i16 %stage0_imag_23_loc, i16 %stage0_imag_22_loc, i16 %stage0_imag_21_loc, i16 %stage0_imag_20_loc, i16 %stage0_imag_19_loc, i16 %stage0_imag_18_loc, i16 %stage0_imag_17_loc, i16 %stage0_imag_16_loc, i16 %stage0_imag_15_loc, i16 %stage0_imag_14_loc, i16 %stage0_imag_13_loc, i16 %stage0_imag_12_loc, i16 %stage0_imag_11_loc, i16 %stage0_imag_10_loc, i16 %stage0_imag_9_loc, i16 %stage0_imag_8_loc, i16 %stage0_imag_7_loc, i16 %stage0_imag_6_loc, i16 %stage0_imag_5_loc, i16 %stage0_imag_4_loc, i16 %stage0_imag_3_loc, i16 %stage0_imag_2_loc, i16 %stage0_imag_1_loc, i16 %stage0_imag_loc, i16 %stage0_real_31_loc, i16 %stage0_real_30_loc, i16 %stage0_real_29_loc, i16 %stage0_real_28_loc, i16 %stage0_real_27_loc, i16 %stage0_real_26_loc, i16 %stage0_real_25_loc, i16 %stage0_real_24_loc, i16 %stage0_real_23_loc, i16 %stage0_real_22_loc, i16 %stage0_real_21_loc, i16 %stage0_real_20_loc, i16 %stage0_real_19_loc, i16 %stage0_real_18_loc, i16 %stage0_real_17_loc, i16 %stage0_real_16_loc, i16 %stage0_real_15_loc, i16 %stage0_real_14_loc, i16 %stage0_real_13_loc, i16 %stage0_real_12_loc, i16 %stage0_real_11_loc, i16 %stage0_real_10_loc, i16 %stage0_real_9_loc, i16 %stage0_real_8_loc, i16 %stage0_real_7_loc, i16 %stage0_real_6_loc, i16 %stage0_real_5_loc, i16 %stage0_real_4_loc, i16 %stage0_real_3_loc, i16 %stage0_real_2_loc, i16 %stage0_real_1_loc, i16 %stage0_real_loc"   --->   Operation 545 'call' 'call_ln0' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%stage0_imag_31_loc_load = load i16 %stage0_imag_31_loc"   --->   Operation 546 'load' 'stage0_imag_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%stage0_imag_30_loc_load = load i16 %stage0_imag_30_loc"   --->   Operation 547 'load' 'stage0_imag_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%stage0_imag_29_loc_load = load i16 %stage0_imag_29_loc"   --->   Operation 548 'load' 'stage0_imag_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns)   --->   "%stage0_imag_28_loc_load = load i16 %stage0_imag_28_loc"   --->   Operation 549 'load' 'stage0_imag_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%stage0_imag_27_loc_load = load i16 %stage0_imag_27_loc"   --->   Operation 550 'load' 'stage0_imag_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%stage0_imag_26_loc_load = load i16 %stage0_imag_26_loc"   --->   Operation 551 'load' 'stage0_imag_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%stage0_imag_25_loc_load = load i16 %stage0_imag_25_loc"   --->   Operation 552 'load' 'stage0_imag_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%stage0_imag_24_loc_load = load i16 %stage0_imag_24_loc"   --->   Operation 553 'load' 'stage0_imag_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%stage0_imag_23_loc_load = load i16 %stage0_imag_23_loc"   --->   Operation 554 'load' 'stage0_imag_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%stage0_imag_22_loc_load = load i16 %stage0_imag_22_loc"   --->   Operation 555 'load' 'stage0_imag_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%stage0_imag_21_loc_load = load i16 %stage0_imag_21_loc"   --->   Operation 556 'load' 'stage0_imag_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%stage0_imag_20_loc_load = load i16 %stage0_imag_20_loc"   --->   Operation 557 'load' 'stage0_imag_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%stage0_imag_19_loc_load = load i16 %stage0_imag_19_loc"   --->   Operation 558 'load' 'stage0_imag_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%stage0_imag_18_loc_load = load i16 %stage0_imag_18_loc"   --->   Operation 559 'load' 'stage0_imag_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%stage0_imag_17_loc_load = load i16 %stage0_imag_17_loc"   --->   Operation 560 'load' 'stage0_imag_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%stage0_imag_16_loc_load = load i16 %stage0_imag_16_loc"   --->   Operation 561 'load' 'stage0_imag_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%stage0_imag_15_loc_load = load i16 %stage0_imag_15_loc"   --->   Operation 562 'load' 'stage0_imag_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%stage0_imag_14_loc_load = load i16 %stage0_imag_14_loc"   --->   Operation 563 'load' 'stage0_imag_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns)   --->   "%stage0_imag_13_loc_load = load i16 %stage0_imag_13_loc"   --->   Operation 564 'load' 'stage0_imag_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%stage0_imag_12_loc_load = load i16 %stage0_imag_12_loc"   --->   Operation 565 'load' 'stage0_imag_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%stage0_imag_11_loc_load = load i16 %stage0_imag_11_loc"   --->   Operation 566 'load' 'stage0_imag_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%stage0_imag_10_loc_load = load i16 %stage0_imag_10_loc"   --->   Operation 567 'load' 'stage0_imag_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%stage0_imag_9_loc_load = load i16 %stage0_imag_9_loc"   --->   Operation 568 'load' 'stage0_imag_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 569 [1/1] (0.00ns)   --->   "%stage0_imag_8_loc_load = load i16 %stage0_imag_8_loc"   --->   Operation 569 'load' 'stage0_imag_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 570 [1/1] (0.00ns)   --->   "%stage0_imag_7_loc_load = load i16 %stage0_imag_7_loc"   --->   Operation 570 'load' 'stage0_imag_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 571 [1/1] (0.00ns)   --->   "%stage0_imag_6_loc_load = load i16 %stage0_imag_6_loc"   --->   Operation 571 'load' 'stage0_imag_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 572 [1/1] (0.00ns)   --->   "%stage0_imag_5_loc_load = load i16 %stage0_imag_5_loc"   --->   Operation 572 'load' 'stage0_imag_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 573 [1/1] (0.00ns)   --->   "%stage0_imag_4_loc_load = load i16 %stage0_imag_4_loc"   --->   Operation 573 'load' 'stage0_imag_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 574 [1/1] (0.00ns)   --->   "%stage0_imag_3_loc_load = load i16 %stage0_imag_3_loc"   --->   Operation 574 'load' 'stage0_imag_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 575 [1/1] (0.00ns)   --->   "%stage0_imag_2_loc_load = load i16 %stage0_imag_2_loc"   --->   Operation 575 'load' 'stage0_imag_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 576 [1/1] (0.00ns)   --->   "%stage0_imag_1_loc_load = load i16 %stage0_imag_1_loc"   --->   Operation 576 'load' 'stage0_imag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 577 [1/1] (0.00ns)   --->   "%stage0_imag_loc_load = load i16 %stage0_imag_loc"   --->   Operation 577 'load' 'stage0_imag_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 578 [1/1] (0.00ns)   --->   "%stage0_real_31_loc_load = load i16 %stage0_real_31_loc"   --->   Operation 578 'load' 'stage0_real_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 579 [1/1] (0.00ns)   --->   "%stage0_real_30_loc_load = load i16 %stage0_real_30_loc"   --->   Operation 579 'load' 'stage0_real_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 580 [1/1] (0.00ns)   --->   "%stage0_real_29_loc_load = load i16 %stage0_real_29_loc"   --->   Operation 580 'load' 'stage0_real_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 581 [1/1] (0.00ns)   --->   "%stage0_real_28_loc_load = load i16 %stage0_real_28_loc"   --->   Operation 581 'load' 'stage0_real_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 582 [1/1] (0.00ns)   --->   "%stage0_real_27_loc_load = load i16 %stage0_real_27_loc"   --->   Operation 582 'load' 'stage0_real_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 583 [1/1] (0.00ns)   --->   "%stage0_real_26_loc_load = load i16 %stage0_real_26_loc"   --->   Operation 583 'load' 'stage0_real_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 584 [1/1] (0.00ns)   --->   "%stage0_real_25_loc_load = load i16 %stage0_real_25_loc"   --->   Operation 584 'load' 'stage0_real_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 585 [1/1] (0.00ns)   --->   "%stage0_real_24_loc_load = load i16 %stage0_real_24_loc"   --->   Operation 585 'load' 'stage0_real_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 586 [1/1] (0.00ns)   --->   "%stage0_real_23_loc_load = load i16 %stage0_real_23_loc"   --->   Operation 586 'load' 'stage0_real_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 587 [1/1] (0.00ns)   --->   "%stage0_real_22_loc_load = load i16 %stage0_real_22_loc"   --->   Operation 587 'load' 'stage0_real_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 588 [1/1] (0.00ns)   --->   "%stage0_real_21_loc_load = load i16 %stage0_real_21_loc"   --->   Operation 588 'load' 'stage0_real_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 589 [1/1] (0.00ns)   --->   "%stage0_real_20_loc_load = load i16 %stage0_real_20_loc"   --->   Operation 589 'load' 'stage0_real_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 590 [1/1] (0.00ns)   --->   "%stage0_real_19_loc_load = load i16 %stage0_real_19_loc"   --->   Operation 590 'load' 'stage0_real_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 591 [1/1] (0.00ns)   --->   "%stage0_real_18_loc_load = load i16 %stage0_real_18_loc"   --->   Operation 591 'load' 'stage0_real_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 592 [1/1] (0.00ns)   --->   "%stage0_real_17_loc_load = load i16 %stage0_real_17_loc"   --->   Operation 592 'load' 'stage0_real_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%stage0_real_16_loc_load = load i16 %stage0_real_16_loc"   --->   Operation 593 'load' 'stage0_real_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%stage0_real_15_loc_load = load i16 %stage0_real_15_loc"   --->   Operation 594 'load' 'stage0_real_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%stage0_real_14_loc_load = load i16 %stage0_real_14_loc"   --->   Operation 595 'load' 'stage0_real_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%stage0_real_13_loc_load = load i16 %stage0_real_13_loc"   --->   Operation 596 'load' 'stage0_real_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%stage0_real_12_loc_load = load i16 %stage0_real_12_loc"   --->   Operation 597 'load' 'stage0_real_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%stage0_real_11_loc_load = load i16 %stage0_real_11_loc"   --->   Operation 598 'load' 'stage0_real_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%stage0_real_10_loc_load = load i16 %stage0_real_10_loc"   --->   Operation 599 'load' 'stage0_real_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.00ns)   --->   "%stage0_real_9_loc_load = load i16 %stage0_real_9_loc"   --->   Operation 600 'load' 'stage0_real_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 601 [1/1] (0.00ns)   --->   "%stage0_real_8_loc_load = load i16 %stage0_real_8_loc"   --->   Operation 601 'load' 'stage0_real_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 602 [1/1] (0.00ns)   --->   "%stage0_real_7_loc_load = load i16 %stage0_real_7_loc"   --->   Operation 602 'load' 'stage0_real_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 603 [1/1] (0.00ns)   --->   "%stage0_real_6_loc_load = load i16 %stage0_real_6_loc"   --->   Operation 603 'load' 'stage0_real_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 604 [1/1] (0.00ns)   --->   "%stage0_real_5_loc_load = load i16 %stage0_real_5_loc"   --->   Operation 604 'load' 'stage0_real_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 605 [1/1] (0.00ns)   --->   "%stage0_real_4_loc_load = load i16 %stage0_real_4_loc"   --->   Operation 605 'load' 'stage0_real_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 606 [1/1] (0.00ns)   --->   "%stage0_real_3_loc_load = load i16 %stage0_real_3_loc"   --->   Operation 606 'load' 'stage0_real_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 607 [1/1] (0.00ns)   --->   "%stage0_real_2_loc_load = load i16 %stage0_real_2_loc"   --->   Operation 607 'load' 'stage0_real_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 608 [1/1] (0.00ns)   --->   "%stage0_real_1_loc_load = load i16 %stage0_real_1_loc"   --->   Operation 608 'load' 'stage0_real_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 609 [1/1] (0.00ns)   --->   "%stage0_real_loc_load = load i16 %stage0_real_loc"   --->   Operation 609 'load' 'stage0_real_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 610 [2/2] (1.58ns)   --->   "%call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_imag_31_loc_load, i16 %stage0_imag_30_loc_load, i16 %stage0_imag_29_loc_load, i16 %stage0_imag_28_loc_load, i16 %stage0_imag_27_loc_load, i16 %stage0_imag_26_loc_load, i16 %stage0_imag_25_loc_load, i16 %stage0_imag_24_loc_load, i16 %stage0_imag_23_loc_load, i16 %stage0_imag_22_loc_load, i16 %stage0_imag_21_loc_load, i16 %stage0_imag_20_loc_load, i16 %stage0_imag_19_loc_load, i16 %stage0_imag_18_loc_load, i16 %stage0_imag_17_loc_load, i16 %stage0_imag_16_loc_load, i16 %stage0_imag_15_loc_load, i16 %stage0_imag_14_loc_load, i16 %stage0_imag_13_loc_load, i16 %stage0_imag_12_loc_load, i16 %stage0_imag_11_loc_load, i16 %stage0_imag_10_loc_load, i16 %stage0_imag_9_loc_load, i16 %stage0_imag_8_loc_load, i16 %stage0_imag_7_loc_load, i16 %stage0_imag_6_loc_load, i16 %stage0_imag_5_loc_load, i16 %stage0_imag_4_loc_load, i16 %stage0_imag_3_loc_load, i16 %stage0_imag_2_loc_load, i16 %stage0_imag_1_loc_load, i16 %stage0_imag_loc_load, i16 %stage0_real_31_loc_load, i16 %stage0_real_30_loc_load, i16 %stage0_real_29_loc_load, i16 %stage0_real_28_loc_load, i16 %stage0_real_27_loc_load, i16 %stage0_real_26_loc_load, i16 %stage0_real_25_loc_load, i16 %stage0_real_24_loc_load, i16 %stage0_real_23_loc_load, i16 %stage0_real_22_loc_load, i16 %stage0_real_21_loc_load, i16 %stage0_real_20_loc_load, i16 %stage0_real_19_loc_load, i16 %stage0_real_18_loc_load, i16 %stage0_real_17_loc_load, i16 %stage0_real_16_loc_load, i16 %stage0_real_15_loc_load, i16 %stage0_real_14_loc_load, i16 %stage0_real_13_loc_load, i16 %stage0_real_12_loc_load, i16 %stage0_real_11_loc_load, i16 %stage0_real_10_loc_load, i16 %stage0_real_9_loc_load, i16 %stage0_real_8_loc_load, i16 %stage0_real_7_loc_load, i16 %stage0_real_6_loc_load, i16 %stage0_real_5_loc_load, i16 %stage0_real_4_loc_load, i16 %stage0_real_3_loc_load, i16 %stage0_real_2_loc_load, i16 %stage0_real_1_loc_load, i16 %stage0_real_loc_load, i16 %stage1_imag_31_loc, i16 %stage1_imag_30_loc, i16 %stage1_imag_29_loc, i16 %stage1_imag_28_loc, i16 %stage1_imag_27_loc, i16 %stage1_imag_26_loc, i16 %stage1_imag_25_loc, i16 %stage1_imag_24_loc, i16 %stage1_imag_23_loc, i16 %stage1_imag_22_loc, i16 %stage1_imag_21_loc, i16 %stage1_imag_20_loc, i16 %stage1_imag_19_loc, i16 %stage1_imag_18_loc, i16 %stage1_imag_17_loc, i16 %stage1_imag_16_loc, i16 %stage1_imag_15_loc, i16 %stage1_imag_14_loc, i16 %stage1_imag_13_loc, i16 %stage1_imag_12_loc, i16 %stage1_imag_11_loc, i16 %stage1_imag_10_loc, i16 %stage1_imag_9_loc, i16 %stage1_imag_8_loc, i16 %stage1_imag_7_loc, i16 %stage1_imag_6_loc, i16 %stage1_imag_5_loc, i16 %stage1_imag_4_loc, i16 %stage1_imag_3_loc, i16 %stage1_imag_2_loc, i16 %stage1_imag_1_loc, i16 %stage1_imag_loc, i16 %stage1_real_31_loc, i16 %stage1_real_30_loc, i16 %stage1_real_29_loc, i16 %stage1_real_28_loc, i16 %stage1_real_27_loc, i16 %stage1_real_26_loc, i16 %stage1_real_25_loc, i16 %stage1_real_24_loc, i16 %stage1_real_23_loc, i16 %stage1_real_22_loc, i16 %stage1_real_21_loc, i16 %stage1_real_20_loc, i16 %stage1_real_19_loc, i16 %stage1_real_18_loc, i16 %stage1_real_17_loc, i16 %stage1_real_16_loc, i16 %stage1_real_15_loc, i16 %stage1_real_14_loc, i16 %stage1_real_13_loc, i16 %stage1_real_12_loc, i16 %stage1_real_11_loc, i16 %stage1_real_10_loc, i16 %stage1_real_9_loc, i16 %stage1_real_8_loc, i16 %stage1_real_7_loc, i16 %stage1_real_6_loc, i16 %stage1_real_5_loc, i16 %stage1_real_4_loc, i16 %stage1_real_3_loc, i16 %stage1_real_2_loc, i16 %stage1_real_1_loc, i16 %stage1_real_loc"   --->   Operation 610 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.73>
ST_7 : Operation 611 [1/2] (1.73ns)   --->   "%call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_imag_31_loc_load, i16 %stage0_imag_30_loc_load, i16 %stage0_imag_29_loc_load, i16 %stage0_imag_28_loc_load, i16 %stage0_imag_27_loc_load, i16 %stage0_imag_26_loc_load, i16 %stage0_imag_25_loc_load, i16 %stage0_imag_24_loc_load, i16 %stage0_imag_23_loc_load, i16 %stage0_imag_22_loc_load, i16 %stage0_imag_21_loc_load, i16 %stage0_imag_20_loc_load, i16 %stage0_imag_19_loc_load, i16 %stage0_imag_18_loc_load, i16 %stage0_imag_17_loc_load, i16 %stage0_imag_16_loc_load, i16 %stage0_imag_15_loc_load, i16 %stage0_imag_14_loc_load, i16 %stage0_imag_13_loc_load, i16 %stage0_imag_12_loc_load, i16 %stage0_imag_11_loc_load, i16 %stage0_imag_10_loc_load, i16 %stage0_imag_9_loc_load, i16 %stage0_imag_8_loc_load, i16 %stage0_imag_7_loc_load, i16 %stage0_imag_6_loc_load, i16 %stage0_imag_5_loc_load, i16 %stage0_imag_4_loc_load, i16 %stage0_imag_3_loc_load, i16 %stage0_imag_2_loc_load, i16 %stage0_imag_1_loc_load, i16 %stage0_imag_loc_load, i16 %stage0_real_31_loc_load, i16 %stage0_real_30_loc_load, i16 %stage0_real_29_loc_load, i16 %stage0_real_28_loc_load, i16 %stage0_real_27_loc_load, i16 %stage0_real_26_loc_load, i16 %stage0_real_25_loc_load, i16 %stage0_real_24_loc_load, i16 %stage0_real_23_loc_load, i16 %stage0_real_22_loc_load, i16 %stage0_real_21_loc_load, i16 %stage0_real_20_loc_load, i16 %stage0_real_19_loc_load, i16 %stage0_real_18_loc_load, i16 %stage0_real_17_loc_load, i16 %stage0_real_16_loc_load, i16 %stage0_real_15_loc_load, i16 %stage0_real_14_loc_load, i16 %stage0_real_13_loc_load, i16 %stage0_real_12_loc_load, i16 %stage0_real_11_loc_load, i16 %stage0_real_10_loc_load, i16 %stage0_real_9_loc_load, i16 %stage0_real_8_loc_load, i16 %stage0_real_7_loc_load, i16 %stage0_real_6_loc_load, i16 %stage0_real_5_loc_load, i16 %stage0_real_4_loc_load, i16 %stage0_real_3_loc_load, i16 %stage0_real_2_loc_load, i16 %stage0_real_1_loc_load, i16 %stage0_real_loc_load, i16 %stage1_imag_31_loc, i16 %stage1_imag_30_loc, i16 %stage1_imag_29_loc, i16 %stage1_imag_28_loc, i16 %stage1_imag_27_loc, i16 %stage1_imag_26_loc, i16 %stage1_imag_25_loc, i16 %stage1_imag_24_loc, i16 %stage1_imag_23_loc, i16 %stage1_imag_22_loc, i16 %stage1_imag_21_loc, i16 %stage1_imag_20_loc, i16 %stage1_imag_19_loc, i16 %stage1_imag_18_loc, i16 %stage1_imag_17_loc, i16 %stage1_imag_16_loc, i16 %stage1_imag_15_loc, i16 %stage1_imag_14_loc, i16 %stage1_imag_13_loc, i16 %stage1_imag_12_loc, i16 %stage1_imag_11_loc, i16 %stage1_imag_10_loc, i16 %stage1_imag_9_loc, i16 %stage1_imag_8_loc, i16 %stage1_imag_7_loc, i16 %stage1_imag_6_loc, i16 %stage1_imag_5_loc, i16 %stage1_imag_4_loc, i16 %stage1_imag_3_loc, i16 %stage1_imag_2_loc, i16 %stage1_imag_1_loc, i16 %stage1_imag_loc, i16 %stage1_real_31_loc, i16 %stage1_real_30_loc, i16 %stage1_real_29_loc, i16 %stage1_real_28_loc, i16 %stage1_real_27_loc, i16 %stage1_real_26_loc, i16 %stage1_real_25_loc, i16 %stage1_real_24_loc, i16 %stage1_real_23_loc, i16 %stage1_real_22_loc, i16 %stage1_real_21_loc, i16 %stage1_real_20_loc, i16 %stage1_real_19_loc, i16 %stage1_real_18_loc, i16 %stage1_real_17_loc, i16 %stage1_real_16_loc, i16 %stage1_real_15_loc, i16 %stage1_real_14_loc, i16 %stage1_real_13_loc, i16 %stage1_real_12_loc, i16 %stage1_real_11_loc, i16 %stage1_real_10_loc, i16 %stage1_real_9_loc, i16 %stage1_real_8_loc, i16 %stage1_real_7_loc, i16 %stage1_real_6_loc, i16 %stage1_real_5_loc, i16 %stage1_real_4_loc, i16 %stage1_real_3_loc, i16 %stage1_real_2_loc, i16 %stage1_real_1_loc, i16 %stage1_real_loc"   --->   Operation 611 'call' 'call_ln0' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns)   --->   "%spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FFT32_sol.cpp:64]   --->   Operation 612 'spectopmodule' 'spectopmodule_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [FFT32_sol.cpp:64]   --->   Operation 613 'specinterface' 'specinterface_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 614 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %in_stream"   --->   Operation 615 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 616 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %out_stream"   --->   Operation 617 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%stage1_imag_31_loc_load = load i16 %stage1_imag_31_loc"   --->   Operation 618 'load' 'stage1_imag_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%stage1_imag_30_loc_load = load i16 %stage1_imag_30_loc"   --->   Operation 619 'load' 'stage1_imag_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%stage1_imag_29_loc_load = load i16 %stage1_imag_29_loc"   --->   Operation 620 'load' 'stage1_imag_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%stage1_imag_28_loc_load = load i16 %stage1_imag_28_loc"   --->   Operation 621 'load' 'stage1_imag_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%stage1_imag_27_loc_load = load i16 %stage1_imag_27_loc"   --->   Operation 622 'load' 'stage1_imag_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%stage1_imag_26_loc_load = load i16 %stage1_imag_26_loc"   --->   Operation 623 'load' 'stage1_imag_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%stage1_imag_25_loc_load = load i16 %stage1_imag_25_loc"   --->   Operation 624 'load' 'stage1_imag_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%stage1_imag_24_loc_load = load i16 %stage1_imag_24_loc"   --->   Operation 625 'load' 'stage1_imag_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%stage1_imag_23_loc_load = load i16 %stage1_imag_23_loc"   --->   Operation 626 'load' 'stage1_imag_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%stage1_imag_22_loc_load = load i16 %stage1_imag_22_loc"   --->   Operation 627 'load' 'stage1_imag_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%stage1_imag_21_loc_load = load i16 %stage1_imag_21_loc"   --->   Operation 628 'load' 'stage1_imag_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%stage1_imag_20_loc_load = load i16 %stage1_imag_20_loc"   --->   Operation 629 'load' 'stage1_imag_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%stage1_imag_19_loc_load = load i16 %stage1_imag_19_loc"   --->   Operation 630 'load' 'stage1_imag_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%stage1_imag_18_loc_load = load i16 %stage1_imag_18_loc"   --->   Operation 631 'load' 'stage1_imag_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%stage1_imag_17_loc_load = load i16 %stage1_imag_17_loc"   --->   Operation 632 'load' 'stage1_imag_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%stage1_imag_16_loc_load = load i16 %stage1_imag_16_loc"   --->   Operation 633 'load' 'stage1_imag_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%stage1_imag_15_loc_load = load i16 %stage1_imag_15_loc"   --->   Operation 634 'load' 'stage1_imag_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%stage1_imag_14_loc_load = load i16 %stage1_imag_14_loc"   --->   Operation 635 'load' 'stage1_imag_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%stage1_imag_13_loc_load = load i16 %stage1_imag_13_loc"   --->   Operation 636 'load' 'stage1_imag_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%stage1_imag_12_loc_load = load i16 %stage1_imag_12_loc"   --->   Operation 637 'load' 'stage1_imag_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%stage1_imag_11_loc_load = load i16 %stage1_imag_11_loc"   --->   Operation 638 'load' 'stage1_imag_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%stage1_imag_10_loc_load = load i16 %stage1_imag_10_loc"   --->   Operation 639 'load' 'stage1_imag_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%stage1_imag_9_loc_load = load i16 %stage1_imag_9_loc"   --->   Operation 640 'load' 'stage1_imag_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%stage1_imag_8_loc_load = load i16 %stage1_imag_8_loc"   --->   Operation 641 'load' 'stage1_imag_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%stage1_imag_7_loc_load = load i16 %stage1_imag_7_loc"   --->   Operation 642 'load' 'stage1_imag_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%stage1_imag_6_loc_load = load i16 %stage1_imag_6_loc"   --->   Operation 643 'load' 'stage1_imag_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%stage1_imag_5_loc_load = load i16 %stage1_imag_5_loc"   --->   Operation 644 'load' 'stage1_imag_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.00ns)   --->   "%stage1_imag_4_loc_load = load i16 %stage1_imag_4_loc"   --->   Operation 645 'load' 'stage1_imag_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%stage1_imag_3_loc_load = load i16 %stage1_imag_3_loc"   --->   Operation 646 'load' 'stage1_imag_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%stage1_imag_2_loc_load = load i16 %stage1_imag_2_loc"   --->   Operation 647 'load' 'stage1_imag_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%stage1_imag_1_loc_load = load i16 %stage1_imag_1_loc"   --->   Operation 648 'load' 'stage1_imag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%stage1_imag_loc_load = load i16 %stage1_imag_loc"   --->   Operation 649 'load' 'stage1_imag_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%stage1_real_31_loc_load = load i16 %stage1_real_31_loc"   --->   Operation 650 'load' 'stage1_real_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%stage1_real_30_loc_load = load i16 %stage1_real_30_loc"   --->   Operation 651 'load' 'stage1_real_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%stage1_real_29_loc_load = load i16 %stage1_real_29_loc"   --->   Operation 652 'load' 'stage1_real_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%stage1_real_28_loc_load = load i16 %stage1_real_28_loc"   --->   Operation 653 'load' 'stage1_real_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%stage1_real_27_loc_load = load i16 %stage1_real_27_loc"   --->   Operation 654 'load' 'stage1_real_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%stage1_real_26_loc_load = load i16 %stage1_real_26_loc"   --->   Operation 655 'load' 'stage1_real_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%stage1_real_25_loc_load = load i16 %stage1_real_25_loc"   --->   Operation 656 'load' 'stage1_real_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%stage1_real_24_loc_load = load i16 %stage1_real_24_loc"   --->   Operation 657 'load' 'stage1_real_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%stage1_real_23_loc_load = load i16 %stage1_real_23_loc"   --->   Operation 658 'load' 'stage1_real_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%stage1_real_22_loc_load = load i16 %stage1_real_22_loc"   --->   Operation 659 'load' 'stage1_real_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%stage1_real_21_loc_load = load i16 %stage1_real_21_loc"   --->   Operation 660 'load' 'stage1_real_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%stage1_real_20_loc_load = load i16 %stage1_real_20_loc"   --->   Operation 661 'load' 'stage1_real_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns)   --->   "%stage1_real_19_loc_load = load i16 %stage1_real_19_loc"   --->   Operation 662 'load' 'stage1_real_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%stage1_real_18_loc_load = load i16 %stage1_real_18_loc"   --->   Operation 663 'load' 'stage1_real_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%stage1_real_17_loc_load = load i16 %stage1_real_17_loc"   --->   Operation 664 'load' 'stage1_real_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%stage1_real_16_loc_load = load i16 %stage1_real_16_loc"   --->   Operation 665 'load' 'stage1_real_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%stage1_real_15_loc_load = load i16 %stage1_real_15_loc"   --->   Operation 666 'load' 'stage1_real_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.00ns)   --->   "%stage1_real_14_loc_load = load i16 %stage1_real_14_loc"   --->   Operation 667 'load' 'stage1_real_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%stage1_real_13_loc_load = load i16 %stage1_real_13_loc"   --->   Operation 668 'load' 'stage1_real_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%stage1_real_12_loc_load = load i16 %stage1_real_12_loc"   --->   Operation 669 'load' 'stage1_real_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%stage1_real_11_loc_load = load i16 %stage1_real_11_loc"   --->   Operation 670 'load' 'stage1_real_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%stage1_real_10_loc_load = load i16 %stage1_real_10_loc"   --->   Operation 671 'load' 'stage1_real_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%stage1_real_9_loc_load = load i16 %stage1_real_9_loc"   --->   Operation 672 'load' 'stage1_real_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%stage1_real_8_loc_load = load i16 %stage1_real_8_loc"   --->   Operation 673 'load' 'stage1_real_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%stage1_real_7_loc_load = load i16 %stage1_real_7_loc"   --->   Operation 674 'load' 'stage1_real_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%stage1_real_6_loc_load = load i16 %stage1_real_6_loc"   --->   Operation 675 'load' 'stage1_real_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%stage1_real_5_loc_load = load i16 %stage1_real_5_loc"   --->   Operation 676 'load' 'stage1_real_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%stage1_real_4_loc_load = load i16 %stage1_real_4_loc"   --->   Operation 677 'load' 'stage1_real_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.00ns)   --->   "%stage1_real_3_loc_load = load i16 %stage1_real_3_loc"   --->   Operation 678 'load' 'stage1_real_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%stage1_real_2_loc_load = load i16 %stage1_real_2_loc"   --->   Operation 679 'load' 'stage1_real_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%stage1_real_1_loc_load = load i16 %stage1_real_1_loc"   --->   Operation 680 'load' 'stage1_real_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%stage1_real_loc_load = load i16 %stage1_real_loc"   --->   Operation 681 'load' 'stage1_real_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107" [FFT32_sol.cpp:118]   --->   Operation 682 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 683 [1/1] (0.00ns)   --->   "%k_8 = load i3 %k" [FFT32_sol.cpp:120]   --->   Operation 683 'load' 'k_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 684 [1/1] (1.65ns)   --->   "%icmp_ln118 = icmp_eq  i3 %k_8, i3 4" [FFT32_sol.cpp:118]   --->   Operation 684 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %for.body107.split_ifconv, void %for.end126" [FFT32_sol.cpp:118]   --->   Operation 685 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i3 %k_8" [FFT32_sol.cpp:120]   --->   Operation 686 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i2 %trunc_ln120" [FFT32_sol.cpp:120]   --->   Operation 687 'zext' 'zext_ln120_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_9 : [1/1] (2.30ns)   --->   Input mux for Operation 688 '%conv = sitodp i32 %zext_ln120_1'
ST_9 : Operation 688 [6/6] (3.97ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 688 'sitodp' 'conv' <Predicate = (!icmp_ln118)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 689 [1/1] (1.65ns)   --->   "%add_ln118 = add i3 %k_8, i3 1" [FFT32_sol.cpp:118]   --->   Operation 689 'add' 'add_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 690 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118, i3 %k" [FFT32_sol.cpp:118]   --->   Operation 690 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 1.58>
ST_9 : Operation 691 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 691 'alloca' 'k_1' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 692 [1/1] (0.00ns)   --->   "%w_real_3_4 = alloca i32 1"   --->   Operation 692 'alloca' 'w_real_3_4' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 693 [1/1] (0.00ns)   --->   "%w_real_3_5 = alloca i32 1"   --->   Operation 693 'alloca' 'w_real_3_5' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 694 [1/1] (0.00ns)   --->   "%w_real_3_6 = alloca i32 1"   --->   Operation 694 'alloca' 'w_real_3_6' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%w_imag_3_4 = alloca i32 1"   --->   Operation 695 'alloca' 'w_imag_3_4' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%w_imag_3_5 = alloca i32 1"   --->   Operation 696 'alloca' 'w_imag_3_5' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%w_imag_3_6 = alloca i32 1"   --->   Operation 697 'alloca' 'w_imag_3_6' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%w_real_3_1_load = load i16 %w_real_3_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 698 'load' 'w_real_3_1_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (0.00ns)   --->   "%w_real_3_2_load = load i16 %w_real_3_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 699 'load' 'w_real_3_2_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns)   --->   "%w_real_3_3_load = load i16 %w_real_3_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 700 'load' 'w_real_3_3_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns)   --->   "%w_imag_3_1_load = load i16 %w_imag_3_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 701 'load' 'w_imag_3_1_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%w_imag_3_2_load = load i16 %w_imag_3_2" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 702 'load' 'w_imag_3_2_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%w_imag_3_3_load = load i16 %w_imag_3_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 703 'load' 'w_imag_3_3_load' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i16 %w_real_3_1_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 704 'sext' 'sext_ln10' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i16 %stage1_real_1_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 705 'sext' 'sext_ln10_1' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln10_2 = sext i16 %w_imag_3_1_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 706 'sext' 'sext_ln10_2' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln10_3 = sext i16 %stage1_imag_1_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 707 'sext' 'sext_ln10_3' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (5.58ns)   --->   "%mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 708 'mul' 'mul_ln10' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 709 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 709 'mul' 'mul_ln10_1' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 710 [1/1] (5.58ns)   --->   "%mul_ln11 = mul i28 %sext_ln10_2, i28 %sext_ln10_1" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 710 'mul' 'mul_ln11' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 711 [3/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 711 'mul' 'mul_ln11_1' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln10_4 = sext i16 %w_real_3_2_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 712 'sext' 'sext_ln10_4' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln10_5 = sext i16 %stage1_real_2_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 713 'sext' 'sext_ln10_5' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln10_6 = sext i16 %w_imag_3_2_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 714 'sext' 'sext_ln10_6' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln10_7 = sext i16 %stage1_imag_2_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 715 'sext' 'sext_ln10_7' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (5.58ns)   --->   "%mul_ln10_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 716 'mul' 'mul_ln10_2' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 717 'mul' 'mul_ln10_3' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 718 [1/1] (5.58ns)   --->   "%mul_ln11_2 = mul i28 %sext_ln10_6, i28 %sext_ln10_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 718 'mul' 'mul_ln11_2' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 719 'mul' 'mul_ln11_3' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln10_8 = sext i16 %w_real_3_3_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 720 'sext' 'sext_ln10_8' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln10_9 = sext i16 %stage1_real_3_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 721 'sext' 'sext_ln10_9' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln10_10 = sext i16 %w_imag_3_3_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 722 'sext' 'sext_ln10_10' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln10_11 = sext i16 %stage1_imag_3_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 723 'sext' 'sext_ln10_11' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (5.58ns)   --->   "%mul_ln10_4 = mul i28 %sext_ln10_8, i28 %sext_ln10_9" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 724 'mul' 'mul_ln10_4' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 725 'mul' 'mul_ln10_5' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 726 [1/1] (5.58ns)   --->   "%mul_ln11_4 = mul i28 %sext_ln10_10, i28 %sext_ln10_9" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 726 'mul' 'mul_ln11_4' <Predicate = (icmp_ln118)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 727 'mul' 'mul_ln11_5' <Predicate = (icmp_ln118)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 728 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_5, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %w_real_3_6, i16 %w_real_3_5, i16 %w_real_3_4, i16 %w_imag_3_6, i16 %w_imag_3_5, i16 %w_imag_3_4" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 728 'call' 'call_ln10' <Predicate = (icmp_ln118)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 729 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 729 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 730 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 730 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 731 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 731 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 732 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 732 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 733 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %zext_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 733 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.71>
ST_15 : [1/1] (3.19ns)   --->   Input mux for Operation 734 '%mul = dmul i64 %conv, i64 -6.28319'
ST_15 : Operation 734 [7/7] (3.52ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 734 'dmul' 'mul' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 735 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 735 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 736 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 736 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 737 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 737 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 738 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 738 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 739 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 739 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.71>
ST_21 : Operation 740 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 740 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.71>
ST_22 : [1/1] (3.19ns)   --->   Input mux for Operation 741 '%mul1 = dmul i64 %mul, i64 0'
ST_22 : Operation 741 [7/7] (3.52ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 741 'dmul' 'mul1' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.71>
ST_23 : Operation 742 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 742 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.71>
ST_24 : Operation 743 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 743 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.71>
ST_25 : Operation 744 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 744 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.71>
ST_26 : Operation 745 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 745 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.71>
ST_27 : Operation 746 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 746 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.71>
ST_28 : Operation 747 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %mul, i64 0" [FFT32_sol.cpp:120]   --->   Operation 747 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.71>
ST_29 : [1/1] (3.19ns)   --->   Input mux for Operation 748 '%pf = dmul i64 %mul1, i64 0.03125'
ST_29 : Operation 748 [7/7] (3.52ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 748 'dmul' 'pf' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.71>
ST_30 : Operation 749 [6/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 749 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.71>
ST_31 : Operation 750 [5/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 750 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.71>
ST_32 : Operation 751 [4/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 751 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.71>
ST_33 : Operation 752 [3/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 752 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.71>
ST_34 : Operation 753 [2/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 753 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.71>
ST_35 : Operation 754 [1/7] (6.71ns)   --->   "%pf = dmul i64 %mul1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 754 'dmul' 'pf' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 755 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [FFT32_sol.cpp:120]   --->   Operation 755 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = trunc i64 %bitcast_ln724" [FFT32_sol.cpp:120]   --->   Operation 756 'trunc' 'trunc_ln120_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 757 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [FFT32_sol.cpp:120]   --->   Operation 757 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 758 [1/1] (0.00ns)   --->   "%tmp1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 758 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i11 %tmp1" [FFT32_sol.cpp:120]   --->   Operation 759 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln120_2 = trunc i64 %bitcast_ln724" [FFT32_sol.cpp:120]   --->   Operation 760 'trunc' 'trunc_ln120_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln120_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 761 'bitconcatenate' 'zext_ln120_2_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i53 %zext_ln120_2_cast" [FFT32_sol.cpp:120]   --->   Operation 762 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 763 [1/1] (3.23ns)   --->   "%sub_ln120 = sub i54 0, i54 %zext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 763 'sub' 'sub_ln120' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 764 [1/1] (0.94ns)   --->   "%select_ln120 = select i1 %tmp, i54 %sub_ln120, i54 %zext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 764 'select' 'select_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 765 [1/1] (3.49ns)   --->   "%icmp_ln120 = icmp_eq  i63 %trunc_ln120_1, i63 0" [FFT32_sol.cpp:120]   --->   Operation 765 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 766 [1/1] (1.54ns)   --->   "%sub_ln120_1 = sub i12 1075, i12 %zext_ln120" [FFT32_sol.cpp:120]   --->   Operation 766 'sub' 'sub_ln120_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 767 [1/1] (1.54ns)   --->   "%icmp_ln120_1 = icmp_sgt  i12 %sub_ln120_1, i12 12" [FFT32_sol.cpp:120]   --->   Operation 767 'icmp' 'icmp_ln120_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 768 [1/1] (1.54ns)   --->   "%add_ln120 = add i12 %sub_ln120_1, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 768 'add' 'add_ln120' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 769 [1/1] (1.54ns)   --->   "%sub_ln120_2 = sub i12 12, i12 %sub_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 769 'sub' 'sub_ln120_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 770 [1/1] (0.69ns)   --->   "%select_ln120_1 = select i1 %icmp_ln120_1, i12 %add_ln120, i12 %sub_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 770 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 771 [1/1] (1.54ns)   --->   "%icmp_ln120_2 = icmp_eq  i12 %sub_ln120_1, i12 12" [FFT32_sol.cpp:120]   --->   Operation 771 'icmp' 'icmp_ln120_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 772 [1/1] (0.00ns)   --->   "%angle = trunc i54 %select_ln120" [FFT32_sol.cpp:120]   --->   Operation 772 'trunc' 'angle' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_1, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 773 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 774 [1/1] (1.91ns)   --->   "%icmp_ln120_4 = icmp_eq  i8 %tmp_3, i8 0" [FFT32_sol.cpp:120]   --->   Operation 774 'icmp' 'icmp_ln120_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.95>
ST_37 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i12 %select_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 775 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 776 [1/1] (1.54ns)   --->   "%icmp_ln120_3 = icmp_ult  i12 %select_ln120_1, i12 54" [FFT32_sol.cpp:120]   --->   Operation 776 'icmp' 'icmp_ln120_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i32 %sext_ln120" [FFT32_sol.cpp:120]   --->   Operation 777 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 778 [1/1] (4.61ns)   --->   "%ashr_ln120 = ashr i54 %select_ln120, i54 %zext_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 778 'ashr' 'ashr_ln120' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node angle_8)   --->   "%angle_1 = trunc i54 %ashr_ln120" [FFT32_sol.cpp:120]   --->   Operation 779 'trunc' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node angle_8)   --->   "%angle_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [FFT32_sol.cpp:120]   --->   Operation 780 'bitselect' 'angle_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node angle_8)   --->   "%select_ln120_2 = select i1 %angle_2, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 781 'select' 'select_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node angle_8)   --->   "%angle_3 = select i1 %icmp_ln120_3, i16 %angle_1, i16 %select_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 782 'select' 'angle_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln120cast = trunc i32 %sext_ln120" [FFT32_sol.cpp:120]   --->   Operation 783 'trunc' 'sext_ln120cast' <Predicate = (icmp_ln120_4 & !icmp_ln120)> <Delay = 0.00>
ST_37 : Operation 784 [1/1] (3.98ns)   --->   "%shl_ln120 = shl i16 %angle, i16 %sext_ln120cast" [FFT32_sol.cpp:120]   --->   Operation 784 'shl' 'shl_ln120' <Predicate = (icmp_ln120_4 & !icmp_ln120)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%angle_5 = select i1 %icmp_ln120_4, i16 %shl_ln120, i16 0" [FFT32_sol.cpp:120]   --->   Operation 785 'select' 'angle_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%angle_6 = select i1 %icmp_ln120, i16 0, i16 %angle_5" [FFT32_sol.cpp:120]   --->   Operation 786 'select' 'angle_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%xor_ln120 = xor i1 %icmp_ln120, i1 1" [FFT32_sol.cpp:120]   --->   Operation 787 'xor' 'xor_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node angle_7)   --->   "%and_ln120 = and i1 %icmp_ln120_2, i1 %xor_ln120" [FFT32_sol.cpp:120]   --->   Operation 788 'and' 'and_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 789 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_7 = select i1 %and_ln120, i16 %angle, i16 %angle_6" [FFT32_sol.cpp:120]   --->   Operation 789 'select' 'angle_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%or_ln120 = or i1 %icmp_ln120, i1 %icmp_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 790 'or' 'or_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_1)   --->   "%xor_ln120_1 = xor i1 %or_ln120, i1 1" [FFT32_sol.cpp:120]   --->   Operation 791 'xor' 'xor_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 792 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_1 = and i1 %icmp_ln120_1, i1 %xor_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 792 'and' 'and_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 793 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_8 = select i1 %and_ln120_1, i16 %angle_3, i16 %angle_7" [FFT32_sol.cpp:120]   --->   Operation 793 'select' 'angle_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.88>
ST_38 : Operation 794 [2/2] (2.88ns)   --->   "%call_ret_i = call i28 @generic_sincos<16, 4>, i16 %angle_8, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 794 'call' 'call_ret_i' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.12>
ST_39 : Operation 795 [1/1] (0.00ns)   --->   "%w_real_3_1_load_1 = load i16 %w_real_3_1" [FFT32_sol.cpp:121]   --->   Operation 795 'load' 'w_real_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%w_real_3_2_load_1 = load i16 %w_real_3_2" [FFT32_sol.cpp:121]   --->   Operation 796 'load' 'w_real_3_2_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 797 [1/1] (0.00ns)   --->   "%w_real_3_3_load_1 = load i16 %w_real_3_3" [FFT32_sol.cpp:121]   --->   Operation 797 'load' 'w_real_3_3_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%w_imag_3_1_load_1 = load i16 %w_imag_3_1" [FFT32_sol.cpp:122]   --->   Operation 798 'load' 'w_imag_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%w_imag_3_2_load_1 = load i16 %w_imag_3_2" [FFT32_sol.cpp:122]   --->   Operation 799 'load' 'w_imag_3_2_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%w_imag_3_3_load_1 = load i16 %w_imag_3_3" [FFT32_sol.cpp:122]   --->   Operation 800 'load' 'w_imag_3_3_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 801 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 802 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 802 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 803 [1/2] (5.32ns)   --->   "%call_ret_i = call i28 @generic_sincos<16, 4>, i16 %angle_8, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 803 'call' 'call_ret_i' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 804 [1/1] (0.00ns)   --->   "%w_real_1 = extractvalue i28 %call_ret_i" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 804 'extractvalue' 'w_real_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i14 %w_real_1" [FFT32_sol.cpp:121]   --->   Operation 805 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 806 [1/1] (1.56ns)   --->   "%icmp_ln121 = icmp_eq  i2 %trunc_ln120, i2 1" [FFT32_sol.cpp:121]   --->   Operation 806 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 807 [1/1] (1.56ns)   --->   "%icmp_ln121_1 = icmp_eq  i2 %trunc_ln120, i2 2" [FFT32_sol.cpp:121]   --->   Operation 807 'icmp' 'icmp_ln121_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 808 [1/1] (0.97ns)   --->   "%or_ln121 = or i1 %icmp_ln121, i1 %icmp_ln121_1" [FFT32_sol.cpp:121]   --->   Operation 808 'or' 'or_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 809 [1/1] (0.80ns)   --->   "%w_real_3 = select i1 %or_ln121, i16 %w_real_3_3_load_1, i16 %sext_ln121" [FFT32_sol.cpp:121]   --->   Operation 809 'select' 'w_real_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 810 [1/1] (0.80ns)   --->   "%w_real_3_9 = select i1 %icmp_ln121_1, i16 %sext_ln121, i16 %w_real_3_2_load_1" [FFT32_sol.cpp:121]   --->   Operation 810 'select' 'w_real_3_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 811 [1/1] (0.80ns)   --->   "%w_real_3_10 = select i1 %icmp_ln121, i16 %sext_ln121, i16 %w_real_3_1_load_1" [FFT32_sol.cpp:121]   --->   Operation 811 'select' 'w_real_3_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 812 [1/1] (0.00ns)   --->   "%w_imag_1 = extractvalue i28 %call_ret_i" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 812 'extractvalue' 'w_imag_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i14 %w_imag_1" [FFT32_sol.cpp:122]   --->   Operation 813 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (0.80ns)   --->   "%w_imag_3 = select i1 %or_ln121, i16 %w_imag_3_3_load_1, i16 %sext_ln122" [FFT32_sol.cpp:122]   --->   Operation 814 'select' 'w_imag_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 815 [1/1] (0.80ns)   --->   "%w_imag_3_9 = select i1 %icmp_ln121_1, i16 %sext_ln122, i16 %w_imag_3_2_load_1" [FFT32_sol.cpp:122]   --->   Operation 815 'select' 'w_imag_3_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 816 [1/1] (0.80ns)   --->   "%w_imag_3_10 = select i1 %icmp_ln121, i16 %sext_ln122, i16 %w_imag_3_1_load_1" [FFT32_sol.cpp:122]   --->   Operation 816 'select' 'w_imag_3_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 817 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3, i16 %w_imag_3_3" [FFT32_sol.cpp:118]   --->   Operation 817 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 818 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_9, i16 %w_imag_3_2" [FFT32_sol.cpp:118]   --->   Operation 818 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_10, i16 %w_imag_3_1" [FFT32_sol.cpp:118]   --->   Operation 819 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 820 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3, i16 %w_real_3_3" [FFT32_sol.cpp:118]   --->   Operation 820 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 821 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_9, i16 %w_real_3_2" [FFT32_sol.cpp:118]   --->   Operation 821 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 822 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_10, i16 %w_real_3_1" [FFT32_sol.cpp:118]   --->   Operation 822 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107" [FFT32_sol.cpp:118]   --->   Operation 823 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 40 <SV = 9> <Delay = 1.05>
ST_40 : Operation 824 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 824 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 825 [2/3] (1.05ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 825 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 826 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 826 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 827 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 827 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 828 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 828 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 829 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 829 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 830 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_5, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %w_real_3_6, i16 %w_real_3_5, i16 %w_real_3_4, i16 %w_imag_3_6, i16 %w_imag_3_5, i16 %w_imag_3_4" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 830 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 10> <Delay = 2.10>
ST_41 : Operation 831 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10)   --->   "%mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 831 'mul' 'mul_ln10_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 832 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 832 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 833 [1/3] (0.00ns) (grouped into DSP with root node add_ln11)   --->   "%mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 833 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 834 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 834 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 835 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_1)   --->   "%mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 835 'mul' 'mul_ln10_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 836 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 836 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 837 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_1)   --->   "%mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 837 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 838 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 838 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 839 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_2)   --->   "%mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 839 'mul' 'mul_ln10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 840 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 840 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_2)   --->   "%mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 841 'mul' 'mul_ln11_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 842 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 842 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 11> <Delay = 6.25>
ST_42 : Operation 843 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 843 'sub' 'sub_ln10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 844 [1/1] (0.00ns)   --->   "%br = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 844 'partselect' 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 845 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 845 'add' 'add_ln11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 846 [1/1] (0.00ns)   --->   "%bi = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 846 'partselect' 'bi' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 847 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 847 'sub' 'sub_ln10_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 848 [1/1] (0.00ns)   --->   "%cr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_1, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 848 'partselect' 'cr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 849 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 849 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 850 [1/1] (0.00ns)   --->   "%ci = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_1, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 850 'partselect' 'ci' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 851 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 851 'sub' 'sub_ln10_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 852 [1/1] (0.00ns)   --->   "%dr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_2, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 852 'partselect' 'dr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 853 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 853 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 854 [1/1] (0.00ns)   --->   "%di = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_2, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 854 'partselect' 'di' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 855 [1/1] (2.07ns)   --->   "%ar0 = add i16 %br, i16 %stage1_real_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 855 'add' 'ar0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 856 [1/1] (2.07ns)   --->   "%ar1 = sub i16 %stage1_real_loc_load, i16 %br" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 856 'sub' 'ar1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 857 [1/1] (2.07ns)   --->   "%cr0 = add i16 %dr, i16 %cr" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 857 'add' 'cr0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 858 [1/1] (2.07ns)   --->   "%ci0 = add i16 %di, i16 %ci" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 858 'add' 'ci0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 859 [1/1] (2.07ns)   --->   "%cr1 = sub i16 %cr, i16 %dr" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 859 'sub' 'cr1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 860 [1/1] (2.07ns)   --->   "%ci1 = sub i16 %ci, i16 %di" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 860 'sub' 'ci1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 861 [1/1] (2.07ns)   --->   "%ai0_1 = add i16 %bi, i16 %stage1_imag_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 861 'add' 'ai0_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 862 [1/1] (2.07ns)   --->   "%ai1_1 = sub i16 %stage1_imag_loc_load, i16 %bi" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 862 'sub' 'ai1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 863 [1/1] (2.07ns)   --->   "%stage2_real_61 = sub i16 %ar0, i16 %cr0" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 863 'sub' 'stage2_real_61' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 864 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_1" [FFT32_sol.cpp:118]   --->   Operation 864 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_42 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.1" [FFT32_sol.cpp:118]   --->   Operation 865 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 43 <SV = 12> <Delay = 6.28>
ST_43 : Operation 866 [1/1] (0.00ns)   --->   "%k_9 = load i3 %k_1" [FFT32_sol.cpp:120]   --->   Operation 866 'load' 'k_9' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 867 [1/1] (1.65ns)   --->   "%icmp_ln118_1 = icmp_eq  i3 %k_9, i3 4" [FFT32_sol.cpp:118]   --->   Operation 867 'icmp' 'icmp_ln118_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_1, void %for.body107.1.split_ifconv, void %for.end126.1" [FFT32_sol.cpp:118]   --->   Operation 868 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln120_6 = trunc i3 %k_9" [FFT32_sol.cpp:120]   --->   Operation 869 'trunc' 'trunc_ln120_6' <Predicate = (!icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln120_5 = zext i2 %trunc_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 870 'zext' 'zext_ln120_5' <Predicate = (!icmp_ln118_1)> <Delay = 0.00>
ST_43 : [1/1] (2.30ns)   --->   Input mux for Operation 871 '%conv_1 = sitodp i32 %zext_ln120_5'
ST_43 : Operation 871 [6/6] (3.97ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 871 'sitodp' 'conv_1' <Predicate = (!icmp_ln118_1)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 872 [1/1] (1.65ns)   --->   "%add_ln118_1 = add i3 %k_9, i3 1" [FFT32_sol.cpp:118]   --->   Operation 872 'add' 'add_ln118_1' <Predicate = (!icmp_ln118_1)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 873 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_1, i3 %k_1" [FFT32_sol.cpp:118]   --->   Operation 873 'store' 'store_ln118' <Predicate = (!icmp_ln118_1)> <Delay = 1.58>
ST_43 : Operation 874 [1/1] (0.00ns)   --->   "%k_2 = alloca i32 1"   --->   Operation 874 'alloca' 'k_2' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 875 [1/1] (0.00ns)   --->   "%w_real_3_11 = alloca i32 1"   --->   Operation 875 'alloca' 'w_real_3_11' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 876 [1/1] (0.00ns)   --->   "%w_real_3_12 = alloca i32 1"   --->   Operation 876 'alloca' 'w_real_3_12' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 877 [1/1] (0.00ns)   --->   "%w_real_3_13 = alloca i32 1"   --->   Operation 877 'alloca' 'w_real_3_13' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 878 [1/1] (0.00ns)   --->   "%w_imag_3_11 = alloca i32 1"   --->   Operation 878 'alloca' 'w_imag_3_11' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 879 [1/1] (0.00ns)   --->   "%w_imag_3_12 = alloca i32 1"   --->   Operation 879 'alloca' 'w_imag_3_12' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 880 [1/1] (0.00ns)   --->   "%w_imag_3_13 = alloca i32 1"   --->   Operation 880 'alloca' 'w_imag_3_13' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 881 [1/1] (0.00ns)   --->   "%w_real_3_4_load = load i16 %w_real_3_4" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 881 'load' 'w_real_3_4_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 882 [1/1] (0.00ns)   --->   "%w_real_3_5_load = load i16 %w_real_3_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 882 'load' 'w_real_3_5_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 883 [1/1] (0.00ns)   --->   "%w_real_3_6_load = load i16 %w_real_3_6" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 883 'load' 'w_real_3_6_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 884 [1/1] (0.00ns)   --->   "%w_imag_3_4_load = load i16 %w_imag_3_4" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 884 'load' 'w_imag_3_4_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 885 [1/1] (0.00ns)   --->   "%w_imag_3_5_load = load i16 %w_imag_3_5" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 885 'load' 'w_imag_3_5_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 886 [1/1] (0.00ns)   --->   "%w_imag_3_6_load = load i16 %w_imag_3_6" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 886 'load' 'w_imag_3_6_load' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 887 [1/1] (2.07ns)   --->   "%a_real_8 = add i16 %cr0, i16 %ar0" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 887 'add' 'a_real_8' <Predicate = (icmp_ln118_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 888 [1/1] (2.07ns)   --->   "%a_imag_8 = add i16 %ci0, i16 %ai0_1" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 888 'add' 'a_imag_8' <Predicate = (icmp_ln118_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln10_12 = sext i16 %w_real_3_4_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 889 'sext' 'sext_ln10_12' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln10_13 = sext i16 %stage1_real_5_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 890 'sext' 'sext_ln10_13' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln10_14 = sext i16 %w_imag_3_4_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 891 'sext' 'sext_ln10_14' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln10_15 = sext i16 %stage1_imag_5_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 892 'sext' 'sext_ln10_15' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 893 [1/1] (5.58ns)   --->   "%mul_ln10_6 = mul i28 %sext_ln10_12, i28 %sext_ln10_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 893 'mul' 'mul_ln10_6' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 894 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 894 'mul' 'mul_ln10_7' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 895 [1/1] (5.58ns)   --->   "%mul_ln11_6 = mul i28 %sext_ln10_14, i28 %sext_ln10_13" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 895 'mul' 'mul_ln11_6' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 896 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 896 'mul' 'mul_ln11_7' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln10_16 = sext i16 %w_real_3_5_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 897 'sext' 'sext_ln10_16' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln10_17 = sext i16 %stage1_real_6_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 898 'sext' 'sext_ln10_17' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln10_18 = sext i16 %w_imag_3_5_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 899 'sext' 'sext_ln10_18' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln10_19 = sext i16 %stage1_imag_6_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 900 'sext' 'sext_ln10_19' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 901 [1/1] (5.58ns)   --->   "%mul_ln10_8 = mul i28 %sext_ln10_16, i28 %sext_ln10_17" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 901 'mul' 'mul_ln10_8' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 902 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 902 'mul' 'mul_ln10_9' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 903 [1/1] (5.58ns)   --->   "%mul_ln11_8 = mul i28 %sext_ln10_18, i28 %sext_ln10_17" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 903 'mul' 'mul_ln11_8' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 904 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 904 'mul' 'mul_ln11_9' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln10_20 = sext i16 %w_real_3_6_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 905 'sext' 'sext_ln10_20' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln10_21 = sext i16 %stage1_real_7_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 906 'sext' 'sext_ln10_21' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln10_22 = sext i16 %w_imag_3_6_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 907 'sext' 'sext_ln10_22' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln10_23 = sext i16 %stage1_imag_7_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 908 'sext' 'sext_ln10_23' <Predicate = (icmp_ln118_1)> <Delay = 0.00>
ST_43 : Operation 909 [1/1] (5.58ns)   --->   "%mul_ln10_10 = mul i28 %sext_ln10_20, i28 %sext_ln10_21" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 909 'mul' 'mul_ln10_10' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 910 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 910 'mul' 'mul_ln10_11' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 911 [1/1] (5.58ns)   --->   "%mul_ln11_10 = mul i28 %sext_ln10_22, i28 %sext_ln10_21" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 911 'mul' 'mul_ln11_10' <Predicate = (icmp_ln118_1)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 912 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 912 'mul' 'mul_ln11_11' <Predicate = (icmp_ln118_1)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 913 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_6, i16 %w_imag_3_6_load, i16 %w_imag_3_5_load, i16 %w_imag_3_4_load, i16 %w_real_3_6_load, i16 %w_real_3_5_load, i16 %w_real_3_4_load, i16 %w_real_3_13, i16 %w_real_3_12, i16 %w_real_3_11, i16 %w_imag_3_13, i16 %w_imag_3_12, i16 %w_imag_3_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 913 'call' 'call_ln10' <Predicate = (icmp_ln118_1)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 914 [1/1] (2.07ns)   --->   "%stage2_imag_61 = sub i16 %ai0_1, i16 %ci0" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 914 'sub' 'stage2_imag_61' <Predicate = (icmp_ln118_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 6.28>
ST_44 : Operation 915 [5/6] (6.28ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 915 'sitodp' 'conv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 14> <Delay = 6.28>
ST_45 : Operation 916 [4/6] (6.28ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 916 'sitodp' 'conv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 15> <Delay = 6.28>
ST_46 : Operation 917 [3/6] (6.28ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 917 'sitodp' 'conv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 16> <Delay = 6.28>
ST_47 : Operation 918 [2/6] (6.28ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 918 'sitodp' 'conv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 17> <Delay = 6.28>
ST_48 : Operation 919 [1/6] (6.28ns)   --->   "%conv_1 = sitodp i32 %zext_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 919 'sitodp' 'conv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 18> <Delay = 6.71>
ST_49 : [1/1] (3.19ns)   --->   Input mux for Operation 920 '%mul108_1 = dmul i64 %conv_1, i64 -6.28319'
ST_49 : Operation 920 [7/7] (3.52ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 920 'dmul' 'mul108_1' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 6.71>
ST_50 : Operation 921 [6/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 921 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 6.71>
ST_51 : Operation 922 [5/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 922 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 21> <Delay = 6.71>
ST_52 : Operation 923 [4/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 923 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 22> <Delay = 6.71>
ST_53 : Operation 924 [3/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 924 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 23> <Delay = 6.71>
ST_54 : Operation 925 [2/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 925 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 6.71>
ST_55 : Operation 926 [1/7] (6.71ns)   --->   "%mul108_1 = dmul i64 %conv_1, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 926 'dmul' 'mul108_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 25> <Delay = 6.71>
ST_56 : [1/1] (3.19ns)   --->   Input mux for Operation 927 '%mul110_1 = dmul i64 %mul108_1, i64 0'
ST_56 : Operation 927 [7/7] (3.52ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 927 'dmul' 'mul110_1' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 26> <Delay = 6.71>
ST_57 : Operation 928 [6/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 928 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 27> <Delay = 6.71>
ST_58 : Operation 929 [5/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 929 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 28> <Delay = 6.71>
ST_59 : Operation 930 [4/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 930 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 29> <Delay = 6.71>
ST_60 : Operation 931 [3/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 931 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 30> <Delay = 6.71>
ST_61 : Operation 932 [2/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 932 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 31> <Delay = 6.71>
ST_62 : Operation 933 [1/7] (6.71ns)   --->   "%mul110_1 = dmul i64 %mul108_1, i64 0" [FFT32_sol.cpp:120]   --->   Operation 933 'dmul' 'mul110_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 32> <Delay = 6.71>
ST_63 : [1/1] (3.19ns)   --->   Input mux for Operation 934 '%pf_1 = dmul i64 %mul110_1, i64 0.03125'
ST_63 : Operation 934 [7/7] (3.52ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 934 'dmul' 'pf_1' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 33> <Delay = 6.71>
ST_64 : Operation 935 [6/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 935 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 34> <Delay = 6.71>
ST_65 : Operation 936 [5/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 936 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 35> <Delay = 6.71>
ST_66 : Operation 937 [4/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 937 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 36> <Delay = 6.71>
ST_67 : Operation 938 [3/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 938 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 37> <Delay = 6.71>
ST_68 : Operation 939 [2/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 939 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 38> <Delay = 6.71>
ST_69 : Operation 940 [1/7] (6.71ns)   --->   "%pf_1 = dmul i64 %mul110_1, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 940 'dmul' 'pf_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 39> <Delay = 5.70>
ST_70 : Operation 941 [1/1] (0.00ns)   --->   "%bitcast_ln724_1 = bitcast i64 %pf_1" [FFT32_sol.cpp:120]   --->   Operation 941 'bitcast' 'bitcast_ln724_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln120_7 = trunc i64 %bitcast_ln724_1" [FFT32_sol.cpp:120]   --->   Operation 942 'trunc' 'trunc_ln120_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [FFT32_sol.cpp:120]   --->   Operation 943 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 944 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i11 %tmp_s" [FFT32_sol.cpp:120]   --->   Operation 945 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln120_8 = trunc i64 %bitcast_ln724_1" [FFT32_sol.cpp:120]   --->   Operation 946 'trunc' 'trunc_ln120_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln120_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 947 'bitconcatenate' 'zext_ln120_7_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln120_7 = zext i53 %zext_ln120_7_cast" [FFT32_sol.cpp:120]   --->   Operation 948 'zext' 'zext_ln120_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 949 [1/1] (3.23ns)   --->   "%sub_ln120_3 = sub i54 0, i54 %zext_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 949 'sub' 'sub_ln120_3' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 950 [1/1] (0.94ns)   --->   "%select_ln120_4 = select i1 %tmp_4, i54 %sub_ln120_3, i54 %zext_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 950 'select' 'select_ln120_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 951 [1/1] (3.49ns)   --->   "%icmp_ln120_5 = icmp_eq  i63 %trunc_ln120_7, i63 0" [FFT32_sol.cpp:120]   --->   Operation 951 'icmp' 'icmp_ln120_5' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 952 [1/1] (1.54ns)   --->   "%sub_ln120_4 = sub i12 1075, i12 %zext_ln120_3" [FFT32_sol.cpp:120]   --->   Operation 952 'sub' 'sub_ln120_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 953 [1/1] (1.54ns)   --->   "%icmp_ln120_6 = icmp_sgt  i12 %sub_ln120_4, i12 12" [FFT32_sol.cpp:120]   --->   Operation 953 'icmp' 'icmp_ln120_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 954 [1/1] (1.54ns)   --->   "%add_ln120_1 = add i12 %sub_ln120_4, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 954 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 955 [1/1] (1.54ns)   --->   "%sub_ln120_5 = sub i12 12, i12 %sub_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 955 'sub' 'sub_ln120_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 956 [1/1] (0.69ns)   --->   "%select_ln120_5 = select i1 %icmp_ln120_6, i12 %add_ln120_1, i12 %sub_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 956 'select' 'select_ln120_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 957 [1/1] (1.54ns)   --->   "%icmp_ln120_7 = icmp_eq  i12 %sub_ln120_4, i12 12" [FFT32_sol.cpp:120]   --->   Operation 957 'icmp' 'icmp_ln120_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 958 [1/1] (0.00ns)   --->   "%angle_9 = trunc i54 %select_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 958 'trunc' 'angle_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_5, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 959 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 960 [1/1] (1.91ns)   --->   "%icmp_ln120_9 = icmp_eq  i8 %tmp_6, i8 0" [FFT32_sol.cpp:120]   --->   Operation 960 'icmp' 'icmp_ln120_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 40> <Delay = 5.95>
ST_71 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i12 %select_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 961 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 962 [1/1] (1.54ns)   --->   "%icmp_ln120_8 = icmp_ult  i12 %select_ln120_5, i12 54" [FFT32_sol.cpp:120]   --->   Operation 962 'icmp' 'icmp_ln120_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln120_8 = zext i32 %sext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 963 'zext' 'zext_ln120_8' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 964 [1/1] (4.61ns)   --->   "%ashr_ln120_1 = ashr i54 %select_ln120_4, i54 %zext_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 964 'ashr' 'ashr_ln120_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node angle_17)   --->   "%angle_10 = trunc i54 %ashr_ln120_1" [FFT32_sol.cpp:120]   --->   Operation 965 'trunc' 'angle_10' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node angle_17)   --->   "%angle_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63" [FFT32_sol.cpp:120]   --->   Operation 966 'bitselect' 'angle_11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node angle_17)   --->   "%select_ln120_14 = select i1 %angle_11, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 967 'select' 'select_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node angle_17)   --->   "%angle_12 = select i1 %icmp_ln120_8, i16 %angle_10, i16 %select_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 968 'select' 'angle_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln120_2cast = trunc i32 %sext_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 969 'trunc' 'sext_ln120_2cast' <Predicate = (icmp_ln120_9 & !icmp_ln120_5)> <Delay = 0.00>
ST_71 : Operation 970 [1/1] (3.98ns)   --->   "%shl_ln120_1 = shl i16 %angle_9, i16 %sext_ln120_2cast" [FFT32_sol.cpp:120]   --->   Operation 970 'shl' 'shl_ln120_1' <Predicate = (icmp_ln120_9 & !icmp_ln120_5)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%angle_14 = select i1 %icmp_ln120_9, i16 %shl_ln120_1, i16 0" [FFT32_sol.cpp:120]   --->   Operation 971 'select' 'angle_14' <Predicate = (!icmp_ln120_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%angle_15 = select i1 %icmp_ln120_5, i16 0, i16 %angle_14" [FFT32_sol.cpp:120]   --->   Operation 972 'select' 'angle_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%xor_ln120_2 = xor i1 %icmp_ln120_5, i1 1" [FFT32_sol.cpp:120]   --->   Operation 973 'xor' 'xor_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node angle_16)   --->   "%and_ln120_2 = and i1 %icmp_ln120_7, i1 %xor_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 974 'and' 'and_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 975 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_16 = select i1 %and_ln120_2, i16 %angle_9, i16 %angle_15" [FFT32_sol.cpp:120]   --->   Operation 975 'select' 'angle_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_3)   --->   "%or_ln120_1 = or i1 %icmp_ln120_5, i1 %icmp_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 976 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_3)   --->   "%xor_ln120_3 = xor i1 %or_ln120_1, i1 1" [FFT32_sol.cpp:120]   --->   Operation 977 'xor' 'xor_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 978 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_3 = and i1 %icmp_ln120_6, i1 %xor_ln120_3" [FFT32_sol.cpp:120]   --->   Operation 978 'and' 'and_ln120_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 979 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_17 = select i1 %and_ln120_3, i16 %angle_12, i16 %angle_16" [FFT32_sol.cpp:120]   --->   Operation 979 'select' 'angle_17' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 41> <Delay = 2.88>
ST_72 : Operation 980 [2/2] (2.88ns)   --->   "%call_ret_i1 = call i28 @generic_sincos<16, 4>, i16 %angle_17, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 980 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 42> <Delay = 6.12>
ST_73 : Operation 981 [1/1] (0.00ns)   --->   "%w_real_3_4_load_1 = load i16 %w_real_3_4" [FFT32_sol.cpp:121]   --->   Operation 981 'load' 'w_real_3_4_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 982 [1/1] (0.00ns)   --->   "%w_real_3_5_load_1 = load i16 %w_real_3_5" [FFT32_sol.cpp:121]   --->   Operation 982 'load' 'w_real_3_5_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 983 [1/1] (0.00ns)   --->   "%w_real_3_6_load_1 = load i16 %w_real_3_6" [FFT32_sol.cpp:121]   --->   Operation 983 'load' 'w_real_3_6_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 984 [1/1] (0.00ns)   --->   "%w_imag_3_4_load_1 = load i16 %w_imag_3_4" [FFT32_sol.cpp:122]   --->   Operation 984 'load' 'w_imag_3_4_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 985 [1/1] (0.00ns)   --->   "%w_imag_3_5_load_1 = load i16 %w_imag_3_5" [FFT32_sol.cpp:122]   --->   Operation 985 'load' 'w_imag_3_5_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 986 [1/1] (0.00ns)   --->   "%w_imag_3_6_load_1 = load i16 %w_imag_3_6" [FFT32_sol.cpp:122]   --->   Operation 986 'load' 'w_imag_3_6_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 987 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 987 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 988 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 988 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 989 [1/2] (5.32ns)   --->   "%call_ret_i1 = call i28 @generic_sincos<16, 4>, i16 %angle_17, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 989 'call' 'call_ret_i1' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 990 [1/1] (0.00ns)   --->   "%w_real_1_1 = extractvalue i28 %call_ret_i1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 990 'extractvalue' 'w_real_1_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i14 %w_real_1_1" [FFT32_sol.cpp:121]   --->   Operation 991 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 992 [1/1] (1.56ns)   --->   "%icmp_ln121_2 = icmp_eq  i2 %trunc_ln120_6, i2 1" [FFT32_sol.cpp:121]   --->   Operation 992 'icmp' 'icmp_ln121_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 993 [1/1] (1.56ns)   --->   "%icmp_ln121_3 = icmp_eq  i2 %trunc_ln120_6, i2 2" [FFT32_sol.cpp:121]   --->   Operation 993 'icmp' 'icmp_ln121_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 994 [1/1] (0.97ns)   --->   "%or_ln121_1 = or i1 %icmp_ln121_2, i1 %icmp_ln121_3" [FFT32_sol.cpp:121]   --->   Operation 994 'or' 'or_ln121_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 995 [1/1] (0.80ns)   --->   "%w_real_3_15 = select i1 %or_ln121_1, i16 %w_real_3_6_load_1, i16 %sext_ln121_1" [FFT32_sol.cpp:121]   --->   Operation 995 'select' 'w_real_3_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 996 [1/1] (0.80ns)   --->   "%w_real_3_16 = select i1 %icmp_ln121_3, i16 %sext_ln121_1, i16 %w_real_3_5_load_1" [FFT32_sol.cpp:121]   --->   Operation 996 'select' 'w_real_3_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 997 [1/1] (0.80ns)   --->   "%w_real_3_17 = select i1 %icmp_ln121_2, i16 %sext_ln121_1, i16 %w_real_3_4_load_1" [FFT32_sol.cpp:121]   --->   Operation 997 'select' 'w_real_3_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 998 [1/1] (0.00ns)   --->   "%w_imag_1_1 = extractvalue i28 %call_ret_i1" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 998 'extractvalue' 'w_imag_1_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i14 %w_imag_1_1" [FFT32_sol.cpp:122]   --->   Operation 999 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1000 [1/1] (0.80ns)   --->   "%w_imag_3_15 = select i1 %or_ln121_1, i16 %w_imag_3_6_load_1, i16 %sext_ln122_1" [FFT32_sol.cpp:122]   --->   Operation 1000 'select' 'w_imag_3_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1001 [1/1] (0.80ns)   --->   "%w_imag_3_16 = select i1 %icmp_ln121_3, i16 %sext_ln122_1, i16 %w_imag_3_5_load_1" [FFT32_sol.cpp:122]   --->   Operation 1001 'select' 'w_imag_3_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1002 [1/1] (0.80ns)   --->   "%w_imag_3_17 = select i1 %icmp_ln121_2, i16 %sext_ln122_1, i16 %w_imag_3_4_load_1" [FFT32_sol.cpp:122]   --->   Operation 1002 'select' 'w_imag_3_17' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 1003 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_15, i16 %w_imag_3_6" [FFT32_sol.cpp:118]   --->   Operation 1003 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1004 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_16, i16 %w_imag_3_5" [FFT32_sol.cpp:118]   --->   Operation 1004 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1005 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_17, i16 %w_imag_3_4" [FFT32_sol.cpp:118]   --->   Operation 1005 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1006 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_15, i16 %w_real_3_6" [FFT32_sol.cpp:118]   --->   Operation 1006 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1007 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_16, i16 %w_real_3_5" [FFT32_sol.cpp:118]   --->   Operation 1007 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1008 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_17, i16 %w_real_3_4" [FFT32_sol.cpp:118]   --->   Operation 1008 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1009 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.1" [FFT32_sol.cpp:118]   --->   Operation 1009 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 74 <SV = 13> <Delay = 1.05>
ST_74 : Operation 1010 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1010 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1011 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1011 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1012 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1012 'mul' 'mul_ln10_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1013 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1013 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1014 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1014 'mul' 'mul_ln10_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1015 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1015 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 1016 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_6, i16 %w_imag_3_6_load, i16 %w_imag_3_5_load, i16 %w_imag_3_4_load, i16 %w_real_3_6_load, i16 %w_real_3_5_load, i16 %w_real_3_4_load, i16 %w_real_3_13, i16 %w_real_3_12, i16 %w_real_3_11, i16 %w_imag_3_13, i16 %w_imag_3_12, i16 %w_imag_3_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1016 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 14> <Delay = 2.10>
ST_75 : Operation 1017 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_3)   --->   "%mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1017 'mul' 'mul_ln10_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1018 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1018 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1019 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_3)   --->   "%mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1019 'mul' 'mul_ln11_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1020 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1020 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1021 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_4)   --->   "%mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1021 'mul' 'mul_ln10_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1022 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1022 'sub' 'sub_ln10_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1023 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_4)   --->   "%mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1023 'mul' 'mul_ln11_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1024 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1024 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1025 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_5)   --->   "%mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1025 'mul' 'mul_ln10_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1026 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1026 'sub' 'sub_ln10_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1027 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_5)   --->   "%mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1027 'mul' 'mul_ln11_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1028 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1028 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 15> <Delay = 6.25>
ST_76 : Operation 1029 [1/1] (2.07ns)   --->   "%stage2_real_60 = add i16 %ci1, i16 %ar1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1029 'add' 'stage2_real_60' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1030 [1/1] (2.07ns)   --->   "%stage2_real_62 = sub i16 %ar1, i16 %ci1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1030 'sub' 'stage2_real_62' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1031 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1031 'sub' 'sub_ln10_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1032 [1/1] (0.00ns)   --->   "%br_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_3, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1032 'partselect' 'br_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1033 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1033 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1034 [1/1] (0.00ns)   --->   "%bi_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_3, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1034 'partselect' 'bi_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1035 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1035 'sub' 'sub_ln10_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1036 [1/1] (0.00ns)   --->   "%cr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_4, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1036 'partselect' 'cr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1037 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1037 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1038 [1/1] (0.00ns)   --->   "%ci_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_4, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1038 'partselect' 'ci_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1039 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1039 'sub' 'sub_ln10_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1040 [1/1] (0.00ns)   --->   "%dr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_5, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1040 'partselect' 'dr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1041 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1041 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 1042 [1/1] (0.00ns)   --->   "%di_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_5, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1042 'partselect' 'di_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1043 [1/1] (2.07ns)   --->   "%ar0_1 = add i16 %br_1, i16 %stage1_real_4_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1043 'add' 'ar0_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1044 [1/1] (2.07ns)   --->   "%ar1_1 = sub i16 %stage1_real_4_loc_load, i16 %br_1" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1044 'sub' 'ar1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1045 [1/1] (2.07ns)   --->   "%cr0_1 = add i16 %dr_1, i16 %cr_1" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1045 'add' 'cr0_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1046 [1/1] (2.07ns)   --->   "%ci0_1 = add i16 %di_1, i16 %ci_1" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1046 'add' 'ci0_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1047 [1/1] (2.07ns)   --->   "%cr1_1 = sub i16 %cr_1, i16 %dr_1" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1047 'sub' 'cr1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1048 [1/1] (2.07ns)   --->   "%ci1_1 = sub i16 %ci_1, i16 %di_1" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1048 'sub' 'ci1_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1049 [1/1] (2.07ns)   --->   "%stage2_imag_60 = sub i16 %ai1_1, i16 %cr1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1049 'sub' 'stage2_imag_60' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1050 [1/1] (2.07ns)   --->   "%ai0_2 = add i16 %bi_1, i16 %stage1_imag_4_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1050 'add' 'ai0_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1051 [1/1] (2.07ns)   --->   "%ai1_2 = sub i16 %stage1_imag_4_loc_load, i16 %bi_1" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1051 'sub' 'ai1_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1052 [1/1] (2.07ns)   --->   "%stage2_real_64 = sub i16 %ar0_1, i16 %cr0_1" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1052 'sub' 'stage2_real_64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1053 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_2" [FFT32_sol.cpp:118]   --->   Operation 1053 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 1054 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.2" [FFT32_sol.cpp:118]   --->   Operation 1054 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 77 <SV = 16> <Delay = 6.28>
ST_77 : Operation 1055 [1/1] (0.00ns)   --->   "%k_10 = load i3 %k_2" [FFT32_sol.cpp:120]   --->   Operation 1055 'load' 'k_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1056 [1/1] (1.65ns)   --->   "%icmp_ln118_2 = icmp_eq  i3 %k_10, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1056 'icmp' 'icmp_ln118_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1057 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_2, void %for.body107.2.split_ifconv, void %for.end126.2" [FFT32_sol.cpp:118]   --->   Operation 1057 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1058 [1/1] (0.00ns)   --->   "%trunc_ln120_12 = trunc i3 %k_10" [FFT32_sol.cpp:120]   --->   Operation 1058 'trunc' 'trunc_ln120_12' <Predicate = (!icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln120_10 = zext i2 %trunc_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1059 'zext' 'zext_ln120_10' <Predicate = (!icmp_ln118_2)> <Delay = 0.00>
ST_77 : [1/1] (2.30ns)   --->   Input mux for Operation 1060 '%conv_2 = sitodp i32 %zext_ln120_10'
ST_77 : Operation 1060 [6/6] (3.97ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1060 'sitodp' 'conv_2' <Predicate = (!icmp_ln118_2)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1061 [1/1] (1.65ns)   --->   "%add_ln118_2 = add i3 %k_10, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1061 'add' 'add_ln118_2' <Predicate = (!icmp_ln118_2)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1062 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_2, i3 %k_2" [FFT32_sol.cpp:118]   --->   Operation 1062 'store' 'store_ln118' <Predicate = (!icmp_ln118_2)> <Delay = 1.58>
ST_77 : Operation 1063 [1/1] (0.00ns)   --->   "%k_3 = alloca i32 1"   --->   Operation 1063 'alloca' 'k_3' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1064 [1/1] (0.00ns)   --->   "%w_real_3_18 = alloca i32 1"   --->   Operation 1064 'alloca' 'w_real_3_18' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1065 [1/1] (0.00ns)   --->   "%w_real_3_19 = alloca i32 1"   --->   Operation 1065 'alloca' 'w_real_3_19' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1066 [1/1] (0.00ns)   --->   "%w_real_3_20 = alloca i32 1"   --->   Operation 1066 'alloca' 'w_real_3_20' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1067 [1/1] (0.00ns)   --->   "%w_imag_3_18 = alloca i32 1"   --->   Operation 1067 'alloca' 'w_imag_3_18' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1068 [1/1] (0.00ns)   --->   "%w_imag_3_19 = alloca i32 1"   --->   Operation 1068 'alloca' 'w_imag_3_19' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1069 [1/1] (0.00ns)   --->   "%w_imag_3_20 = alloca i32 1"   --->   Operation 1069 'alloca' 'w_imag_3_20' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1070 [1/1] (0.00ns)   --->   "%w_real_3_11_load = load i16 %w_real_3_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1070 'load' 'w_real_3_11_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1071 [1/1] (0.00ns)   --->   "%w_real_3_12_load = load i16 %w_real_3_12" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1071 'load' 'w_real_3_12_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1072 [1/1] (0.00ns)   --->   "%w_real_3_13_load = load i16 %w_real_3_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1072 'load' 'w_real_3_13_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1073 [1/1] (0.00ns)   --->   "%w_imag_3_11_load = load i16 %w_imag_3_11" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1073 'load' 'w_imag_3_11_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1074 [1/1] (0.00ns)   --->   "%w_imag_3_12_load = load i16 %w_imag_3_12" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1074 'load' 'w_imag_3_12_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1075 [1/1] (0.00ns)   --->   "%w_imag_3_13_load = load i16 %w_imag_3_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1075 'load' 'w_imag_3_13_load' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1076 [1/1] (2.07ns)   --->   "%stage2_imag_62 = add i16 %cr1, i16 %ai1_1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1076 'add' 'stage2_imag_62' <Predicate = (icmp_ln118_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1077 [1/1] (2.07ns)   --->   "%a_real_9 = add i16 %cr0_1, i16 %ar0_1" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1077 'add' 'a_real_9' <Predicate = (icmp_ln118_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln10_24 = sext i16 %w_real_3_11_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1078 'sext' 'sext_ln10_24' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln10_25 = sext i16 %stage1_real_9_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1079 'sext' 'sext_ln10_25' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln10_26 = sext i16 %w_imag_3_11_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1080 'sext' 'sext_ln10_26' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln10_27 = sext i16 %stage1_imag_9_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1081 'sext' 'sext_ln10_27' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1082 [1/1] (5.58ns)   --->   "%mul_ln10_12 = mul i28 %sext_ln10_24, i28 %sext_ln10_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1082 'mul' 'mul_ln10_12' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1083 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1083 'mul' 'mul_ln10_13' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1084 [1/1] (5.58ns)   --->   "%mul_ln11_12 = mul i28 %sext_ln10_26, i28 %sext_ln10_25" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1084 'mul' 'mul_ln11_12' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1085 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1085 'mul' 'mul_ln11_13' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln10_28 = sext i16 %w_real_3_12_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1086 'sext' 'sext_ln10_28' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln10_29 = sext i16 %stage1_real_10_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1087 'sext' 'sext_ln10_29' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln10_30 = sext i16 %w_imag_3_12_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1088 'sext' 'sext_ln10_30' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln10_31 = sext i16 %stage1_imag_10_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1089 'sext' 'sext_ln10_31' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1090 [1/1] (5.58ns)   --->   "%mul_ln10_14 = mul i28 %sext_ln10_28, i28 %sext_ln10_29" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1090 'mul' 'mul_ln10_14' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1091 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1091 'mul' 'mul_ln10_15' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1092 [1/1] (5.58ns)   --->   "%mul_ln11_14 = mul i28 %sext_ln10_30, i28 %sext_ln10_29" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1092 'mul' 'mul_ln11_14' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1093 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1093 'mul' 'mul_ln11_15' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln10_32 = sext i16 %w_real_3_13_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1094 'sext' 'sext_ln10_32' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln10_33 = sext i16 %stage1_real_11_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1095 'sext' 'sext_ln10_33' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln10_34 = sext i16 %w_imag_3_13_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1096 'sext' 'sext_ln10_34' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln10_35 = sext i16 %stage1_imag_11_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1097 'sext' 'sext_ln10_35' <Predicate = (icmp_ln118_2)> <Delay = 0.00>
ST_77 : Operation 1098 [1/1] (5.58ns)   --->   "%mul_ln10_16 = mul i28 %sext_ln10_32, i28 %sext_ln10_33" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1098 'mul' 'mul_ln10_16' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1099 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1099 'mul' 'mul_ln10_17' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1100 [1/1] (5.58ns)   --->   "%mul_ln11_16 = mul i28 %sext_ln10_34, i28 %sext_ln10_33" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1100 'mul' 'mul_ln11_16' <Predicate = (icmp_ln118_2)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1101 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1101 'mul' 'mul_ln11_17' <Predicate = (icmp_ln118_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1102 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_7, i16 %w_imag_3_13_load, i16 %w_imag_3_12_load, i16 %w_imag_3_11_load, i16 %w_real_3_13_load, i16 %w_real_3_12_load, i16 %w_real_3_11_load, i16 %w_real_3_20, i16 %w_real_3_19, i16 %w_real_3_18, i16 %w_imag_3_20, i16 %w_imag_3_19, i16 %w_imag_3_18" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1102 'call' 'call_ln10' <Predicate = (icmp_ln118_2)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1103 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_3" [FFT32_sol.cpp:118]   --->   Operation 1103 'store' 'store_ln118' <Predicate = (icmp_ln118_2)> <Delay = 1.58>

State 78 <SV = 17> <Delay = 6.28>
ST_78 : Operation 1104 [5/6] (6.28ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1104 'sitodp' 'conv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 18> <Delay = 6.28>
ST_79 : Operation 1105 [4/6] (6.28ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1105 'sitodp' 'conv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 19> <Delay = 6.28>
ST_80 : Operation 1106 [3/6] (6.28ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1106 'sitodp' 'conv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 20> <Delay = 6.28>
ST_81 : Operation 1107 [2/6] (6.28ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1107 'sitodp' 'conv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 21> <Delay = 6.28>
ST_82 : Operation 1108 [1/6] (6.28ns)   --->   "%conv_2 = sitodp i32 %zext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1108 'sitodp' 'conv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 22> <Delay = 6.71>
ST_83 : [1/1] (3.19ns)   --->   Input mux for Operation 1109 '%mul108_2 = dmul i64 %conv_2, i64 -6.28319'
ST_83 : Operation 1109 [7/7] (3.52ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1109 'dmul' 'mul108_2' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 23> <Delay = 6.71>
ST_84 : Operation 1110 [6/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1110 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 24> <Delay = 6.71>
ST_85 : Operation 1111 [5/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1111 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 25> <Delay = 6.71>
ST_86 : Operation 1112 [4/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1112 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 26> <Delay = 6.71>
ST_87 : Operation 1113 [3/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1113 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 27> <Delay = 6.71>
ST_88 : Operation 1114 [2/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1114 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 28> <Delay = 6.71>
ST_89 : Operation 1115 [1/7] (6.71ns)   --->   "%mul108_2 = dmul i64 %conv_2, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1115 'dmul' 'mul108_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 29> <Delay = 6.71>
ST_90 : [1/1] (3.19ns)   --->   Input mux for Operation 1116 '%pf_2 = dmul i64 %mul108_2, i64 0.03125'
ST_90 : Operation 1116 [7/7] (3.52ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1116 'dmul' 'pf_2' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 30> <Delay = 6.71>
ST_91 : Operation 1117 [6/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1117 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 31> <Delay = 6.71>
ST_92 : Operation 1118 [5/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1118 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 32> <Delay = 6.71>
ST_93 : Operation 1119 [4/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1119 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 33> <Delay = 6.71>
ST_94 : Operation 1120 [3/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1120 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 34> <Delay = 6.71>
ST_95 : Operation 1121 [2/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1121 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 35> <Delay = 6.71>
ST_96 : Operation 1122 [1/7] (6.71ns)   --->   "%pf_2 = dmul i64 %mul108_2, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1122 'dmul' 'pf_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 36> <Delay = 5.70>
ST_97 : Operation 1123 [1/1] (0.00ns)   --->   "%bitcast_ln724_2 = bitcast i64 %pf_2" [FFT32_sol.cpp:120]   --->   Operation 1123 'bitcast' 'bitcast_ln724_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln120_13 = trunc i64 %bitcast_ln724_2" [FFT32_sol.cpp:120]   --->   Operation 1124 'trunc' 'trunc_ln120_13' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1125 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 1126 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i11 %tmp_5" [FFT32_sol.cpp:120]   --->   Operation 1127 'zext' 'zext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln120_14 = trunc i64 %bitcast_ln724_2" [FFT32_sol.cpp:120]   --->   Operation 1128 'trunc' 'trunc_ln120_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln120_11_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1129 'bitconcatenate' 'zext_ln120_11_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln120_11 = zext i53 %zext_ln120_11_cast" [FFT32_sol.cpp:120]   --->   Operation 1130 'zext' 'zext_ln120_11' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1131 [1/1] (3.23ns)   --->   "%sub_ln120_6 = sub i54 0, i54 %zext_ln120_11" [FFT32_sol.cpp:120]   --->   Operation 1131 'sub' 'sub_ln120_6' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1132 [1/1] (0.94ns)   --->   "%select_ln120_8 = select i1 %tmp_7, i54 %sub_ln120_6, i54 %zext_ln120_11" [FFT32_sol.cpp:120]   --->   Operation 1132 'select' 'select_ln120_8' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1133 [1/1] (3.49ns)   --->   "%icmp_ln120_10 = icmp_eq  i63 %trunc_ln120_13, i63 0" [FFT32_sol.cpp:120]   --->   Operation 1133 'icmp' 'icmp_ln120_10' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1134 [1/1] (1.54ns)   --->   "%sub_ln120_7 = sub i12 1075, i12 %zext_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 1134 'sub' 'sub_ln120_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1135 [1/1] (1.54ns)   --->   "%icmp_ln120_11 = icmp_sgt  i12 %sub_ln120_7, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1135 'icmp' 'icmp_ln120_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1136 [1/1] (1.54ns)   --->   "%add_ln120_2 = add i12 %sub_ln120_7, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 1136 'add' 'add_ln120_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1137 [1/1] (1.54ns)   --->   "%sub_ln120_8 = sub i12 12, i12 %sub_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 1137 'sub' 'sub_ln120_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1138 [1/1] (0.69ns)   --->   "%select_ln120_9 = select i1 %icmp_ln120_11, i12 %add_ln120_2, i12 %sub_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 1138 'select' 'select_ln120_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1139 [1/1] (1.54ns)   --->   "%icmp_ln120_12 = icmp_eq  i12 %sub_ln120_7, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1139 'icmp' 'icmp_ln120_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1140 [1/1] (0.00ns)   --->   "%angle_18 = trunc i54 %select_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 1140 'trunc' 'angle_18' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_9, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 1141 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1142 [1/1] (1.91ns)   --->   "%icmp_ln120_14 = icmp_eq  i8 %tmp_9, i8 0" [FFT32_sol.cpp:120]   --->   Operation 1142 'icmp' 'icmp_ln120_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 37> <Delay = 5.95>
ST_98 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln120_4 = sext i12 %select_ln120_9" [FFT32_sol.cpp:120]   --->   Operation 1143 'sext' 'sext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1144 [1/1] (1.54ns)   --->   "%icmp_ln120_13 = icmp_ult  i12 %select_ln120_9, i12 54" [FFT32_sol.cpp:120]   --->   Operation 1144 'icmp' 'icmp_ln120_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln120_13 = zext i32 %sext_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 1145 'zext' 'zext_ln120_13' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1146 [1/1] (4.61ns)   --->   "%ashr_ln120_2 = ashr i54 %select_ln120_8, i54 %zext_ln120_13" [FFT32_sol.cpp:120]   --->   Operation 1146 'ashr' 'ashr_ln120_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node angle_26)   --->   "%angle_19 = trunc i54 %ashr_ln120_2" [FFT32_sol.cpp:120]   --->   Operation 1147 'trunc' 'angle_19' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node angle_26)   --->   "%angle_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1148 'bitselect' 'angle_20' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node angle_26)   --->   "%select_ln120_26 = select i1 %angle_20, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1149 'select' 'select_ln120_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node angle_26)   --->   "%angle_21 = select i1 %icmp_ln120_13, i16 %angle_19, i16 %select_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1150 'select' 'angle_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln120_4cast = trunc i32 %sext_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 1151 'trunc' 'sext_ln120_4cast' <Predicate = (icmp_ln120_14 & !icmp_ln120_10)> <Delay = 0.00>
ST_98 : Operation 1152 [1/1] (3.98ns)   --->   "%shl_ln120_2 = shl i16 %angle_18, i16 %sext_ln120_4cast" [FFT32_sol.cpp:120]   --->   Operation 1152 'shl' 'shl_ln120_2' <Predicate = (icmp_ln120_14 & !icmp_ln120_10)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node angle_25)   --->   "%angle_23 = select i1 %icmp_ln120_14, i16 %shl_ln120_2, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1153 'select' 'angle_23' <Predicate = (!icmp_ln120_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node angle_25)   --->   "%angle_24 = select i1 %icmp_ln120_10, i16 0, i16 %angle_23" [FFT32_sol.cpp:120]   --->   Operation 1154 'select' 'angle_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node angle_25)   --->   "%xor_ln120_4 = xor i1 %icmp_ln120_10, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1155 'xor' 'xor_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node angle_25)   --->   "%and_ln120_4 = and i1 %icmp_ln120_12, i1 %xor_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 1156 'and' 'and_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1157 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_25 = select i1 %and_ln120_4, i16 %angle_18, i16 %angle_24" [FFT32_sol.cpp:120]   --->   Operation 1157 'select' 'angle_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_5)   --->   "%or_ln120_2 = or i1 %icmp_ln120_10, i1 %icmp_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1158 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_5)   --->   "%xor_ln120_5 = xor i1 %or_ln120_2, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1159 'xor' 'xor_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1160 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_5 = and i1 %icmp_ln120_11, i1 %xor_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 1160 'and' 'and_ln120_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1161 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_26 = select i1 %and_ln120_5, i16 %angle_21, i16 %angle_25" [FFT32_sol.cpp:120]   --->   Operation 1161 'select' 'angle_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 99 <SV = 38> <Delay = 2.88>
ST_99 : Operation 1162 [2/2] (2.88ns)   --->   "%call_ret_i2 = call i28 @generic_sincos<16, 4>, i16 %angle_26, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1162 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 39> <Delay = 6.12>
ST_100 : Operation 1163 [1/1] (0.00ns)   --->   "%w_real_3_11_load_1 = load i16 %w_real_3_11" [FFT32_sol.cpp:121]   --->   Operation 1163 'load' 'w_real_3_11_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1164 [1/1] (0.00ns)   --->   "%w_real_3_12_load_1 = load i16 %w_real_3_12" [FFT32_sol.cpp:121]   --->   Operation 1164 'load' 'w_real_3_12_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1165 [1/1] (0.00ns)   --->   "%w_real_3_13_load_1 = load i16 %w_real_3_13" [FFT32_sol.cpp:121]   --->   Operation 1165 'load' 'w_real_3_13_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1166 [1/1] (0.00ns)   --->   "%w_imag_3_11_load_1 = load i16 %w_imag_3_11" [FFT32_sol.cpp:122]   --->   Operation 1166 'load' 'w_imag_3_11_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1167 [1/1] (0.00ns)   --->   "%w_imag_3_12_load_1 = load i16 %w_imag_3_12" [FFT32_sol.cpp:122]   --->   Operation 1167 'load' 'w_imag_3_12_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1168 [1/1] (0.00ns)   --->   "%w_imag_3_13_load_1 = load i16 %w_imag_3_13" [FFT32_sol.cpp:122]   --->   Operation 1168 'load' 'w_imag_3_13_load_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 1169 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1170 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 1170 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1171 [1/2] (5.32ns)   --->   "%call_ret_i2 = call i28 @generic_sincos<16, 4>, i16 %angle_26, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1171 'call' 'call_ret_i2' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 1172 [1/1] (0.00ns)   --->   "%w_real_1_2 = extractvalue i28 %call_ret_i2" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1172 'extractvalue' 'w_real_1_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i14 %w_real_1_2" [FFT32_sol.cpp:121]   --->   Operation 1173 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1174 [1/1] (1.56ns)   --->   "%icmp_ln121_4 = icmp_eq  i2 %trunc_ln120_12, i2 1" [FFT32_sol.cpp:121]   --->   Operation 1174 'icmp' 'icmp_ln121_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1175 [1/1] (1.56ns)   --->   "%icmp_ln121_5 = icmp_eq  i2 %trunc_ln120_12, i2 2" [FFT32_sol.cpp:121]   --->   Operation 1175 'icmp' 'icmp_ln121_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1176 [1/1] (0.97ns)   --->   "%or_ln121_2 = or i1 %icmp_ln121_4, i1 %icmp_ln121_5" [FFT32_sol.cpp:121]   --->   Operation 1176 'or' 'or_ln121_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1177 [1/1] (0.80ns)   --->   "%w_real_3_22 = select i1 %or_ln121_2, i16 %w_real_3_13_load_1, i16 %sext_ln121_2" [FFT32_sol.cpp:121]   --->   Operation 1177 'select' 'w_real_3_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1178 [1/1] (0.80ns)   --->   "%w_real_3_23 = select i1 %icmp_ln121_5, i16 %sext_ln121_2, i16 %w_real_3_12_load_1" [FFT32_sol.cpp:121]   --->   Operation 1178 'select' 'w_real_3_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1179 [1/1] (0.80ns)   --->   "%w_real_3_24 = select i1 %icmp_ln121_4, i16 %sext_ln121_2, i16 %w_real_3_11_load_1" [FFT32_sol.cpp:121]   --->   Operation 1179 'select' 'w_real_3_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1180 [1/1] (0.00ns)   --->   "%w_imag_1_2 = extractvalue i28 %call_ret_i2" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 1180 'extractvalue' 'w_imag_1_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i14 %w_imag_1_2" [FFT32_sol.cpp:122]   --->   Operation 1181 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1182 [1/1] (0.80ns)   --->   "%w_imag_3_22 = select i1 %or_ln121_2, i16 %w_imag_3_13_load_1, i16 %sext_ln122_2" [FFT32_sol.cpp:122]   --->   Operation 1182 'select' 'w_imag_3_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1183 [1/1] (0.80ns)   --->   "%w_imag_3_23 = select i1 %icmp_ln121_5, i16 %sext_ln122_2, i16 %w_imag_3_12_load_1" [FFT32_sol.cpp:122]   --->   Operation 1183 'select' 'w_imag_3_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1184 [1/1] (0.80ns)   --->   "%w_imag_3_24 = select i1 %icmp_ln121_4, i16 %sext_ln122_2, i16 %w_imag_3_11_load_1" [FFT32_sol.cpp:122]   --->   Operation 1184 'select' 'w_imag_3_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1185 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_22, i16 %w_imag_3_13" [FFT32_sol.cpp:118]   --->   Operation 1185 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1186 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_23, i16 %w_imag_3_12" [FFT32_sol.cpp:118]   --->   Operation 1186 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1187 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_24, i16 %w_imag_3_11" [FFT32_sol.cpp:118]   --->   Operation 1187 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1188 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_22, i16 %w_real_3_13" [FFT32_sol.cpp:118]   --->   Operation 1188 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1189 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_23, i16 %w_real_3_12" [FFT32_sol.cpp:118]   --->   Operation 1189 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1190 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_24, i16 %w_real_3_11" [FFT32_sol.cpp:118]   --->   Operation 1190 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.2" [FFT32_sol.cpp:118]   --->   Operation 1191 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 101 <SV = 17> <Delay = 1.05>
ST_101 : Operation 1192 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1192 'mul' 'mul_ln10_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1193 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1193 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1194 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1194 'mul' 'mul_ln10_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1195 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1195 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1196 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1196 'mul' 'mul_ln10_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1197 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1197 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1198 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_7, i16 %w_imag_3_13_load, i16 %w_imag_3_12_load, i16 %w_imag_3_11_load, i16 %w_real_3_13_load, i16 %w_real_3_12_load, i16 %w_real_3_11_load, i16 %w_real_3_20, i16 %w_real_3_19, i16 %w_real_3_18, i16 %w_imag_3_20, i16 %w_imag_3_19, i16 %w_imag_3_18" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1198 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 18> <Delay = 2.10>
ST_102 : Operation 1199 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_6)   --->   "%mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1199 'mul' 'mul_ln10_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1200 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1200 'sub' 'sub_ln10_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1201 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_6)   --->   "%mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1201 'mul' 'mul_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1202 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1203 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_7)   --->   "%mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1203 'mul' 'mul_ln10_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1204 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1204 'sub' 'sub_ln10_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1205 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_7)   --->   "%mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1205 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1206 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1207 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_8)   --->   "%mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1207 'mul' 'mul_ln10_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1208 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1208 'sub' 'sub_ln10_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1209 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_8)   --->   "%mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1209 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1210 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1210 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 19> <Delay = 6.25>
ST_103 : Operation 1211 [1/1] (2.07ns)   --->   "%stage2_real_63 = add i16 %ci1_1, i16 %ar1_1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1211 'add' 'stage2_real_63' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1212 [1/1] (2.07ns)   --->   "%stage2_real_65 = sub i16 %ar1_1, i16 %ci1_1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1212 'sub' 'stage2_real_65' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1213 [1/1] (2.07ns)   --->   "%a_imag_9 = add i16 %ci0_1, i16 %ai0_2" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1213 'add' 'a_imag_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1214 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1214 'sub' 'sub_ln10_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1215 [1/1] (0.00ns)   --->   "%br_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_6, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1215 'partselect' 'br_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1216 'add' 'add_ln11_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1217 [1/1] (0.00ns)   --->   "%bi_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_6, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1217 'partselect' 'bi_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1218 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1218 'sub' 'sub_ln10_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1219 [1/1] (0.00ns)   --->   "%cr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_7, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1219 'partselect' 'cr_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1220 'add' 'add_ln11_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1221 [1/1] (0.00ns)   --->   "%ci_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_7, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1221 'partselect' 'ci_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1222 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1222 'sub' 'sub_ln10_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1223 [1/1] (0.00ns)   --->   "%dr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_8, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1223 'partselect' 'dr_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1224 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1224 'add' 'add_ln11_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1225 [1/1] (0.00ns)   --->   "%di_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_8, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1225 'partselect' 'di_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1226 [1/1] (2.07ns)   --->   "%ar0_2 = add i16 %br_2, i16 %stage1_real_8_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1226 'add' 'ar0_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1227 [1/1] (2.07ns)   --->   "%ar1_2 = sub i16 %stage1_real_8_loc_load, i16 %br_2" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1227 'sub' 'ar1_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1228 [1/1] (2.07ns)   --->   "%cr0_2 = add i16 %dr_2, i16 %cr_2" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1228 'add' 'cr0_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1229 [1/1] (2.07ns)   --->   "%ci0_2 = add i16 %di_2, i16 %ci_2" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1229 'add' 'ci0_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1230 [1/1] (2.07ns)   --->   "%cr1_2 = sub i16 %cr_2, i16 %dr_2" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1230 'sub' 'cr1_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1231 [1/1] (2.07ns)   --->   "%ci1_2 = sub i16 %ci_2, i16 %di_2" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1231 'sub' 'ci1_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1232 [1/1] (2.07ns)   --->   "%stage2_imag_64 = sub i16 %ai0_2, i16 %ci0_1" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1232 'sub' 'stage2_imag_64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1233 [1/1] (2.07ns)   --->   "%stage2_imag_63 = sub i16 %ai1_2, i16 %cr1_1" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1233 'sub' 'stage2_imag_63' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1234 [1/1] (2.07ns)   --->   "%ai0_3 = add i16 %bi_2, i16 %stage1_imag_8_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1234 'add' 'ai0_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1235 [1/1] (2.07ns)   --->   "%ai1_3 = sub i16 %stage1_imag_8_loc_load, i16 %bi_2" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1235 'sub' 'ai1_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1236 [1/1] (2.07ns)   --->   "%stage2_real_67 = sub i16 %ar0_2, i16 %cr0_2" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1236 'sub' 'stage2_real_67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1237 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.3" [FFT32_sol.cpp:118]   --->   Operation 1237 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 104 <SV = 20> <Delay = 6.28>
ST_104 : Operation 1238 [1/1] (0.00ns)   --->   "%k_11 = load i3 %k_3" [FFT32_sol.cpp:120]   --->   Operation 1238 'load' 'k_11' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1239 [1/1] (1.65ns)   --->   "%icmp_ln118_3 = icmp_eq  i3 %k_11, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1239 'icmp' 'icmp_ln118_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1240 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_3, void %for.body107.3.split_ifconv, void %for.end126.3" [FFT32_sol.cpp:118]   --->   Operation 1240 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln120_18 = trunc i3 %k_11" [FFT32_sol.cpp:120]   --->   Operation 1241 'trunc' 'trunc_ln120_18' <Predicate = (!icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln120_14 = zext i2 %trunc_ln120_18" [FFT32_sol.cpp:120]   --->   Operation 1242 'zext' 'zext_ln120_14' <Predicate = (!icmp_ln118_3)> <Delay = 0.00>
ST_104 : [1/1] (2.30ns)   --->   Input mux for Operation 1243 '%conv_3 = sitodp i32 %zext_ln120_14'
ST_104 : Operation 1243 [6/6] (3.97ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1243 'sitodp' 'conv_3' <Predicate = (!icmp_ln118_3)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1244 [1/1] (1.65ns)   --->   "%add_ln118_3 = add i3 %k_11, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1244 'add' 'add_ln118_3' <Predicate = (!icmp_ln118_3)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1245 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_3, i3 %k_3" [FFT32_sol.cpp:118]   --->   Operation 1245 'store' 'store_ln118' <Predicate = (!icmp_ln118_3)> <Delay = 1.58>
ST_104 : Operation 1246 [1/1] (0.00ns)   --->   "%k_4 = alloca i32 1"   --->   Operation 1246 'alloca' 'k_4' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1247 [1/1] (0.00ns)   --->   "%w_real_3_25 = alloca i32 1"   --->   Operation 1247 'alloca' 'w_real_3_25' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1248 [1/1] (0.00ns)   --->   "%w_real_3_26 = alloca i32 1"   --->   Operation 1248 'alloca' 'w_real_3_26' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1249 [1/1] (0.00ns)   --->   "%w_real_3_27 = alloca i32 1"   --->   Operation 1249 'alloca' 'w_real_3_27' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1250 [1/1] (0.00ns)   --->   "%w_imag_3_25 = alloca i32 1"   --->   Operation 1250 'alloca' 'w_imag_3_25' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1251 [1/1] (0.00ns)   --->   "%w_imag_3_26 = alloca i32 1"   --->   Operation 1251 'alloca' 'w_imag_3_26' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1252 [1/1] (0.00ns)   --->   "%w_imag_3_27 = alloca i32 1"   --->   Operation 1252 'alloca' 'w_imag_3_27' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1253 [1/1] (0.00ns)   --->   "%w_real_3_18_load = load i16 %w_real_3_18" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1253 'load' 'w_real_3_18_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1254 [1/1] (0.00ns)   --->   "%w_real_3_19_load = load i16 %w_real_3_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1254 'load' 'w_real_3_19_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1255 [1/1] (0.00ns)   --->   "%w_real_3_20_load = load i16 %w_real_3_20" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1255 'load' 'w_real_3_20_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1256 [1/1] (0.00ns)   --->   "%w_imag_3_18_load = load i16 %w_imag_3_18" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1256 'load' 'w_imag_3_18_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1257 [1/1] (0.00ns)   --->   "%w_imag_3_19_load = load i16 %w_imag_3_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1257 'load' 'w_imag_3_19_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1258 [1/1] (0.00ns)   --->   "%w_imag_3_20_load = load i16 %w_imag_3_20" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1258 'load' 'w_imag_3_20_load' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1259 [1/1] (2.07ns)   --->   "%stage2_imag_65 = add i16 %cr1_1, i16 %ai1_2" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1259 'add' 'stage2_imag_65' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1260 [1/1] (2.07ns)   --->   "%a_real_10 = add i16 %cr0_2, i16 %ar0_2" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1260 'add' 'a_real_10' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1261 [1/1] (2.07ns)   --->   "%stage2_real_66 = add i16 %ci1_2, i16 %ar1_2" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1261 'add' 'stage2_real_66' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1262 [1/1] (2.07ns)   --->   "%stage2_real_68 = sub i16 %ar1_2, i16 %ci1_2" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1262 'sub' 'stage2_real_68' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1263 [1/1] (2.07ns)   --->   "%a_imag_10 = add i16 %ci0_2, i16 %ai0_3" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1263 'add' 'a_imag_10' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln10_36 = sext i16 %w_real_3_18_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1264 'sext' 'sext_ln10_36' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln10_37 = sext i16 %stage1_real_13_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1265 'sext' 'sext_ln10_37' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln10_38 = sext i16 %w_imag_3_18_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1266 'sext' 'sext_ln10_38' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln10_39 = sext i16 %stage1_imag_13_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1267 'sext' 'sext_ln10_39' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1268 [1/1] (5.58ns)   --->   "%mul_ln10_18 = mul i28 %sext_ln10_36, i28 %sext_ln10_37" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1268 'mul' 'mul_ln10_18' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1269 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1269 'mul' 'mul_ln10_19' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1270 [1/1] (5.58ns)   --->   "%mul_ln11_18 = mul i28 %sext_ln10_38, i28 %sext_ln10_37" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1270 'mul' 'mul_ln11_18' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1271 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1271 'mul' 'mul_ln11_19' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln10_40 = sext i16 %w_real_3_19_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1272 'sext' 'sext_ln10_40' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln10_41 = sext i16 %stage1_real_14_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1273 'sext' 'sext_ln10_41' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln10_42 = sext i16 %w_imag_3_19_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1274 'sext' 'sext_ln10_42' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln10_43 = sext i16 %stage1_imag_14_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1275 'sext' 'sext_ln10_43' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1276 [1/1] (5.58ns)   --->   "%mul_ln10_20 = mul i28 %sext_ln10_40, i28 %sext_ln10_41" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1276 'mul' 'mul_ln10_20' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1277 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1277 'mul' 'mul_ln10_21' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1278 [1/1] (5.58ns)   --->   "%mul_ln11_20 = mul i28 %sext_ln10_42, i28 %sext_ln10_41" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1278 'mul' 'mul_ln11_20' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1279 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1279 'mul' 'mul_ln11_21' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln10_44 = sext i16 %w_real_3_20_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1280 'sext' 'sext_ln10_44' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln10_45 = sext i16 %stage1_real_15_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1281 'sext' 'sext_ln10_45' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln10_46 = sext i16 %w_imag_3_20_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1282 'sext' 'sext_ln10_46' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln10_47 = sext i16 %stage1_imag_15_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1283 'sext' 'sext_ln10_47' <Predicate = (icmp_ln118_3)> <Delay = 0.00>
ST_104 : Operation 1284 [1/1] (5.58ns)   --->   "%mul_ln10_22 = mul i28 %sext_ln10_44, i28 %sext_ln10_45" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1284 'mul' 'mul_ln10_22' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1285 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1285 'mul' 'mul_ln10_23' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1286 [1/1] (5.58ns)   --->   "%mul_ln11_22 = mul i28 %sext_ln10_46, i28 %sext_ln10_45" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1286 'mul' 'mul_ln11_22' <Predicate = (icmp_ln118_3)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1287 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1287 'mul' 'mul_ln11_23' <Predicate = (icmp_ln118_3)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 1288 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_8, i16 %w_imag_3_20_load, i16 %w_imag_3_19_load, i16 %w_imag_3_18_load, i16 %w_real_3_20_load, i16 %w_real_3_19_load, i16 %w_real_3_18_load, i16 %w_real_3_27, i16 %w_real_3_26, i16 %w_real_3_25, i16 %w_imag_3_27, i16 %w_imag_3_26, i16 %w_imag_3_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1288 'call' 'call_ln10' <Predicate = (icmp_ln118_3)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_104 : Operation 1289 [1/1] (2.07ns)   --->   "%stage2_imag_67 = sub i16 %ai0_3, i16 %ci0_2" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1289 'sub' 'stage2_imag_67' <Predicate = (icmp_ln118_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1290 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_4" [FFT32_sol.cpp:118]   --->   Operation 1290 'store' 'store_ln118' <Predicate = (icmp_ln118_3)> <Delay = 1.58>

State 105 <SV = 21> <Delay = 6.28>
ST_105 : Operation 1291 [5/6] (6.28ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1291 'sitodp' 'conv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 22> <Delay = 6.28>
ST_106 : Operation 1292 [4/6] (6.28ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1292 'sitodp' 'conv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 23> <Delay = 6.28>
ST_107 : Operation 1293 [3/6] (6.28ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1293 'sitodp' 'conv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 24> <Delay = 6.28>
ST_108 : Operation 1294 [2/6] (6.28ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1294 'sitodp' 'conv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 25> <Delay = 6.28>
ST_109 : Operation 1295 [1/6] (6.28ns)   --->   "%conv_3 = sitodp i32 %zext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1295 'sitodp' 'conv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 26> <Delay = 6.71>
ST_110 : [1/1] (3.19ns)   --->   Input mux for Operation 1296 '%mul108_3 = dmul i64 %conv_3, i64 -6.28319'
ST_110 : Operation 1296 [7/7] (3.52ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1296 'dmul' 'mul108_3' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 27> <Delay = 6.71>
ST_111 : Operation 1297 [6/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1297 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 28> <Delay = 6.71>
ST_112 : Operation 1298 [5/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1298 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 29> <Delay = 6.71>
ST_113 : Operation 1299 [4/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1299 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 30> <Delay = 6.71>
ST_114 : Operation 1300 [3/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1300 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 31> <Delay = 6.71>
ST_115 : Operation 1301 [2/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1301 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 32> <Delay = 6.71>
ST_116 : Operation 1302 [1/7] (6.71ns)   --->   "%mul108_3 = dmul i64 %conv_3, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1302 'dmul' 'mul108_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 33> <Delay = 6.71>
ST_117 : [1/1] (3.19ns)   --->   Input mux for Operation 1303 '%pf_3 = dmul i64 %mul108_3, i64 0.03125'
ST_117 : Operation 1303 [7/7] (3.52ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1303 'dmul' 'pf_3' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 34> <Delay = 6.71>
ST_118 : Operation 1304 [6/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1304 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 35> <Delay = 6.71>
ST_119 : Operation 1305 [5/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1305 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 36> <Delay = 6.71>
ST_120 : Operation 1306 [4/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1306 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 37> <Delay = 6.71>
ST_121 : Operation 1307 [3/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1307 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 38> <Delay = 6.71>
ST_122 : Operation 1308 [2/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1308 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 39> <Delay = 6.71>
ST_123 : Operation 1309 [1/7] (6.71ns)   --->   "%pf_3 = dmul i64 %mul108_3, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1309 'dmul' 'pf_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 40> <Delay = 5.70>
ST_124 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln724_3 = bitcast i64 %pf_3" [FFT32_sol.cpp:120]   --->   Operation 1310 'bitcast' 'bitcast_ln724_3' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln120_19 = trunc i64 %bitcast_ln724_3" [FFT32_sol.cpp:120]   --->   Operation 1311 'trunc' 'trunc_ln120_19' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1312 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 1313 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln120_9 = zext i11 %tmp_8" [FFT32_sol.cpp:120]   --->   Operation 1314 'zext' 'zext_ln120_9' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln120_20 = trunc i64 %bitcast_ln724_3" [FFT32_sol.cpp:120]   --->   Operation 1315 'trunc' 'trunc_ln120_20' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln120_16_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_20" [FFT32_sol.cpp:120]   --->   Operation 1316 'bitconcatenate' 'zext_ln120_16_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln120_16 = zext i53 %zext_ln120_16_cast" [FFT32_sol.cpp:120]   --->   Operation 1317 'zext' 'zext_ln120_16' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1318 [1/1] (3.23ns)   --->   "%sub_ln120_9 = sub i54 0, i54 %zext_ln120_16" [FFT32_sol.cpp:120]   --->   Operation 1318 'sub' 'sub_ln120_9' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1319 [1/1] (0.94ns)   --->   "%select_ln120_12 = select i1 %tmp_10, i54 %sub_ln120_9, i54 %zext_ln120_16" [FFT32_sol.cpp:120]   --->   Operation 1319 'select' 'select_ln120_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1320 [1/1] (3.49ns)   --->   "%icmp_ln120_15 = icmp_eq  i63 %trunc_ln120_19, i63 0" [FFT32_sol.cpp:120]   --->   Operation 1320 'icmp' 'icmp_ln120_15' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1321 [1/1] (1.54ns)   --->   "%sub_ln120_10 = sub i12 1075, i12 %zext_ln120_9" [FFT32_sol.cpp:120]   --->   Operation 1321 'sub' 'sub_ln120_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1322 [1/1] (1.54ns)   --->   "%icmp_ln120_16 = icmp_sgt  i12 %sub_ln120_10, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1322 'icmp' 'icmp_ln120_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1323 [1/1] (1.54ns)   --->   "%add_ln120_3 = add i12 %sub_ln120_10, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 1323 'add' 'add_ln120_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1324 [1/1] (1.54ns)   --->   "%sub_ln120_11 = sub i12 12, i12 %sub_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1324 'sub' 'sub_ln120_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1325 [1/1] (0.69ns)   --->   "%select_ln120_13 = select i1 %icmp_ln120_16, i12 %add_ln120_3, i12 %sub_ln120_11" [FFT32_sol.cpp:120]   --->   Operation 1325 'select' 'select_ln120_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1326 [1/1] (1.54ns)   --->   "%icmp_ln120_17 = icmp_eq  i12 %sub_ln120_10, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1326 'icmp' 'icmp_ln120_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1327 [1/1] (0.00ns)   --->   "%angle_27 = trunc i54 %select_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1327 'trunc' 'angle_27' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_13, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 1328 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1329 [1/1] (1.91ns)   --->   "%icmp_ln120_19 = icmp_eq  i8 %tmp_12, i8 0" [FFT32_sol.cpp:120]   --->   Operation 1329 'icmp' 'icmp_ln120_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 41> <Delay = 5.95>
ST_125 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln120_6 = sext i12 %select_ln120_13" [FFT32_sol.cpp:120]   --->   Operation 1330 'sext' 'sext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1331 [1/1] (1.54ns)   --->   "%icmp_ln120_18 = icmp_ult  i12 %select_ln120_13, i12 54" [FFT32_sol.cpp:120]   --->   Operation 1331 'icmp' 'icmp_ln120_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln120_17 = zext i32 %sext_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 1332 'zext' 'zext_ln120_17' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1333 [1/1] (4.61ns)   --->   "%ashr_ln120_3 = ashr i54 %select_ln120_12, i54 %zext_ln120_17" [FFT32_sol.cpp:120]   --->   Operation 1333 'ashr' 'ashr_ln120_3' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node angle_35)   --->   "%angle_28 = trunc i54 %ashr_ln120_3" [FFT32_sol.cpp:120]   --->   Operation 1334 'trunc' 'angle_28' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node angle_35)   --->   "%angle_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1335 'bitselect' 'angle_29' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node angle_35)   --->   "%select_ln120_34 = select i1 %angle_29, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1336 'select' 'select_ln120_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node angle_35)   --->   "%angle_30 = select i1 %icmp_ln120_18, i16 %angle_28, i16 %select_ln120_34" [FFT32_sol.cpp:120]   --->   Operation 1337 'select' 'angle_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln120_6cast = trunc i32 %sext_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 1338 'trunc' 'sext_ln120_6cast' <Predicate = (icmp_ln120_19 & !icmp_ln120_15)> <Delay = 0.00>
ST_125 : Operation 1339 [1/1] (3.98ns)   --->   "%shl_ln120_3 = shl i16 %angle_27, i16 %sext_ln120_6cast" [FFT32_sol.cpp:120]   --->   Operation 1339 'shl' 'shl_ln120_3' <Predicate = (icmp_ln120_19 & !icmp_ln120_15)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node angle_34)   --->   "%angle_32 = select i1 %icmp_ln120_19, i16 %shl_ln120_3, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1340 'select' 'angle_32' <Predicate = (!icmp_ln120_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node angle_34)   --->   "%angle_33 = select i1 %icmp_ln120_15, i16 0, i16 %angle_32" [FFT32_sol.cpp:120]   --->   Operation 1341 'select' 'angle_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node angle_34)   --->   "%xor_ln120_6 = xor i1 %icmp_ln120_15, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1342 'xor' 'xor_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node angle_34)   --->   "%and_ln120_6 = and i1 %icmp_ln120_17, i1 %xor_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 1343 'and' 'and_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1344 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_34 = select i1 %and_ln120_6, i16 %angle_27, i16 %angle_33" [FFT32_sol.cpp:120]   --->   Operation 1344 'select' 'angle_34' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_7)   --->   "%or_ln120_3 = or i1 %icmp_ln120_15, i1 %icmp_ln120_17" [FFT32_sol.cpp:120]   --->   Operation 1345 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_7)   --->   "%xor_ln120_7 = xor i1 %or_ln120_3, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1346 'xor' 'xor_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1347 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_7 = and i1 %icmp_ln120_16, i1 %xor_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 1347 'and' 'and_ln120_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1348 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_35 = select i1 %and_ln120_7, i16 %angle_30, i16 %angle_34" [FFT32_sol.cpp:120]   --->   Operation 1348 'select' 'angle_35' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 126 <SV = 42> <Delay = 2.88>
ST_126 : Operation 1349 [2/2] (2.88ns)   --->   "%call_ret_i3 = call i28 @generic_sincos<16, 4>, i16 %angle_35, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1349 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 43> <Delay = 6.12>
ST_127 : Operation 1350 [1/1] (0.00ns)   --->   "%w_real_3_18_load_1 = load i16 %w_real_3_18" [FFT32_sol.cpp:121]   --->   Operation 1350 'load' 'w_real_3_18_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1351 [1/1] (0.00ns)   --->   "%w_real_3_19_load_1 = load i16 %w_real_3_19" [FFT32_sol.cpp:121]   --->   Operation 1351 'load' 'w_real_3_19_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1352 [1/1] (0.00ns)   --->   "%w_real_3_20_load_1 = load i16 %w_real_3_20" [FFT32_sol.cpp:121]   --->   Operation 1352 'load' 'w_real_3_20_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1353 [1/1] (0.00ns)   --->   "%w_imag_3_18_load_1 = load i16 %w_imag_3_18" [FFT32_sol.cpp:122]   --->   Operation 1353 'load' 'w_imag_3_18_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1354 [1/1] (0.00ns)   --->   "%w_imag_3_19_load_1 = load i16 %w_imag_3_19" [FFT32_sol.cpp:122]   --->   Operation 1354 'load' 'w_imag_3_19_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1355 [1/1] (0.00ns)   --->   "%w_imag_3_20_load_1 = load i16 %w_imag_3_20" [FFT32_sol.cpp:122]   --->   Operation 1355 'load' 'w_imag_3_20_load_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 1356 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1357 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 1357 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1358 [1/2] (5.32ns)   --->   "%call_ret_i3 = call i28 @generic_sincos<16, 4>, i16 %angle_35, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1358 'call' 'call_ret_i3' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 1359 [1/1] (0.00ns)   --->   "%w_real_1_3 = extractvalue i28 %call_ret_i3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1359 'extractvalue' 'w_real_1_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln121_3 = sext i14 %w_real_1_3" [FFT32_sol.cpp:121]   --->   Operation 1360 'sext' 'sext_ln121_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1361 [1/1] (1.56ns)   --->   "%icmp_ln121_6 = icmp_eq  i2 %trunc_ln120_18, i2 1" [FFT32_sol.cpp:121]   --->   Operation 1361 'icmp' 'icmp_ln121_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1362 [1/1] (1.56ns)   --->   "%icmp_ln121_7 = icmp_eq  i2 %trunc_ln120_18, i2 2" [FFT32_sol.cpp:121]   --->   Operation 1362 'icmp' 'icmp_ln121_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1363 [1/1] (0.97ns)   --->   "%or_ln121_3 = or i1 %icmp_ln121_6, i1 %icmp_ln121_7" [FFT32_sol.cpp:121]   --->   Operation 1363 'or' 'or_ln121_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1364 [1/1] (0.80ns)   --->   "%w_real_3_29 = select i1 %or_ln121_3, i16 %w_real_3_20_load_1, i16 %sext_ln121_3" [FFT32_sol.cpp:121]   --->   Operation 1364 'select' 'w_real_3_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1365 [1/1] (0.80ns)   --->   "%w_real_3_30 = select i1 %icmp_ln121_7, i16 %sext_ln121_3, i16 %w_real_3_19_load_1" [FFT32_sol.cpp:121]   --->   Operation 1365 'select' 'w_real_3_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1366 [1/1] (0.80ns)   --->   "%w_real_3_31 = select i1 %icmp_ln121_6, i16 %sext_ln121_3, i16 %w_real_3_18_load_1" [FFT32_sol.cpp:121]   --->   Operation 1366 'select' 'w_real_3_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1367 [1/1] (0.00ns)   --->   "%w_imag_1_3 = extractvalue i28 %call_ret_i3" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 1367 'extractvalue' 'w_imag_1_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i14 %w_imag_1_3" [FFT32_sol.cpp:122]   --->   Operation 1368 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1369 [1/1] (0.80ns)   --->   "%w_imag_3_29 = select i1 %or_ln121_3, i16 %w_imag_3_20_load_1, i16 %sext_ln122_3" [FFT32_sol.cpp:122]   --->   Operation 1369 'select' 'w_imag_3_29' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1370 [1/1] (0.80ns)   --->   "%w_imag_3_30 = select i1 %icmp_ln121_7, i16 %sext_ln122_3, i16 %w_imag_3_19_load_1" [FFT32_sol.cpp:122]   --->   Operation 1370 'select' 'w_imag_3_30' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1371 [1/1] (0.80ns)   --->   "%w_imag_3_31 = select i1 %icmp_ln121_6, i16 %sext_ln122_3, i16 %w_imag_3_18_load_1" [FFT32_sol.cpp:122]   --->   Operation 1371 'select' 'w_imag_3_31' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1372 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_29, i16 %w_imag_3_20" [FFT32_sol.cpp:118]   --->   Operation 1372 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1373 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_30, i16 %w_imag_3_19" [FFT32_sol.cpp:118]   --->   Operation 1373 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1374 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_31, i16 %w_imag_3_18" [FFT32_sol.cpp:118]   --->   Operation 1374 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1375 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_29, i16 %w_real_3_20" [FFT32_sol.cpp:118]   --->   Operation 1375 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1376 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_30, i16 %w_real_3_19" [FFT32_sol.cpp:118]   --->   Operation 1376 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1377 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_31, i16 %w_real_3_18" [FFT32_sol.cpp:118]   --->   Operation 1377 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.3" [FFT32_sol.cpp:118]   --->   Operation 1378 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 128 <SV = 21> <Delay = 1.05>
ST_128 : Operation 1379 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1379 'mul' 'mul_ln10_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1380 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1380 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1381 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1381 'mul' 'mul_ln10_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1382 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1382 'mul' 'mul_ln11_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1383 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1383 'mul' 'mul_ln10_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1384 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1384 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 1385 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_8, i16 %w_imag_3_20_load, i16 %w_imag_3_19_load, i16 %w_imag_3_18_load, i16 %w_real_3_20_load, i16 %w_real_3_19_load, i16 %w_real_3_18_load, i16 %w_real_3_27, i16 %w_real_3_26, i16 %w_real_3_25, i16 %w_imag_3_27, i16 %w_imag_3_26, i16 %w_imag_3_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1385 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 22> <Delay = 2.10>
ST_129 : Operation 1386 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_9)   --->   "%mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1386 'mul' 'mul_ln10_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1387 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1387 'sub' 'sub_ln10_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1388 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_9)   --->   "%mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1388 'mul' 'mul_ln11_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1389 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1389 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1390 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_10)   --->   "%mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1390 'mul' 'mul_ln10_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1391 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1391 'sub' 'sub_ln10_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1392 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_10)   --->   "%mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1392 'mul' 'mul_ln11_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1393 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1393 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1394 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_11)   --->   "%mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1394 'mul' 'mul_ln10_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1395 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1395 'sub' 'sub_ln10_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1396 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_11)   --->   "%mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1396 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 1397 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1397 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 23> <Delay = 6.25>
ST_130 : Operation 1398 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1398 'sub' 'sub_ln10_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1399 [1/1] (0.00ns)   --->   "%br_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_9, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1399 'partselect' 'br_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1400 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1400 'add' 'add_ln11_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1401 [1/1] (0.00ns)   --->   "%bi_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_9, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1401 'partselect' 'bi_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1402 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1402 'sub' 'sub_ln10_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1403 [1/1] (0.00ns)   --->   "%cr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_10, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1403 'partselect' 'cr_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1404 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1404 'add' 'add_ln11_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1405 [1/1] (0.00ns)   --->   "%ci_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_10, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1405 'partselect' 'ci_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1406 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1406 'sub' 'sub_ln10_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1407 [1/1] (0.00ns)   --->   "%dr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_11, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1407 'partselect' 'dr_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1408 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1408 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 1409 [1/1] (0.00ns)   --->   "%di_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_11, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1409 'partselect' 'di_3' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1410 [1/1] (2.07ns)   --->   "%ar0_3 = add i16 %br_3, i16 %stage1_real_12_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1410 'add' 'ar0_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1411 [1/1] (2.07ns)   --->   "%ar1_3 = sub i16 %stage1_real_12_loc_load, i16 %br_3" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1411 'sub' 'ar1_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1412 [1/1] (2.07ns)   --->   "%cr0_3 = add i16 %dr_3, i16 %cr_3" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1412 'add' 'cr0_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1413 [1/1] (2.07ns)   --->   "%ci0_3 = add i16 %di_3, i16 %ci_3" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1413 'add' 'ci0_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1414 [1/1] (2.07ns)   --->   "%cr1_3 = sub i16 %cr_3, i16 %dr_3" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1414 'sub' 'cr1_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1415 [1/1] (2.07ns)   --->   "%ci1_3 = sub i16 %ci_3, i16 %di_3" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1415 'sub' 'ci1_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1416 [1/1] (2.07ns)   --->   "%stage2_imag_66 = sub i16 %ai1_3, i16 %cr1_2" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1416 'sub' 'stage2_imag_66' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1417 [1/1] (2.07ns)   --->   "%ai0_4 = add i16 %bi_3, i16 %stage1_imag_12_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1417 'add' 'ai0_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1418 [1/1] (2.07ns)   --->   "%ai1_4 = sub i16 %stage1_imag_12_loc_load, i16 %bi_3" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1418 'sub' 'ai1_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1419 [1/1] (2.07ns)   --->   "%stage2_real_70 = sub i16 %ar0_3, i16 %cr0_3" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1419 'sub' 'stage2_real_70' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1420 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.4" [FFT32_sol.cpp:118]   --->   Operation 1420 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 131 <SV = 24> <Delay = 6.28>
ST_131 : Operation 1421 [1/1] (0.00ns)   --->   "%k_12 = load i3 %k_4" [FFT32_sol.cpp:120]   --->   Operation 1421 'load' 'k_12' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1422 [1/1] (1.65ns)   --->   "%icmp_ln118_4 = icmp_eq  i3 %k_12, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1422 'icmp' 'icmp_ln118_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1423 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_4, void %for.body107.4.split_ifconv, void %for.end126.4" [FFT32_sol.cpp:118]   --->   Operation 1423 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln120_24 = trunc i3 %k_12" [FFT32_sol.cpp:120]   --->   Operation 1424 'trunc' 'trunc_ln120_24' <Predicate = (!icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln120_19 = zext i2 %trunc_ln120_24" [FFT32_sol.cpp:120]   --->   Operation 1425 'zext' 'zext_ln120_19' <Predicate = (!icmp_ln118_4)> <Delay = 0.00>
ST_131 : [1/1] (2.30ns)   --->   Input mux for Operation 1426 '%conv_4 = sitodp i32 %zext_ln120_19'
ST_131 : Operation 1426 [6/6] (3.97ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1426 'sitodp' 'conv_4' <Predicate = (!icmp_ln118_4)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 1427 [1/1] (1.65ns)   --->   "%add_ln118_4 = add i3 %k_12, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1427 'add' 'add_ln118_4' <Predicate = (!icmp_ln118_4)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1428 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_4, i3 %k_4" [FFT32_sol.cpp:118]   --->   Operation 1428 'store' 'store_ln118' <Predicate = (!icmp_ln118_4)> <Delay = 1.58>
ST_131 : Operation 1429 [1/1] (0.00ns)   --->   "%k_5 = alloca i32 1"   --->   Operation 1429 'alloca' 'k_5' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1430 [1/1] (0.00ns)   --->   "%w_real_3_32 = alloca i32 1"   --->   Operation 1430 'alloca' 'w_real_3_32' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1431 [1/1] (0.00ns)   --->   "%w_real_3_33 = alloca i32 1"   --->   Operation 1431 'alloca' 'w_real_3_33' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1432 [1/1] (0.00ns)   --->   "%w_real_3_34 = alloca i32 1"   --->   Operation 1432 'alloca' 'w_real_3_34' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1433 [1/1] (0.00ns)   --->   "%w_imag_3_32 = alloca i32 1"   --->   Operation 1433 'alloca' 'w_imag_3_32' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1434 [1/1] (0.00ns)   --->   "%w_imag_3_33 = alloca i32 1"   --->   Operation 1434 'alloca' 'w_imag_3_33' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1435 [1/1] (0.00ns)   --->   "%w_imag_3_34 = alloca i32 1"   --->   Operation 1435 'alloca' 'w_imag_3_34' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1436 [1/1] (0.00ns)   --->   "%w_real_3_25_load = load i16 %w_real_3_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1436 'load' 'w_real_3_25_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1437 [1/1] (0.00ns)   --->   "%w_real_3_26_load = load i16 %w_real_3_26" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1437 'load' 'w_real_3_26_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1438 [1/1] (0.00ns)   --->   "%w_real_3_27_load = load i16 %w_real_3_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1438 'load' 'w_real_3_27_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1439 [1/1] (0.00ns)   --->   "%w_imag_3_25_load = load i16 %w_imag_3_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1439 'load' 'w_imag_3_25_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1440 [1/1] (0.00ns)   --->   "%w_imag_3_26_load = load i16 %w_imag_3_26" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1440 'load' 'w_imag_3_26_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1441 [1/1] (0.00ns)   --->   "%w_imag_3_27_load = load i16 %w_imag_3_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1441 'load' 'w_imag_3_27_load' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1442 [1/1] (2.07ns)   --->   "%stage2_imag_68 = add i16 %cr1_2, i16 %ai1_3" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1442 'add' 'stage2_imag_68' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1443 [1/1] (2.07ns)   --->   "%a_real_11 = add i16 %cr0_3, i16 %ar0_3" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1443 'add' 'a_real_11' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1444 [1/1] (2.07ns)   --->   "%stage2_real_69 = add i16 %ci1_3, i16 %ar1_3" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1444 'add' 'stage2_real_69' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1445 [1/1] (2.07ns)   --->   "%stage2_real_71 = sub i16 %ar1_3, i16 %ci1_3" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1445 'sub' 'stage2_real_71' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1446 [1/1] (2.07ns)   --->   "%a_imag_11 = add i16 %ci0_3, i16 %ai0_4" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1446 'add' 'a_imag_11' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln10_48 = sext i16 %w_real_3_25_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1447 'sext' 'sext_ln10_48' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln10_49 = sext i16 %stage1_real_17_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1448 'sext' 'sext_ln10_49' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln10_50 = sext i16 %w_imag_3_25_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1449 'sext' 'sext_ln10_50' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln10_51 = sext i16 %stage1_imag_17_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1450 'sext' 'sext_ln10_51' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1451 [1/1] (5.58ns)   --->   "%mul_ln10_24 = mul i28 %sext_ln10_48, i28 %sext_ln10_49" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1451 'mul' 'mul_ln10_24' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1452 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1452 'mul' 'mul_ln10_25' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1453 [1/1] (5.58ns)   --->   "%mul_ln11_24 = mul i28 %sext_ln10_50, i28 %sext_ln10_49" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1453 'mul' 'mul_ln11_24' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1454 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1454 'mul' 'mul_ln11_25' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln10_52 = sext i16 %w_real_3_26_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1455 'sext' 'sext_ln10_52' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln10_53 = sext i16 %stage1_real_18_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1456 'sext' 'sext_ln10_53' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln10_54 = sext i16 %w_imag_3_26_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1457 'sext' 'sext_ln10_54' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln10_55 = sext i16 %stage1_imag_18_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1458 'sext' 'sext_ln10_55' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1459 [1/1] (5.58ns)   --->   "%mul_ln10_26 = mul i28 %sext_ln10_52, i28 %sext_ln10_53" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1459 'mul' 'mul_ln10_26' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1460 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1460 'mul' 'mul_ln10_27' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1461 [1/1] (5.58ns)   --->   "%mul_ln11_26 = mul i28 %sext_ln10_54, i28 %sext_ln10_53" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1461 'mul' 'mul_ln11_26' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1462 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1462 'mul' 'mul_ln11_27' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln10_56 = sext i16 %w_real_3_27_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1463 'sext' 'sext_ln10_56' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln10_57 = sext i16 %stage1_real_19_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1464 'sext' 'sext_ln10_57' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln10_58 = sext i16 %w_imag_3_27_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1465 'sext' 'sext_ln10_58' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln10_59 = sext i16 %stage1_imag_19_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1466 'sext' 'sext_ln10_59' <Predicate = (icmp_ln118_4)> <Delay = 0.00>
ST_131 : Operation 1467 [1/1] (5.58ns)   --->   "%mul_ln10_28 = mul i28 %sext_ln10_56, i28 %sext_ln10_57" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1467 'mul' 'mul_ln10_28' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1468 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1468 'mul' 'mul_ln10_29' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1469 [1/1] (5.58ns)   --->   "%mul_ln11_28 = mul i28 %sext_ln10_58, i28 %sext_ln10_57" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1469 'mul' 'mul_ln11_28' <Predicate = (icmp_ln118_4)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1470 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1470 'mul' 'mul_ln11_29' <Predicate = (icmp_ln118_4)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1471 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_9, i16 %w_imag_3_27_load, i16 %w_imag_3_26_load, i16 %w_imag_3_25_load, i16 %w_real_3_27_load, i16 %w_real_3_26_load, i16 %w_real_3_25_load, i16 %w_real_3_34, i16 %w_real_3_33, i16 %w_real_3_32, i16 %w_imag_3_34, i16 %w_imag_3_33, i16 %w_imag_3_32" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1471 'call' 'call_ln10' <Predicate = (icmp_ln118_4)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 1472 [1/1] (2.07ns)   --->   "%stage2_imag_70 = sub i16 %ai0_4, i16 %ci0_3" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1472 'sub' 'stage2_imag_70' <Predicate = (icmp_ln118_4)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1473 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_5" [FFT32_sol.cpp:118]   --->   Operation 1473 'store' 'store_ln118' <Predicate = (icmp_ln118_4)> <Delay = 1.58>

State 132 <SV = 25> <Delay = 6.28>
ST_132 : Operation 1474 [5/6] (6.28ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1474 'sitodp' 'conv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 26> <Delay = 6.28>
ST_133 : Operation 1475 [4/6] (6.28ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1475 'sitodp' 'conv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 27> <Delay = 6.28>
ST_134 : Operation 1476 [3/6] (6.28ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1476 'sitodp' 'conv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 28> <Delay = 6.28>
ST_135 : Operation 1477 [2/6] (6.28ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1477 'sitodp' 'conv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 29> <Delay = 6.28>
ST_136 : Operation 1478 [1/6] (6.28ns)   --->   "%conv_4 = sitodp i32 %zext_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1478 'sitodp' 'conv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 137 <SV = 30> <Delay = 6.71>
ST_137 : [1/1] (3.19ns)   --->   Input mux for Operation 1479 '%mul108_4 = dmul i64 %conv_4, i64 -6.28319'
ST_137 : Operation 1479 [7/7] (3.52ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1479 'dmul' 'mul108_4' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 31> <Delay = 6.71>
ST_138 : Operation 1480 [6/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1480 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 32> <Delay = 6.71>
ST_139 : Operation 1481 [5/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1481 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 33> <Delay = 6.71>
ST_140 : Operation 1482 [4/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1482 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 34> <Delay = 6.71>
ST_141 : Operation 1483 [3/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1483 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 35> <Delay = 6.71>
ST_142 : Operation 1484 [2/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1484 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 36> <Delay = 6.71>
ST_143 : Operation 1485 [1/7] (6.71ns)   --->   "%mul108_4 = dmul i64 %conv_4, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1485 'dmul' 'mul108_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 37> <Delay = 6.71>
ST_144 : [1/1] (3.19ns)   --->   Input mux for Operation 1486 '%mul110_4 = dmul i64 %mul108_4, i64 2'
ST_144 : Operation 1486 [7/7] (3.52ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1486 'dmul' 'mul110_4' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 38> <Delay = 6.71>
ST_145 : Operation 1487 [6/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1487 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 39> <Delay = 6.71>
ST_146 : Operation 1488 [5/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1488 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 40> <Delay = 6.71>
ST_147 : Operation 1489 [4/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1489 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 41> <Delay = 6.71>
ST_148 : Operation 1490 [3/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1490 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 42> <Delay = 6.71>
ST_149 : Operation 1491 [2/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1491 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 43> <Delay = 6.71>
ST_150 : Operation 1492 [1/7] (6.71ns)   --->   "%mul110_4 = dmul i64 %mul108_4, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1492 'dmul' 'mul110_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 44> <Delay = 6.71>
ST_151 : [1/1] (3.19ns)   --->   Input mux for Operation 1493 '%pf_4 = dmul i64 %mul110_4, i64 0.03125'
ST_151 : Operation 1493 [7/7] (3.52ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1493 'dmul' 'pf_4' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 45> <Delay = 6.71>
ST_152 : Operation 1494 [6/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1494 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 46> <Delay = 6.71>
ST_153 : Operation 1495 [5/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1495 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 47> <Delay = 6.71>
ST_154 : Operation 1496 [4/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1496 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 48> <Delay = 6.71>
ST_155 : Operation 1497 [3/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1497 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 49> <Delay = 6.71>
ST_156 : Operation 1498 [2/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1498 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 50> <Delay = 6.71>
ST_157 : Operation 1499 [1/7] (6.71ns)   --->   "%pf_4 = dmul i64 %mul110_4, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1499 'dmul' 'pf_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 51> <Delay = 5.70>
ST_158 : Operation 1500 [1/1] (0.00ns)   --->   "%bitcast_ln724_4 = bitcast i64 %pf_4" [FFT32_sol.cpp:120]   --->   Operation 1500 'bitcast' 'bitcast_ln724_4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln120_25 = trunc i64 %bitcast_ln724_4" [FFT32_sol.cpp:120]   --->   Operation 1501 'trunc' 'trunc_ln120_25' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1502 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 1503 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln120_12 = zext i11 %tmp_11" [FFT32_sol.cpp:120]   --->   Operation 1504 'zext' 'zext_ln120_12' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln120_26 = trunc i64 %bitcast_ln724_4" [FFT32_sol.cpp:120]   --->   Operation 1505 'trunc' 'trunc_ln120_26' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln120_20_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1506 'bitconcatenate' 'zext_ln120_20_cast' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln120_20 = zext i53 %zext_ln120_20_cast" [FFT32_sol.cpp:120]   --->   Operation 1507 'zext' 'zext_ln120_20' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1508 [1/1] (3.23ns)   --->   "%sub_ln120_12 = sub i54 0, i54 %zext_ln120_20" [FFT32_sol.cpp:120]   --->   Operation 1508 'sub' 'sub_ln120_12' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1509 [1/1] (0.94ns)   --->   "%select_ln120_16 = select i1 %tmp_13, i54 %sub_ln120_12, i54 %zext_ln120_20" [FFT32_sol.cpp:120]   --->   Operation 1509 'select' 'select_ln120_16' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1510 [1/1] (3.49ns)   --->   "%icmp_ln120_20 = icmp_eq  i63 %trunc_ln120_25, i63 0" [FFT32_sol.cpp:120]   --->   Operation 1510 'icmp' 'icmp_ln120_20' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1511 [1/1] (1.54ns)   --->   "%sub_ln120_13 = sub i12 1075, i12 %zext_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1511 'sub' 'sub_ln120_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1512 [1/1] (1.54ns)   --->   "%icmp_ln120_21 = icmp_sgt  i12 %sub_ln120_13, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1512 'icmp' 'icmp_ln120_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1513 [1/1] (1.54ns)   --->   "%add_ln120_4 = add i12 %sub_ln120_13, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 1513 'add' 'add_ln120_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1514 [1/1] (1.54ns)   --->   "%sub_ln120_14 = sub i12 12, i12 %sub_ln120_13" [FFT32_sol.cpp:120]   --->   Operation 1514 'sub' 'sub_ln120_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1515 [1/1] (0.69ns)   --->   "%select_ln120_17 = select i1 %icmp_ln120_21, i12 %add_ln120_4, i12 %sub_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 1515 'select' 'select_ln120_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_158 : Operation 1516 [1/1] (1.54ns)   --->   "%icmp_ln120_22 = icmp_eq  i12 %sub_ln120_13, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1516 'icmp' 'icmp_ln120_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1517 [1/1] (0.00ns)   --->   "%angle_36 = trunc i54 %select_ln120_16" [FFT32_sol.cpp:120]   --->   Operation 1517 'trunc' 'angle_36' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_17, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 1518 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1519 [1/1] (1.91ns)   --->   "%icmp_ln120_24 = icmp_eq  i8 %tmp_15, i8 0" [FFT32_sol.cpp:120]   --->   Operation 1519 'icmp' 'icmp_ln120_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 52> <Delay = 5.95>
ST_159 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln120_8 = sext i12 %select_ln120_17" [FFT32_sol.cpp:120]   --->   Operation 1520 'sext' 'sext_ln120_8' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1521 [1/1] (1.54ns)   --->   "%icmp_ln120_23 = icmp_ult  i12 %select_ln120_17, i12 54" [FFT32_sol.cpp:120]   --->   Operation 1521 'icmp' 'icmp_ln120_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln120_22 = zext i32 %sext_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 1522 'zext' 'zext_ln120_22' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1523 [1/1] (4.61ns)   --->   "%ashr_ln120_4 = ashr i54 %select_ln120_16, i54 %zext_ln120_22" [FFT32_sol.cpp:120]   --->   Operation 1523 'ashr' 'ashr_ln120_4' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node angle_44)   --->   "%angle_37 = trunc i54 %ashr_ln120_4" [FFT32_sol.cpp:120]   --->   Operation 1524 'trunc' 'angle_37' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node angle_44)   --->   "%angle_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1525 'bitselect' 'angle_38' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node angle_44)   --->   "%select_ln120_40 = select i1 %angle_38, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1526 'select' 'select_ln120_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node angle_44)   --->   "%angle_39 = select i1 %icmp_ln120_23, i16 %angle_37, i16 %select_ln120_40" [FFT32_sol.cpp:120]   --->   Operation 1527 'select' 'angle_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln120_8cast = trunc i32 %sext_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 1528 'trunc' 'sext_ln120_8cast' <Predicate = (icmp_ln120_24 & !icmp_ln120_20)> <Delay = 0.00>
ST_159 : Operation 1529 [1/1] (3.98ns)   --->   "%shl_ln120_4 = shl i16 %angle_36, i16 %sext_ln120_8cast" [FFT32_sol.cpp:120]   --->   Operation 1529 'shl' 'shl_ln120_4' <Predicate = (icmp_ln120_24 & !icmp_ln120_20)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node angle_43)   --->   "%angle_41 = select i1 %icmp_ln120_24, i16 %shl_ln120_4, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1530 'select' 'angle_41' <Predicate = (!icmp_ln120_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node angle_43)   --->   "%angle_42 = select i1 %icmp_ln120_20, i16 0, i16 %angle_41" [FFT32_sol.cpp:120]   --->   Operation 1531 'select' 'angle_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node angle_43)   --->   "%xor_ln120_8 = xor i1 %icmp_ln120_20, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1532 'xor' 'xor_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node angle_43)   --->   "%and_ln120_8 = and i1 %icmp_ln120_22, i1 %xor_ln120_8" [FFT32_sol.cpp:120]   --->   Operation 1533 'and' 'and_ln120_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1534 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_43 = select i1 %and_ln120_8, i16 %angle_36, i16 %angle_42" [FFT32_sol.cpp:120]   --->   Operation 1534 'select' 'angle_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_9)   --->   "%or_ln120_4 = or i1 %icmp_ln120_20, i1 %icmp_ln120_22" [FFT32_sol.cpp:120]   --->   Operation 1535 'or' 'or_ln120_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_9)   --->   "%xor_ln120_9 = xor i1 %or_ln120_4, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1536 'xor' 'xor_ln120_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1537 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_9 = and i1 %icmp_ln120_21, i1 %xor_ln120_9" [FFT32_sol.cpp:120]   --->   Operation 1537 'and' 'and_ln120_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1538 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_44 = select i1 %and_ln120_9, i16 %angle_39, i16 %angle_43" [FFT32_sol.cpp:120]   --->   Operation 1538 'select' 'angle_44' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 160 <SV = 53> <Delay = 2.88>
ST_160 : Operation 1539 [2/2] (2.88ns)   --->   "%call_ret_i4 = call i28 @generic_sincos<16, 4>, i16 %angle_44, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1539 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 54> <Delay = 6.12>
ST_161 : Operation 1540 [1/1] (0.00ns)   --->   "%w_real_3_25_load_1 = load i16 %w_real_3_25" [FFT32_sol.cpp:121]   --->   Operation 1540 'load' 'w_real_3_25_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1541 [1/1] (0.00ns)   --->   "%w_real_3_26_load_1 = load i16 %w_real_3_26" [FFT32_sol.cpp:121]   --->   Operation 1541 'load' 'w_real_3_26_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1542 [1/1] (0.00ns)   --->   "%w_real_3_27_load_1 = load i16 %w_real_3_27" [FFT32_sol.cpp:121]   --->   Operation 1542 'load' 'w_real_3_27_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1543 [1/1] (0.00ns)   --->   "%w_imag_3_25_load_1 = load i16 %w_imag_3_25" [FFT32_sol.cpp:122]   --->   Operation 1543 'load' 'w_imag_3_25_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1544 [1/1] (0.00ns)   --->   "%w_imag_3_26_load_1 = load i16 %w_imag_3_26" [FFT32_sol.cpp:122]   --->   Operation 1544 'load' 'w_imag_3_26_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1545 [1/1] (0.00ns)   --->   "%w_imag_3_27_load_1 = load i16 %w_imag_3_27" [FFT32_sol.cpp:122]   --->   Operation 1545 'load' 'w_imag_3_27_load_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1546 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 1546 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1547 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 1547 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1548 [1/2] (5.32ns)   --->   "%call_ret_i4 = call i28 @generic_sincos<16, 4>, i16 %angle_44, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1548 'call' 'call_ret_i4' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 1549 [1/1] (0.00ns)   --->   "%w_real_1_4 = extractvalue i28 %call_ret_i4" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1549 'extractvalue' 'w_real_1_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln121_4 = sext i14 %w_real_1_4" [FFT32_sol.cpp:121]   --->   Operation 1550 'sext' 'sext_ln121_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1551 [1/1] (1.56ns)   --->   "%icmp_ln121_8 = icmp_eq  i2 %trunc_ln120_24, i2 1" [FFT32_sol.cpp:121]   --->   Operation 1551 'icmp' 'icmp_ln121_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1552 [1/1] (1.56ns)   --->   "%icmp_ln121_9 = icmp_eq  i2 %trunc_ln120_24, i2 2" [FFT32_sol.cpp:121]   --->   Operation 1552 'icmp' 'icmp_ln121_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1553 [1/1] (0.97ns)   --->   "%or_ln121_4 = or i1 %icmp_ln121_8, i1 %icmp_ln121_9" [FFT32_sol.cpp:121]   --->   Operation 1553 'or' 'or_ln121_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1554 [1/1] (0.80ns)   --->   "%w_real_3_36 = select i1 %or_ln121_4, i16 %w_real_3_27_load_1, i16 %sext_ln121_4" [FFT32_sol.cpp:121]   --->   Operation 1554 'select' 'w_real_3_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1555 [1/1] (0.80ns)   --->   "%w_real_3_37 = select i1 %icmp_ln121_9, i16 %sext_ln121_4, i16 %w_real_3_26_load_1" [FFT32_sol.cpp:121]   --->   Operation 1555 'select' 'w_real_3_37' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1556 [1/1] (0.80ns)   --->   "%w_real_3_38 = select i1 %icmp_ln121_8, i16 %sext_ln121_4, i16 %w_real_3_25_load_1" [FFT32_sol.cpp:121]   --->   Operation 1556 'select' 'w_real_3_38' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1557 [1/1] (0.00ns)   --->   "%w_imag_1_4 = extractvalue i28 %call_ret_i4" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 1557 'extractvalue' 'w_imag_1_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i14 %w_imag_1_4" [FFT32_sol.cpp:122]   --->   Operation 1558 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1559 [1/1] (0.80ns)   --->   "%w_imag_3_36 = select i1 %or_ln121_4, i16 %w_imag_3_27_load_1, i16 %sext_ln122_4" [FFT32_sol.cpp:122]   --->   Operation 1559 'select' 'w_imag_3_36' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1560 [1/1] (0.80ns)   --->   "%w_imag_3_37 = select i1 %icmp_ln121_9, i16 %sext_ln122_4, i16 %w_imag_3_26_load_1" [FFT32_sol.cpp:122]   --->   Operation 1560 'select' 'w_imag_3_37' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1561 [1/1] (0.80ns)   --->   "%w_imag_3_38 = select i1 %icmp_ln121_8, i16 %sext_ln122_4, i16 %w_imag_3_25_load_1" [FFT32_sol.cpp:122]   --->   Operation 1561 'select' 'w_imag_3_38' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 1562 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_36, i16 %w_imag_3_27" [FFT32_sol.cpp:118]   --->   Operation 1562 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1563 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_37, i16 %w_imag_3_26" [FFT32_sol.cpp:118]   --->   Operation 1563 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1564 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_38, i16 %w_imag_3_25" [FFT32_sol.cpp:118]   --->   Operation 1564 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1565 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_36, i16 %w_real_3_27" [FFT32_sol.cpp:118]   --->   Operation 1565 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1566 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_37, i16 %w_real_3_26" [FFT32_sol.cpp:118]   --->   Operation 1566 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1567 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_38, i16 %w_real_3_25" [FFT32_sol.cpp:118]   --->   Operation 1567 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1568 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.4" [FFT32_sol.cpp:118]   --->   Operation 1568 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 162 <SV = 25> <Delay = 1.05>
ST_162 : Operation 1569 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1569 'mul' 'mul_ln10_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1570 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1570 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1571 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1571 'mul' 'mul_ln10_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1572 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1572 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1573 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1573 'mul' 'mul_ln10_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1574 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1574 'mul' 'mul_ln11_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 1575 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_9, i16 %w_imag_3_27_load, i16 %w_imag_3_26_load, i16 %w_imag_3_25_load, i16 %w_real_3_27_load, i16 %w_real_3_26_load, i16 %w_real_3_25_load, i16 %w_real_3_34, i16 %w_real_3_33, i16 %w_real_3_32, i16 %w_imag_3_34, i16 %w_imag_3_33, i16 %w_imag_3_32" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1575 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 26> <Delay = 2.10>
ST_163 : Operation 1576 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_12)   --->   "%mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1576 'mul' 'mul_ln10_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1577 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1577 'sub' 'sub_ln10_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1578 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_12)   --->   "%mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1578 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1579 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1580 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_13)   --->   "%mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1580 'mul' 'mul_ln10_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1581 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1581 'sub' 'sub_ln10_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1582 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_13)   --->   "%mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1582 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1583 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1583 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1584 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_14)   --->   "%mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1584 'mul' 'mul_ln10_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1585 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1585 'sub' 'sub_ln10_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1586 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_14)   --->   "%mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1586 'mul' 'mul_ln11_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 1587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1587 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 164 <SV = 27> <Delay = 6.25>
ST_164 : Operation 1588 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1588 'sub' 'sub_ln10_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1589 [1/1] (0.00ns)   --->   "%br_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_12, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1589 'partselect' 'br_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1590 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1590 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1591 [1/1] (0.00ns)   --->   "%bi_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_12, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1591 'partselect' 'bi_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1592 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1592 'sub' 'sub_ln10_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1593 [1/1] (0.00ns)   --->   "%cr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_13, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1593 'partselect' 'cr_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1594 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1594 'add' 'add_ln11_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1595 [1/1] (0.00ns)   --->   "%ci_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_13, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1595 'partselect' 'ci_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1596 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1596 'sub' 'sub_ln10_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1597 [1/1] (0.00ns)   --->   "%dr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_14, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1597 'partselect' 'dr_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1598 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1598 'add' 'add_ln11_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 1599 [1/1] (0.00ns)   --->   "%di_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_14, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1599 'partselect' 'di_4' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 1600 [1/1] (2.07ns)   --->   "%ar0_4 = add i16 %br_4, i16 %stage1_real_16_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1600 'add' 'ar0_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1601 [1/1] (2.07ns)   --->   "%ar1_4 = sub i16 %stage1_real_16_loc_load, i16 %br_4" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1601 'sub' 'ar1_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1602 [1/1] (2.07ns)   --->   "%cr0_4 = add i16 %dr_4, i16 %cr_4" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1602 'add' 'cr0_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1603 [1/1] (2.07ns)   --->   "%ci0_4 = add i16 %di_4, i16 %ci_4" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1603 'add' 'ci0_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1604 [1/1] (2.07ns)   --->   "%cr1_4 = sub i16 %cr_4, i16 %dr_4" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1604 'sub' 'cr1_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1605 [1/1] (2.07ns)   --->   "%ci1_4 = sub i16 %ci_4, i16 %di_4" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1605 'sub' 'ci1_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1606 [1/1] (2.07ns)   --->   "%stage2_imag_69 = sub i16 %ai1_4, i16 %cr1_3" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1606 'sub' 'stage2_imag_69' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1607 [1/1] (2.07ns)   --->   "%ai0_5 = add i16 %bi_4, i16 %stage1_imag_16_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1607 'add' 'ai0_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1608 [1/1] (2.07ns)   --->   "%ai1_5 = sub i16 %stage1_imag_16_loc_load, i16 %bi_4" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1608 'sub' 'ai1_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1609 [1/1] (2.07ns)   --->   "%stage2_real_73 = sub i16 %ar0_4, i16 %cr0_4" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1609 'sub' 'stage2_real_73' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1610 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.5" [FFT32_sol.cpp:118]   --->   Operation 1610 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 165 <SV = 28> <Delay = 6.28>
ST_165 : Operation 1611 [1/1] (0.00ns)   --->   "%k_13 = load i3 %k_5" [FFT32_sol.cpp:120]   --->   Operation 1611 'load' 'k_13' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1612 [1/1] (1.65ns)   --->   "%icmp_ln118_5 = icmp_eq  i3 %k_13, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1612 'icmp' 'icmp_ln118_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1613 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_5, void %for.body107.5.split_ifconv, void %for.end126.5" [FFT32_sol.cpp:118]   --->   Operation 1613 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln120_30 = trunc i3 %k_13" [FFT32_sol.cpp:120]   --->   Operation 1614 'trunc' 'trunc_ln120_30' <Predicate = (!icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln120_23 = zext i2 %trunc_ln120_30" [FFT32_sol.cpp:120]   --->   Operation 1615 'zext' 'zext_ln120_23' <Predicate = (!icmp_ln118_5)> <Delay = 0.00>
ST_165 : [1/1] (2.30ns)   --->   Input mux for Operation 1616 '%conv_5 = sitodp i32 %zext_ln120_23'
ST_165 : Operation 1616 [6/6] (3.97ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1616 'sitodp' 'conv_5' <Predicate = (!icmp_ln118_5)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 1617 [1/1] (1.65ns)   --->   "%add_ln118_5 = add i3 %k_13, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1617 'add' 'add_ln118_5' <Predicate = (!icmp_ln118_5)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1618 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_5, i3 %k_5" [FFT32_sol.cpp:118]   --->   Operation 1618 'store' 'store_ln118' <Predicate = (!icmp_ln118_5)> <Delay = 1.58>
ST_165 : Operation 1619 [1/1] (0.00ns)   --->   "%k_6 = alloca i32 1"   --->   Operation 1619 'alloca' 'k_6' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1620 [1/1] (0.00ns)   --->   "%w_real_3_39 = alloca i32 1"   --->   Operation 1620 'alloca' 'w_real_3_39' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1621 [1/1] (0.00ns)   --->   "%w_real_3_40 = alloca i32 1"   --->   Operation 1621 'alloca' 'w_real_3_40' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1622 [1/1] (0.00ns)   --->   "%w_real_3_41 = alloca i32 1"   --->   Operation 1622 'alloca' 'w_real_3_41' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1623 [1/1] (0.00ns)   --->   "%w_imag_3_39 = alloca i32 1"   --->   Operation 1623 'alloca' 'w_imag_3_39' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1624 [1/1] (0.00ns)   --->   "%w_imag_3_40 = alloca i32 1"   --->   Operation 1624 'alloca' 'w_imag_3_40' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1625 [1/1] (0.00ns)   --->   "%w_imag_3_41 = alloca i32 1"   --->   Operation 1625 'alloca' 'w_imag_3_41' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1626 [1/1] (0.00ns)   --->   "%w_real_3_32_load = load i16 %w_real_3_32" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1626 'load' 'w_real_3_32_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1627 [1/1] (0.00ns)   --->   "%w_real_3_33_load = load i16 %w_real_3_33" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1627 'load' 'w_real_3_33_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1628 [1/1] (0.00ns)   --->   "%w_real_3_34_load = load i16 %w_real_3_34" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1628 'load' 'w_real_3_34_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1629 [1/1] (0.00ns)   --->   "%w_imag_3_32_load = load i16 %w_imag_3_32" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1629 'load' 'w_imag_3_32_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1630 [1/1] (0.00ns)   --->   "%w_imag_3_33_load = load i16 %w_imag_3_33" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1630 'load' 'w_imag_3_33_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1631 [1/1] (0.00ns)   --->   "%w_imag_3_34_load = load i16 %w_imag_3_34" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1631 'load' 'w_imag_3_34_load' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1632 [1/1] (2.07ns)   --->   "%stage2_imag_71 = add i16 %cr1_3, i16 %ai1_4" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1632 'add' 'stage2_imag_71' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1633 [1/1] (2.07ns)   --->   "%a_real_12 = add i16 %cr0_4, i16 %ar0_4" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1633 'add' 'a_real_12' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1634 [1/1] (2.07ns)   --->   "%stage2_real_72 = add i16 %ci1_4, i16 %ar1_4" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1634 'add' 'stage2_real_72' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1635 [1/1] (2.07ns)   --->   "%stage2_real_74 = sub i16 %ar1_4, i16 %ci1_4" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1635 'sub' 'stage2_real_74' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1636 [1/1] (2.07ns)   --->   "%a_imag_12 = add i16 %ci0_4, i16 %ai0_5" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1636 'add' 'a_imag_12' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln10_60 = sext i16 %w_real_3_32_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1637 'sext' 'sext_ln10_60' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln10_61 = sext i16 %stage1_real_21_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1638 'sext' 'sext_ln10_61' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln10_62 = sext i16 %w_imag_3_32_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1639 'sext' 'sext_ln10_62' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln10_63 = sext i16 %stage1_imag_21_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1640 'sext' 'sext_ln10_63' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1641 [1/1] (5.58ns)   --->   "%mul_ln10_30 = mul i28 %sext_ln10_60, i28 %sext_ln10_61" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1641 'mul' 'mul_ln10_30' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1642 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1642 'mul' 'mul_ln10_31' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1643 [1/1] (5.58ns)   --->   "%mul_ln11_30 = mul i28 %sext_ln10_62, i28 %sext_ln10_61" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1643 'mul' 'mul_ln11_30' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1644 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1644 'mul' 'mul_ln11_31' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln10_64 = sext i16 %w_real_3_33_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1645 'sext' 'sext_ln10_64' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln10_65 = sext i16 %stage1_real_22_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1646 'sext' 'sext_ln10_65' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln10_66 = sext i16 %w_imag_3_33_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1647 'sext' 'sext_ln10_66' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln10_67 = sext i16 %stage1_imag_22_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1648 'sext' 'sext_ln10_67' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1649 [1/1] (5.58ns)   --->   "%mul_ln10_32 = mul i28 %sext_ln10_64, i28 %sext_ln10_65" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1649 'mul' 'mul_ln10_32' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1650 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1650 'mul' 'mul_ln10_33' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1651 [1/1] (5.58ns)   --->   "%mul_ln11_32 = mul i28 %sext_ln10_66, i28 %sext_ln10_65" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1651 'mul' 'mul_ln11_32' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1652 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1652 'mul' 'mul_ln11_33' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln10_68 = sext i16 %w_real_3_34_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1653 'sext' 'sext_ln10_68' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln10_69 = sext i16 %stage1_real_23_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1654 'sext' 'sext_ln10_69' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln10_70 = sext i16 %w_imag_3_34_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1655 'sext' 'sext_ln10_70' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln10_71 = sext i16 %stage1_imag_23_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1656 'sext' 'sext_ln10_71' <Predicate = (icmp_ln118_5)> <Delay = 0.00>
ST_165 : Operation 1657 [1/1] (5.58ns)   --->   "%mul_ln10_34 = mul i28 %sext_ln10_68, i28 %sext_ln10_69" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1657 'mul' 'mul_ln10_34' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1658 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1658 'mul' 'mul_ln10_35' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1659 [1/1] (5.58ns)   --->   "%mul_ln11_34 = mul i28 %sext_ln10_70, i28 %sext_ln10_69" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1659 'mul' 'mul_ln11_34' <Predicate = (icmp_ln118_5)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1660 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1660 'mul' 'mul_ln11_35' <Predicate = (icmp_ln118_5)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 1661 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_10, i16 %w_imag_3_34_load, i16 %w_imag_3_33_load, i16 %w_imag_3_32_load, i16 %w_real_3_34_load, i16 %w_real_3_33_load, i16 %w_real_3_32_load, i16 %w_real_3_41, i16 %w_real_3_40, i16 %w_real_3_39, i16 %w_imag_3_41, i16 %w_imag_3_40, i16 %w_imag_3_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1661 'call' 'call_ln10' <Predicate = (icmp_ln118_5)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_165 : Operation 1662 [1/1] (2.07ns)   --->   "%stage2_imag_73 = sub i16 %ai0_5, i16 %ci0_4" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1662 'sub' 'stage2_imag_73' <Predicate = (icmp_ln118_5)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1663 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_6" [FFT32_sol.cpp:118]   --->   Operation 1663 'store' 'store_ln118' <Predicate = (icmp_ln118_5)> <Delay = 1.58>

State 166 <SV = 29> <Delay = 6.28>
ST_166 : Operation 1664 [5/6] (6.28ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1664 'sitodp' 'conv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 30> <Delay = 6.28>
ST_167 : Operation 1665 [4/6] (6.28ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1665 'sitodp' 'conv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 31> <Delay = 6.28>
ST_168 : Operation 1666 [3/6] (6.28ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1666 'sitodp' 'conv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 32> <Delay = 6.28>
ST_169 : Operation 1667 [2/6] (6.28ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1667 'sitodp' 'conv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 33> <Delay = 6.28>
ST_170 : Operation 1668 [1/6] (6.28ns)   --->   "%conv_5 = sitodp i32 %zext_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 1668 'sitodp' 'conv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 34> <Delay = 6.71>
ST_171 : [1/1] (3.19ns)   --->   Input mux for Operation 1669 '%mul108_5 = dmul i64 %conv_5, i64 -6.28319'
ST_171 : Operation 1669 [7/7] (3.52ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1669 'dmul' 'mul108_5' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 35> <Delay = 6.71>
ST_172 : Operation 1670 [6/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1670 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 36> <Delay = 6.71>
ST_173 : Operation 1671 [5/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1671 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 37> <Delay = 6.71>
ST_174 : Operation 1672 [4/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1672 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 38> <Delay = 6.71>
ST_175 : Operation 1673 [3/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1673 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 39> <Delay = 6.71>
ST_176 : Operation 1674 [2/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1674 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 40> <Delay = 6.71>
ST_177 : Operation 1675 [1/7] (6.71ns)   --->   "%mul108_5 = dmul i64 %conv_5, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1675 'dmul' 'mul108_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 41> <Delay = 6.71>
ST_178 : [1/1] (3.19ns)   --->   Input mux for Operation 1676 '%mul110_5 = dmul i64 %mul108_5, i64 2'
ST_178 : Operation 1676 [7/7] (3.52ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1676 'dmul' 'mul110_5' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 42> <Delay = 6.71>
ST_179 : Operation 1677 [6/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1677 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 43> <Delay = 6.71>
ST_180 : Operation 1678 [5/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1678 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 44> <Delay = 6.71>
ST_181 : Operation 1679 [4/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1679 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 45> <Delay = 6.71>
ST_182 : Operation 1680 [3/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1680 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 46> <Delay = 6.71>
ST_183 : Operation 1681 [2/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1681 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 47> <Delay = 6.71>
ST_184 : Operation 1682 [1/7] (6.71ns)   --->   "%mul110_5 = dmul i64 %mul108_5, i64 2" [FFT32_sol.cpp:120]   --->   Operation 1682 'dmul' 'mul110_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 48> <Delay = 6.71>
ST_185 : [1/1] (3.19ns)   --->   Input mux for Operation 1683 '%pf_5 = dmul i64 %mul110_5, i64 0.03125'
ST_185 : Operation 1683 [7/7] (3.52ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1683 'dmul' 'pf_5' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 49> <Delay = 6.71>
ST_186 : Operation 1684 [6/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1684 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 50> <Delay = 6.71>
ST_187 : Operation 1685 [5/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1685 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 51> <Delay = 6.71>
ST_188 : Operation 1686 [4/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1686 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 52> <Delay = 6.71>
ST_189 : Operation 1687 [3/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1687 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 53> <Delay = 6.71>
ST_190 : Operation 1688 [2/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1688 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 54> <Delay = 6.71>
ST_191 : Operation 1689 [1/7] (6.71ns)   --->   "%pf_5 = dmul i64 %mul110_5, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1689 'dmul' 'pf_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 55> <Delay = 5.70>
ST_192 : Operation 1690 [1/1] (0.00ns)   --->   "%bitcast_ln724_5 = bitcast i64 %pf_5" [FFT32_sol.cpp:120]   --->   Operation 1690 'bitcast' 'bitcast_ln724_5' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln120_31 = trunc i64 %bitcast_ln724_5" [FFT32_sol.cpp:120]   --->   Operation 1691 'trunc' 'trunc_ln120_31' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1692 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 1693 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln120_15 = zext i11 %tmp_14" [FFT32_sol.cpp:120]   --->   Operation 1694 'zext' 'zext_ln120_15' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln120_32 = trunc i64 %bitcast_ln724_5" [FFT32_sol.cpp:120]   --->   Operation 1695 'trunc' 'trunc_ln120_32' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln120_24_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_32" [FFT32_sol.cpp:120]   --->   Operation 1696 'bitconcatenate' 'zext_ln120_24_cast' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln120_24 = zext i53 %zext_ln120_24_cast" [FFT32_sol.cpp:120]   --->   Operation 1697 'zext' 'zext_ln120_24' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1698 [1/1] (3.23ns)   --->   "%sub_ln120_15 = sub i54 0, i54 %zext_ln120_24" [FFT32_sol.cpp:120]   --->   Operation 1698 'sub' 'sub_ln120_15' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1699 [1/1] (0.94ns)   --->   "%select_ln120_20 = select i1 %tmp_16, i54 %sub_ln120_15, i54 %zext_ln120_24" [FFT32_sol.cpp:120]   --->   Operation 1699 'select' 'select_ln120_20' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1700 [1/1] (3.49ns)   --->   "%icmp_ln120_25 = icmp_eq  i63 %trunc_ln120_31, i63 0" [FFT32_sol.cpp:120]   --->   Operation 1700 'icmp' 'icmp_ln120_25' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1701 [1/1] (1.54ns)   --->   "%sub_ln120_16 = sub i12 1075, i12 %zext_ln120_15" [FFT32_sol.cpp:120]   --->   Operation 1701 'sub' 'sub_ln120_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1702 [1/1] (1.54ns)   --->   "%icmp_ln120_26 = icmp_sgt  i12 %sub_ln120_16, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1702 'icmp' 'icmp_ln120_26' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1703 [1/1] (1.54ns)   --->   "%add_ln120_5 = add i12 %sub_ln120_16, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 1703 'add' 'add_ln120_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1704 [1/1] (1.54ns)   --->   "%sub_ln120_17 = sub i12 12, i12 %sub_ln120_16" [FFT32_sol.cpp:120]   --->   Operation 1704 'sub' 'sub_ln120_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1705 [1/1] (0.69ns)   --->   "%select_ln120_21 = select i1 %icmp_ln120_26, i12 %add_ln120_5, i12 %sub_ln120_17" [FFT32_sol.cpp:120]   --->   Operation 1705 'select' 'select_ln120_21' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1706 [1/1] (1.54ns)   --->   "%icmp_ln120_27 = icmp_eq  i12 %sub_ln120_16, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1706 'icmp' 'icmp_ln120_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1707 [1/1] (0.00ns)   --->   "%angle_45 = trunc i54 %select_ln120_20" [FFT32_sol.cpp:120]   --->   Operation 1707 'trunc' 'angle_45' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_21, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 1708 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1709 [1/1] (1.91ns)   --->   "%icmp_ln120_29 = icmp_eq  i8 %tmp_18, i8 0" [FFT32_sol.cpp:120]   --->   Operation 1709 'icmp' 'icmp_ln120_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 56> <Delay = 5.95>
ST_193 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln120_10 = sext i12 %select_ln120_21" [FFT32_sol.cpp:120]   --->   Operation 1710 'sext' 'sext_ln120_10' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1711 [1/1] (1.54ns)   --->   "%icmp_ln120_28 = icmp_ult  i12 %select_ln120_21, i12 54" [FFT32_sol.cpp:120]   --->   Operation 1711 'icmp' 'icmp_ln120_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln120_25 = zext i32 %sext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1712 'zext' 'zext_ln120_25' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1713 [1/1] (4.61ns)   --->   "%ashr_ln120_5 = ashr i54 %select_ln120_20, i54 %zext_ln120_25" [FFT32_sol.cpp:120]   --->   Operation 1713 'ashr' 'ashr_ln120_5' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node angle_53)   --->   "%angle_46 = trunc i54 %ashr_ln120_5" [FFT32_sol.cpp:120]   --->   Operation 1714 'trunc' 'angle_46' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node angle_53)   --->   "%angle_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1715 'bitselect' 'angle_47' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node angle_53)   --->   "%select_ln120_46 = select i1 %angle_47, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1716 'select' 'select_ln120_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node angle_53)   --->   "%angle_48 = select i1 %icmp_ln120_28, i16 %angle_46, i16 %select_ln120_46" [FFT32_sol.cpp:120]   --->   Operation 1717 'select' 'angle_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln120_10cast = trunc i32 %sext_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1718 'trunc' 'sext_ln120_10cast' <Predicate = (icmp_ln120_29 & !icmp_ln120_25)> <Delay = 0.00>
ST_193 : Operation 1719 [1/1] (3.98ns)   --->   "%shl_ln120_5 = shl i16 %angle_45, i16 %sext_ln120_10cast" [FFT32_sol.cpp:120]   --->   Operation 1719 'shl' 'shl_ln120_5' <Predicate = (icmp_ln120_29 & !icmp_ln120_25)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node angle_52)   --->   "%angle_50 = select i1 %icmp_ln120_29, i16 %shl_ln120_5, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1720 'select' 'angle_50' <Predicate = (!icmp_ln120_25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node angle_52)   --->   "%angle_51 = select i1 %icmp_ln120_25, i16 0, i16 %angle_50" [FFT32_sol.cpp:120]   --->   Operation 1721 'select' 'angle_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node angle_52)   --->   "%xor_ln120_10 = xor i1 %icmp_ln120_25, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1722 'xor' 'xor_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node angle_52)   --->   "%and_ln120_10 = and i1 %icmp_ln120_27, i1 %xor_ln120_10" [FFT32_sol.cpp:120]   --->   Operation 1723 'and' 'and_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1724 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_52 = select i1 %and_ln120_10, i16 %angle_45, i16 %angle_51" [FFT32_sol.cpp:120]   --->   Operation 1724 'select' 'angle_52' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_193 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_11)   --->   "%or_ln120_5 = or i1 %icmp_ln120_25, i1 %icmp_ln120_27" [FFT32_sol.cpp:120]   --->   Operation 1725 'or' 'or_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_11)   --->   "%xor_ln120_11 = xor i1 %or_ln120_5, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1726 'xor' 'xor_ln120_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1727 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_11 = and i1 %icmp_ln120_26, i1 %xor_ln120_11" [FFT32_sol.cpp:120]   --->   Operation 1727 'and' 'and_ln120_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1728 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_53 = select i1 %and_ln120_11, i16 %angle_48, i16 %angle_52" [FFT32_sol.cpp:120]   --->   Operation 1728 'select' 'angle_53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 194 <SV = 57> <Delay = 2.88>
ST_194 : Operation 1729 [2/2] (2.88ns)   --->   "%call_ret_i5 = call i28 @generic_sincos<16, 4>, i16 %angle_53, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1729 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 58> <Delay = 6.12>
ST_195 : Operation 1730 [1/1] (0.00ns)   --->   "%w_real_3_32_load_1 = load i16 %w_real_3_32" [FFT32_sol.cpp:121]   --->   Operation 1730 'load' 'w_real_3_32_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1731 [1/1] (0.00ns)   --->   "%w_real_3_33_load_1 = load i16 %w_real_3_33" [FFT32_sol.cpp:121]   --->   Operation 1731 'load' 'w_real_3_33_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1732 [1/1] (0.00ns)   --->   "%w_real_3_34_load_1 = load i16 %w_real_3_34" [FFT32_sol.cpp:121]   --->   Operation 1732 'load' 'w_real_3_34_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1733 [1/1] (0.00ns)   --->   "%w_imag_3_32_load_1 = load i16 %w_imag_3_32" [FFT32_sol.cpp:122]   --->   Operation 1733 'load' 'w_imag_3_32_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1734 [1/1] (0.00ns)   --->   "%w_imag_3_33_load_1 = load i16 %w_imag_3_33" [FFT32_sol.cpp:122]   --->   Operation 1734 'load' 'w_imag_3_33_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1735 [1/1] (0.00ns)   --->   "%w_imag_3_34_load_1 = load i16 %w_imag_3_34" [FFT32_sol.cpp:122]   --->   Operation 1735 'load' 'w_imag_3_34_load_1' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1736 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 1736 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1737 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 1737 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1738 [1/2] (5.32ns)   --->   "%call_ret_i5 = call i28 @generic_sincos<16, 4>, i16 %angle_53, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1738 'call' 'call_ret_i5' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_195 : Operation 1739 [1/1] (0.00ns)   --->   "%w_real_1_5 = extractvalue i28 %call_ret_i5" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1739 'extractvalue' 'w_real_1_5' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln121_5 = sext i14 %w_real_1_5" [FFT32_sol.cpp:121]   --->   Operation 1740 'sext' 'sext_ln121_5' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1741 [1/1] (1.56ns)   --->   "%icmp_ln121_10 = icmp_eq  i2 %trunc_ln120_30, i2 1" [FFT32_sol.cpp:121]   --->   Operation 1741 'icmp' 'icmp_ln121_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1742 [1/1] (1.56ns)   --->   "%icmp_ln121_11 = icmp_eq  i2 %trunc_ln120_30, i2 2" [FFT32_sol.cpp:121]   --->   Operation 1742 'icmp' 'icmp_ln121_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1743 [1/1] (0.97ns)   --->   "%or_ln121_5 = or i1 %icmp_ln121_10, i1 %icmp_ln121_11" [FFT32_sol.cpp:121]   --->   Operation 1743 'or' 'or_ln121_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1744 [1/1] (0.80ns)   --->   "%w_real_3_43 = select i1 %or_ln121_5, i16 %w_real_3_34_load_1, i16 %sext_ln121_5" [FFT32_sol.cpp:121]   --->   Operation 1744 'select' 'w_real_3_43' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1745 [1/1] (0.80ns)   --->   "%w_real_3_44 = select i1 %icmp_ln121_11, i16 %sext_ln121_5, i16 %w_real_3_33_load_1" [FFT32_sol.cpp:121]   --->   Operation 1745 'select' 'w_real_3_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1746 [1/1] (0.80ns)   --->   "%w_real_3_45 = select i1 %icmp_ln121_10, i16 %sext_ln121_5, i16 %w_real_3_32_load_1" [FFT32_sol.cpp:121]   --->   Operation 1746 'select' 'w_real_3_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1747 [1/1] (0.00ns)   --->   "%w_imag_1_5 = extractvalue i28 %call_ret_i5" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 1747 'extractvalue' 'w_imag_1_5' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln122_5 = sext i14 %w_imag_1_5" [FFT32_sol.cpp:122]   --->   Operation 1748 'sext' 'sext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1749 [1/1] (0.80ns)   --->   "%w_imag_3_43 = select i1 %or_ln121_5, i16 %w_imag_3_34_load_1, i16 %sext_ln122_5" [FFT32_sol.cpp:122]   --->   Operation 1749 'select' 'w_imag_3_43' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1750 [1/1] (0.80ns)   --->   "%w_imag_3_44 = select i1 %icmp_ln121_11, i16 %sext_ln122_5, i16 %w_imag_3_33_load_1" [FFT32_sol.cpp:122]   --->   Operation 1750 'select' 'w_imag_3_44' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1751 [1/1] (0.80ns)   --->   "%w_imag_3_45 = select i1 %icmp_ln121_10, i16 %sext_ln122_5, i16 %w_imag_3_32_load_1" [FFT32_sol.cpp:122]   --->   Operation 1751 'select' 'w_imag_3_45' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_195 : Operation 1752 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_43, i16 %w_imag_3_34" [FFT32_sol.cpp:118]   --->   Operation 1752 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1753 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_44, i16 %w_imag_3_33" [FFT32_sol.cpp:118]   --->   Operation 1753 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1754 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_45, i16 %w_imag_3_32" [FFT32_sol.cpp:118]   --->   Operation 1754 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1755 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_43, i16 %w_real_3_34" [FFT32_sol.cpp:118]   --->   Operation 1755 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1756 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_44, i16 %w_real_3_33" [FFT32_sol.cpp:118]   --->   Operation 1756 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1757 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_45, i16 %w_real_3_32" [FFT32_sol.cpp:118]   --->   Operation 1757 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 1758 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.5" [FFT32_sol.cpp:118]   --->   Operation 1758 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 196 <SV = 29> <Delay = 1.05>
ST_196 : Operation 1759 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1759 'mul' 'mul_ln10_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1760 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1760 'mul' 'mul_ln11_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1761 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1761 'mul' 'mul_ln10_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1762 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1762 'mul' 'mul_ln11_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1763 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1763 'mul' 'mul_ln10_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1764 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1764 'mul' 'mul_ln11_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 1765 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_10, i16 %w_imag_3_34_load, i16 %w_imag_3_33_load, i16 %w_imag_3_32_load, i16 %w_real_3_34_load, i16 %w_real_3_33_load, i16 %w_real_3_32_load, i16 %w_real_3_41, i16 %w_real_3_40, i16 %w_real_3_39, i16 %w_imag_3_41, i16 %w_imag_3_40, i16 %w_imag_3_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1765 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 30> <Delay = 2.10>
ST_197 : Operation 1766 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_15)   --->   "%mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1766 'mul' 'mul_ln10_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1767 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1767 'sub' 'sub_ln10_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1768 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_15)   --->   "%mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1768 'mul' 'mul_ln11_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1769 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1769 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1770 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_16)   --->   "%mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1770 'mul' 'mul_ln10_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1771 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1771 'sub' 'sub_ln10_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1772 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_16)   --->   "%mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1772 'mul' 'mul_ln11_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1773 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1773 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1774 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_17)   --->   "%mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1774 'mul' 'mul_ln10_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1775 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1775 'sub' 'sub_ln10_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1776 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_17)   --->   "%mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1776 'mul' 'mul_ln11_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 1777 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1777 'add' 'add_ln11_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 31> <Delay = 6.25>
ST_198 : Operation 1778 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1778 'sub' 'sub_ln10_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1779 [1/1] (0.00ns)   --->   "%br_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_15, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1779 'partselect' 'br_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1780 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1780 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1781 [1/1] (0.00ns)   --->   "%bi_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_15, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1781 'partselect' 'bi_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1782 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1782 'sub' 'sub_ln10_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1783 [1/1] (0.00ns)   --->   "%cr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_16, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1783 'partselect' 'cr_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1784 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1784 'add' 'add_ln11_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1785 [1/1] (0.00ns)   --->   "%ci_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_16, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1785 'partselect' 'ci_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1786 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1786 'sub' 'sub_ln10_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1787 [1/1] (0.00ns)   --->   "%dr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_17, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1787 'partselect' 'dr_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1788 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1788 'add' 'add_ln11_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 1789 [1/1] (0.00ns)   --->   "%di_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_17, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1789 'partselect' 'di_5' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1790 [1/1] (2.07ns)   --->   "%ar0_5 = add i16 %br_5, i16 %stage1_real_20_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1790 'add' 'ar0_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1791 [1/1] (2.07ns)   --->   "%ar1_5 = sub i16 %stage1_real_20_loc_load, i16 %br_5" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1791 'sub' 'ar1_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1792 [1/1] (2.07ns)   --->   "%cr0_5 = add i16 %dr_5, i16 %cr_5" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1792 'add' 'cr0_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1793 [1/1] (2.07ns)   --->   "%ci0_5 = add i16 %di_5, i16 %ci_5" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1793 'add' 'ci0_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1794 [1/1] (2.07ns)   --->   "%cr1_5 = sub i16 %cr_5, i16 %dr_5" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1794 'sub' 'cr1_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1795 [1/1] (2.07ns)   --->   "%ci1_5 = sub i16 %ci_5, i16 %di_5" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1795 'sub' 'ci1_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1796 [1/1] (2.07ns)   --->   "%stage2_imag_72 = sub i16 %ai1_5, i16 %cr1_4" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1796 'sub' 'stage2_imag_72' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1797 [1/1] (2.07ns)   --->   "%ai0_6 = add i16 %bi_5, i16 %stage1_imag_20_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1797 'add' 'ai0_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1798 [1/1] (2.07ns)   --->   "%ai1_6 = sub i16 %stage1_imag_20_loc_load, i16 %bi_5" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1798 'sub' 'ai1_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1799 [1/1] (2.07ns)   --->   "%stage2_real_76 = sub i16 %ar0_5, i16 %cr0_5" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1799 'sub' 'stage2_real_76' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1800 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.6" [FFT32_sol.cpp:118]   --->   Operation 1800 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 199 <SV = 32> <Delay = 6.28>
ST_199 : Operation 1801 [1/1] (0.00ns)   --->   "%k_14 = load i3 %k_6" [FFT32_sol.cpp:120]   --->   Operation 1801 'load' 'k_14' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1802 [1/1] (1.65ns)   --->   "%icmp_ln118_6 = icmp_eq  i3 %k_14, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1802 'icmp' 'icmp_ln118_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1803 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_6, void %for.body107.6.split_ifconv, void %for.end126.6" [FFT32_sol.cpp:118]   --->   Operation 1803 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln120_36 = trunc i3 %k_14" [FFT32_sol.cpp:120]   --->   Operation 1804 'trunc' 'trunc_ln120_36' <Predicate = (!icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln120_26 = zext i2 %trunc_ln120_36" [FFT32_sol.cpp:120]   --->   Operation 1805 'zext' 'zext_ln120_26' <Predicate = (!icmp_ln118_6)> <Delay = 0.00>
ST_199 : [1/1] (2.30ns)   --->   Input mux for Operation 1806 '%conv_6 = sitodp i32 %zext_ln120_26'
ST_199 : Operation 1806 [6/6] (3.97ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1806 'sitodp' 'conv_6' <Predicate = (!icmp_ln118_6)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 1807 [1/1] (1.65ns)   --->   "%add_ln118_6 = add i3 %k_14, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1807 'add' 'add_ln118_6' <Predicate = (!icmp_ln118_6)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1808 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_6, i3 %k_6" [FFT32_sol.cpp:118]   --->   Operation 1808 'store' 'store_ln118' <Predicate = (!icmp_ln118_6)> <Delay = 1.58>
ST_199 : Operation 1809 [1/1] (0.00ns)   --->   "%k_7 = alloca i32 1"   --->   Operation 1809 'alloca' 'k_7' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1810 [1/1] (0.00ns)   --->   "%w_real_3_46 = alloca i32 1"   --->   Operation 1810 'alloca' 'w_real_3_46' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1811 [1/1] (0.00ns)   --->   "%w_real_3_47 = alloca i32 1"   --->   Operation 1811 'alloca' 'w_real_3_47' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1812 [1/1] (0.00ns)   --->   "%w_real_3_51 = alloca i32 1"   --->   Operation 1812 'alloca' 'w_real_3_51' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1813 [1/1] (0.00ns)   --->   "%w_imag_3_46 = alloca i32 1"   --->   Operation 1813 'alloca' 'w_imag_3_46' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1814 [1/1] (0.00ns)   --->   "%w_imag_3_47 = alloca i32 1"   --->   Operation 1814 'alloca' 'w_imag_3_47' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1815 [1/1] (0.00ns)   --->   "%w_imag_3_51 = alloca i32 1"   --->   Operation 1815 'alloca' 'w_imag_3_51' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1816 [1/1] (0.00ns)   --->   "%w_real_3_39_load = load i16 %w_real_3_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1816 'load' 'w_real_3_39_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1817 [1/1] (0.00ns)   --->   "%w_real_3_40_load = load i16 %w_real_3_40" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1817 'load' 'w_real_3_40_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1818 [1/1] (0.00ns)   --->   "%w_real_3_41_load = load i16 %w_real_3_41" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1818 'load' 'w_real_3_41_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1819 [1/1] (0.00ns)   --->   "%w_imag_3_39_load = load i16 %w_imag_3_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1819 'load' 'w_imag_3_39_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1820 [1/1] (0.00ns)   --->   "%w_imag_3_40_load = load i16 %w_imag_3_40" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1820 'load' 'w_imag_3_40_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1821 [1/1] (0.00ns)   --->   "%w_imag_3_41_load = load i16 %w_imag_3_41" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1821 'load' 'w_imag_3_41_load' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1822 [1/1] (2.07ns)   --->   "%stage2_imag_74 = add i16 %cr1_4, i16 %ai1_5" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1822 'add' 'stage2_imag_74' <Predicate = (icmp_ln118_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1823 [1/1] (2.07ns)   --->   "%a_real_13 = add i16 %cr0_5, i16 %ar0_5" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1823 'add' 'a_real_13' <Predicate = (icmp_ln118_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1824 [1/1] (2.07ns)   --->   "%stage2_real_75 = add i16 %ci1_5, i16 %ar1_5" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1824 'add' 'stage2_real_75' <Predicate = (icmp_ln118_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1825 [1/1] (2.07ns)   --->   "%stage2_real_77 = sub i16 %ar1_5, i16 %ci1_5" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 1825 'sub' 'stage2_real_77' <Predicate = (icmp_ln118_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln10_72 = sext i16 %w_real_3_39_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1826 'sext' 'sext_ln10_72' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln10_73 = sext i16 %stage1_real_25_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1827 'sext' 'sext_ln10_73' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln10_74 = sext i16 %w_imag_3_39_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1828 'sext' 'sext_ln10_74' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1829 [1/1] (0.00ns)   --->   "%sext_ln10_75 = sext i16 %stage1_imag_25_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1829 'sext' 'sext_ln10_75' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1830 [1/1] (5.58ns)   --->   "%mul_ln10_36 = mul i28 %sext_ln10_72, i28 %sext_ln10_73" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1830 'mul' 'mul_ln10_36' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1831 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1831 'mul' 'mul_ln10_37' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1832 [1/1] (5.58ns)   --->   "%mul_ln11_36 = mul i28 %sext_ln10_74, i28 %sext_ln10_73" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1832 'mul' 'mul_ln11_36' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1833 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1833 'mul' 'mul_ln11_37' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln10_76 = sext i16 %w_real_3_40_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1834 'sext' 'sext_ln10_76' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln10_77 = sext i16 %stage1_real_26_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1835 'sext' 'sext_ln10_77' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln10_78 = sext i16 %w_imag_3_40_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1836 'sext' 'sext_ln10_78' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln10_79 = sext i16 %stage1_imag_26_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1837 'sext' 'sext_ln10_79' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1838 [1/1] (5.58ns)   --->   "%mul_ln10_38 = mul i28 %sext_ln10_76, i28 %sext_ln10_77" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1838 'mul' 'mul_ln10_38' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1839 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1839 'mul' 'mul_ln10_39' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1840 [1/1] (5.58ns)   --->   "%mul_ln11_38 = mul i28 %sext_ln10_78, i28 %sext_ln10_77" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1840 'mul' 'mul_ln11_38' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1841 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1841 'mul' 'mul_ln11_39' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln10_80 = sext i16 %w_real_3_41_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1842 'sext' 'sext_ln10_80' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln10_81 = sext i16 %stage1_real_27_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1843 'sext' 'sext_ln10_81' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln10_82 = sext i16 %w_imag_3_41_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1844 'sext' 'sext_ln10_82' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln10_83 = sext i16 %stage1_imag_27_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1845 'sext' 'sext_ln10_83' <Predicate = (icmp_ln118_6)> <Delay = 0.00>
ST_199 : Operation 1846 [1/1] (5.58ns)   --->   "%mul_ln10_40 = mul i28 %sext_ln10_80, i28 %sext_ln10_81" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1846 'mul' 'mul_ln10_40' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1847 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1847 'mul' 'mul_ln10_41' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1848 [1/1] (5.58ns)   --->   "%mul_ln11_40 = mul i28 %sext_ln10_82, i28 %sext_ln10_81" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1848 'mul' 'mul_ln11_40' <Predicate = (icmp_ln118_6)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1849 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1849 'mul' 'mul_ln11_41' <Predicate = (icmp_ln118_6)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 1850 [2/2] (1.58ns)   --->   "%call_ln10 = call void @fft32_Pipeline_11, i16 %w_imag_3_41_load, i16 %w_imag_3_40_load, i16 %w_imag_3_39_load, i16 %w_real_3_41_load, i16 %w_real_3_40_load, i16 %w_real_3_39_load, i16 %w_real_3_51, i16 %w_real_3_47, i16 %w_real_3_46, i16 %w_imag_3_51, i16 %w_imag_3_47, i16 %w_imag_3_46" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1850 'call' 'call_ln10' <Predicate = (icmp_ln118_6)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_199 : Operation 1851 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 1, i3 %k_7" [FFT32_sol.cpp:118]   --->   Operation 1851 'store' 'store_ln118' <Predicate = (icmp_ln118_6)> <Delay = 1.58>

State 200 <SV = 33> <Delay = 6.28>
ST_200 : Operation 1852 [5/6] (6.28ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1852 'sitodp' 'conv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 34> <Delay = 6.28>
ST_201 : Operation 1853 [4/6] (6.28ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1853 'sitodp' 'conv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 35> <Delay = 6.28>
ST_202 : Operation 1854 [3/6] (6.28ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1854 'sitodp' 'conv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 36> <Delay = 6.28>
ST_203 : Operation 1855 [2/6] (6.28ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1855 'sitodp' 'conv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 37> <Delay = 6.28>
ST_204 : Operation 1856 [1/6] (6.28ns)   --->   "%conv_6 = sitodp i32 %zext_ln120_26" [FFT32_sol.cpp:120]   --->   Operation 1856 'sitodp' 'conv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 38> <Delay = 6.71>
ST_205 : [1/1] (3.19ns)   --->   Input mux for Operation 1857 '%mul108_6 = dmul i64 %conv_6, i64 -6.28319'
ST_205 : Operation 1857 [7/7] (3.52ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1857 'dmul' 'mul108_6' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 39> <Delay = 6.71>
ST_206 : Operation 1858 [6/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1858 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 40> <Delay = 6.71>
ST_207 : Operation 1859 [5/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1859 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 41> <Delay = 6.71>
ST_208 : Operation 1860 [4/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1860 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 42> <Delay = 6.71>
ST_209 : Operation 1861 [3/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1861 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 43> <Delay = 6.71>
ST_210 : Operation 1862 [2/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1862 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 44> <Delay = 6.71>
ST_211 : Operation 1863 [1/7] (6.71ns)   --->   "%mul108_6 = dmul i64 %conv_6, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 1863 'dmul' 'mul108_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 45> <Delay = 6.71>
ST_212 : [1/1] (3.19ns)   --->   Input mux for Operation 1864 '%mul110_6 = dmul i64 %mul108_6, i64 3'
ST_212 : Operation 1864 [7/7] (3.52ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1864 'dmul' 'mul110_6' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 46> <Delay = 6.71>
ST_213 : Operation 1865 [6/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1865 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 47> <Delay = 6.71>
ST_214 : Operation 1866 [5/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1866 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 48> <Delay = 6.71>
ST_215 : Operation 1867 [4/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1867 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 49> <Delay = 6.71>
ST_216 : Operation 1868 [3/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1868 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 50> <Delay = 6.71>
ST_217 : Operation 1869 [2/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1869 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 51> <Delay = 6.71>
ST_218 : Operation 1870 [1/7] (6.71ns)   --->   "%mul110_6 = dmul i64 %mul108_6, i64 3" [FFT32_sol.cpp:120]   --->   Operation 1870 'dmul' 'mul110_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 52> <Delay = 6.71>
ST_219 : [1/1] (3.19ns)   --->   Input mux for Operation 1871 '%pf_6 = dmul i64 %mul110_6, i64 0.03125'
ST_219 : Operation 1871 [7/7] (3.52ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1871 'dmul' 'pf_6' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 53> <Delay = 6.71>
ST_220 : Operation 1872 [6/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1872 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 54> <Delay = 6.71>
ST_221 : Operation 1873 [5/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1873 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 55> <Delay = 6.71>
ST_222 : Operation 1874 [4/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1874 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 56> <Delay = 6.71>
ST_223 : Operation 1875 [3/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1875 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 57> <Delay = 6.71>
ST_224 : Operation 1876 [2/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1876 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 58> <Delay = 6.71>
ST_225 : Operation 1877 [1/7] (6.71ns)   --->   "%pf_6 = dmul i64 %mul110_6, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 1877 'dmul' 'pf_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 59> <Delay = 5.70>
ST_226 : Operation 1878 [1/1] (0.00ns)   --->   "%bitcast_ln724_6 = bitcast i64 %pf_6" [FFT32_sol.cpp:120]   --->   Operation 1878 'bitcast' 'bitcast_ln724_6' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln120_37 = trunc i64 %bitcast_ln724_6" [FFT32_sol.cpp:120]   --->   Operation 1879 'trunc' 'trunc_ln120_37' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1880 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 1881 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln120_18 = zext i11 %tmp_17" [FFT32_sol.cpp:120]   --->   Operation 1882 'zext' 'zext_ln120_18' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln120_38 = trunc i64 %bitcast_ln724_6" [FFT32_sol.cpp:120]   --->   Operation 1883 'trunc' 'trunc_ln120_38' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln120_27_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_38" [FFT32_sol.cpp:120]   --->   Operation 1884 'bitconcatenate' 'zext_ln120_27_cast' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln120_27 = zext i53 %zext_ln120_27_cast" [FFT32_sol.cpp:120]   --->   Operation 1885 'zext' 'zext_ln120_27' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1886 [1/1] (3.23ns)   --->   "%sub_ln120_18 = sub i54 0, i54 %zext_ln120_27" [FFT32_sol.cpp:120]   --->   Operation 1886 'sub' 'sub_ln120_18' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1887 [1/1] (0.94ns)   --->   "%select_ln120_24 = select i1 %tmp_19, i54 %sub_ln120_18, i54 %zext_ln120_27" [FFT32_sol.cpp:120]   --->   Operation 1887 'select' 'select_ln120_24' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1888 [1/1] (3.49ns)   --->   "%icmp_ln120_30 = icmp_eq  i63 %trunc_ln120_37, i63 0" [FFT32_sol.cpp:120]   --->   Operation 1888 'icmp' 'icmp_ln120_30' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1889 [1/1] (1.54ns)   --->   "%sub_ln120_19 = sub i12 1075, i12 %zext_ln120_18" [FFT32_sol.cpp:120]   --->   Operation 1889 'sub' 'sub_ln120_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1890 [1/1] (1.54ns)   --->   "%icmp_ln120_31 = icmp_sgt  i12 %sub_ln120_19, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1890 'icmp' 'icmp_ln120_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1891 [1/1] (1.54ns)   --->   "%add_ln120_6 = add i12 %sub_ln120_19, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 1891 'add' 'add_ln120_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1892 [1/1] (1.54ns)   --->   "%sub_ln120_20 = sub i12 12, i12 %sub_ln120_19" [FFT32_sol.cpp:120]   --->   Operation 1892 'sub' 'sub_ln120_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1893 [1/1] (0.69ns)   --->   "%select_ln120_25 = select i1 %icmp_ln120_31, i12 %add_ln120_6, i12 %sub_ln120_20" [FFT32_sol.cpp:120]   --->   Operation 1893 'select' 'select_ln120_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1894 [1/1] (1.54ns)   --->   "%icmp_ln120_32 = icmp_eq  i12 %sub_ln120_19, i12 12" [FFT32_sol.cpp:120]   --->   Operation 1894 'icmp' 'icmp_ln120_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1895 [1/1] (0.00ns)   --->   "%angle_54 = trunc i54 %select_ln120_24" [FFT32_sol.cpp:120]   --->   Operation 1895 'trunc' 'angle_54' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_25, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 1896 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1897 [1/1] (1.91ns)   --->   "%icmp_ln120_34 = icmp_eq  i8 %tmp_21, i8 0" [FFT32_sol.cpp:120]   --->   Operation 1897 'icmp' 'icmp_ln120_34' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 60> <Delay = 5.95>
ST_227 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln120_12 = sext i12 %select_ln120_25" [FFT32_sol.cpp:120]   --->   Operation 1898 'sext' 'sext_ln120_12' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1899 [1/1] (1.54ns)   --->   "%icmp_ln120_33 = icmp_ult  i12 %select_ln120_25, i12 54" [FFT32_sol.cpp:120]   --->   Operation 1899 'icmp' 'icmp_ln120_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln120_28 = zext i32 %sext_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1900 'zext' 'zext_ln120_28' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1901 [1/1] (4.61ns)   --->   "%ashr_ln120_6 = ashr i54 %select_ln120_24, i54 %zext_ln120_28" [FFT32_sol.cpp:120]   --->   Operation 1901 'ashr' 'ashr_ln120_6' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node angle_62)   --->   "%angle_55 = trunc i54 %ashr_ln120_6" [FFT32_sol.cpp:120]   --->   Operation 1902 'trunc' 'angle_55' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node angle_62)   --->   "%angle_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63" [FFT32_sol.cpp:120]   --->   Operation 1903 'bitselect' 'angle_56' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node angle_62)   --->   "%select_ln120_52 = select i1 %angle_56, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1904 'select' 'select_ln120_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node angle_62)   --->   "%angle_57 = select i1 %icmp_ln120_33, i16 %angle_55, i16 %select_ln120_52" [FFT32_sol.cpp:120]   --->   Operation 1905 'select' 'angle_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln120_12cast = trunc i32 %sext_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1906 'trunc' 'sext_ln120_12cast' <Predicate = (icmp_ln120_34 & !icmp_ln120_30)> <Delay = 0.00>
ST_227 : Operation 1907 [1/1] (3.98ns)   --->   "%shl_ln120_6 = shl i16 %angle_54, i16 %sext_ln120_12cast" [FFT32_sol.cpp:120]   --->   Operation 1907 'shl' 'shl_ln120_6' <Predicate = (icmp_ln120_34 & !icmp_ln120_30)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node angle_61)   --->   "%angle_59 = select i1 %icmp_ln120_34, i16 %shl_ln120_6, i16 0" [FFT32_sol.cpp:120]   --->   Operation 1908 'select' 'angle_59' <Predicate = (!icmp_ln120_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node angle_61)   --->   "%angle_60 = select i1 %icmp_ln120_30, i16 0, i16 %angle_59" [FFT32_sol.cpp:120]   --->   Operation 1909 'select' 'angle_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node angle_61)   --->   "%xor_ln120_12 = xor i1 %icmp_ln120_30, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1910 'xor' 'xor_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node angle_61)   --->   "%and_ln120_12 = and i1 %icmp_ln120_32, i1 %xor_ln120_12" [FFT32_sol.cpp:120]   --->   Operation 1911 'and' 'and_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1912 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_61 = select i1 %and_ln120_12, i16 %angle_54, i16 %angle_60" [FFT32_sol.cpp:120]   --->   Operation 1912 'select' 'angle_61' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_13)   --->   "%or_ln120_6 = or i1 %icmp_ln120_30, i1 %icmp_ln120_32" [FFT32_sol.cpp:120]   --->   Operation 1913 'or' 'or_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_13)   --->   "%xor_ln120_13 = xor i1 %or_ln120_6, i1 1" [FFT32_sol.cpp:120]   --->   Operation 1914 'xor' 'xor_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1915 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_13 = and i1 %icmp_ln120_31, i1 %xor_ln120_13" [FFT32_sol.cpp:120]   --->   Operation 1915 'and' 'and_ln120_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1916 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_62 = select i1 %and_ln120_13, i16 %angle_57, i16 %angle_61" [FFT32_sol.cpp:120]   --->   Operation 1916 'select' 'angle_62' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 228 <SV = 61> <Delay = 2.88>
ST_228 : Operation 1917 [2/2] (2.88ns)   --->   "%call_ret_i6 = call i28 @generic_sincos<16, 4>, i16 %angle_62, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1917 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 62> <Delay = 6.12>
ST_229 : Operation 1918 [1/1] (0.00ns)   --->   "%w_real_3_39_load_1 = load i16 %w_real_3_39" [FFT32_sol.cpp:121]   --->   Operation 1918 'load' 'w_real_3_39_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1919 [1/1] (0.00ns)   --->   "%w_real_3_40_load_1 = load i16 %w_real_3_40" [FFT32_sol.cpp:121]   --->   Operation 1919 'load' 'w_real_3_40_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1920 [1/1] (0.00ns)   --->   "%w_real_3_41_load_1 = load i16 %w_real_3_41" [FFT32_sol.cpp:121]   --->   Operation 1920 'load' 'w_real_3_41_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1921 [1/1] (0.00ns)   --->   "%w_imag_3_39_load_1 = load i16 %w_imag_3_39" [FFT32_sol.cpp:122]   --->   Operation 1921 'load' 'w_imag_3_39_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1922 [1/1] (0.00ns)   --->   "%w_imag_3_40_load_1 = load i16 %w_imag_3_40" [FFT32_sol.cpp:122]   --->   Operation 1922 'load' 'w_imag_3_40_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1923 [1/1] (0.00ns)   --->   "%w_imag_3_41_load_1 = load i16 %w_imag_3_41" [FFT32_sol.cpp:122]   --->   Operation 1923 'load' 'w_imag_3_41_load_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1924 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 1924 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1925 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 1925 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1926 [1/2] (5.32ns)   --->   "%call_ret_i6 = call i28 @generic_sincos<16, 4>, i16 %angle_62, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1926 'call' 'call_ret_i6' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_229 : Operation 1927 [1/1] (0.00ns)   --->   "%w_real_1_6 = extractvalue i28 %call_ret_i6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 1927 'extractvalue' 'w_real_1_6' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln121_6 = sext i14 %w_real_1_6" [FFT32_sol.cpp:121]   --->   Operation 1928 'sext' 'sext_ln121_6' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1929 [1/1] (1.56ns)   --->   "%icmp_ln121_12 = icmp_eq  i2 %trunc_ln120_36, i2 1" [FFT32_sol.cpp:121]   --->   Operation 1929 'icmp' 'icmp_ln121_12' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1930 [1/1] (1.56ns)   --->   "%icmp_ln121_13 = icmp_eq  i2 %trunc_ln120_36, i2 2" [FFT32_sol.cpp:121]   --->   Operation 1930 'icmp' 'icmp_ln121_13' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1931 [1/1] (0.97ns)   --->   "%or_ln121_6 = or i1 %icmp_ln121_12, i1 %icmp_ln121_13" [FFT32_sol.cpp:121]   --->   Operation 1931 'or' 'or_ln121_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1932 [1/1] (0.80ns)   --->   "%w_real_3_56 = select i1 %or_ln121_6, i16 %w_real_3_41_load_1, i16 %sext_ln121_6" [FFT32_sol.cpp:121]   --->   Operation 1932 'select' 'w_real_3_56' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1933 [1/1] (0.80ns)   --->   "%w_real_3_57 = select i1 %icmp_ln121_13, i16 %sext_ln121_6, i16 %w_real_3_40_load_1" [FFT32_sol.cpp:121]   --->   Operation 1933 'select' 'w_real_3_57' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1934 [1/1] (0.80ns)   --->   "%w_real_3_58 = select i1 %icmp_ln121_12, i16 %sext_ln121_6, i16 %w_real_3_39_load_1" [FFT32_sol.cpp:121]   --->   Operation 1934 'select' 'w_real_3_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1935 [1/1] (0.00ns)   --->   "%w_imag_1_6 = extractvalue i28 %call_ret_i6" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 1935 'extractvalue' 'w_imag_1_6' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln122_6 = sext i14 %w_imag_1_6" [FFT32_sol.cpp:122]   --->   Operation 1936 'sext' 'sext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1937 [1/1] (0.80ns)   --->   "%w_imag_3_56 = select i1 %or_ln121_6, i16 %w_imag_3_41_load_1, i16 %sext_ln122_6" [FFT32_sol.cpp:122]   --->   Operation 1937 'select' 'w_imag_3_56' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1938 [1/1] (0.80ns)   --->   "%w_imag_3_57 = select i1 %icmp_ln121_13, i16 %sext_ln122_6, i16 %w_imag_3_40_load_1" [FFT32_sol.cpp:122]   --->   Operation 1938 'select' 'w_imag_3_57' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1939 [1/1] (0.80ns)   --->   "%w_imag_3_58 = select i1 %icmp_ln121_12, i16 %sext_ln122_6, i16 %w_imag_3_39_load_1" [FFT32_sol.cpp:122]   --->   Operation 1939 'select' 'w_imag_3_58' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1940 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_56, i16 %w_imag_3_41" [FFT32_sol.cpp:118]   --->   Operation 1940 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1941 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_57, i16 %w_imag_3_40" [FFT32_sol.cpp:118]   --->   Operation 1941 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1942 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_58, i16 %w_imag_3_39" [FFT32_sol.cpp:118]   --->   Operation 1942 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1943 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_56, i16 %w_real_3_41" [FFT32_sol.cpp:118]   --->   Operation 1943 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1944 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_57, i16 %w_real_3_40" [FFT32_sol.cpp:118]   --->   Operation 1944 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1945 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_58, i16 %w_real_3_39" [FFT32_sol.cpp:118]   --->   Operation 1945 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1946 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.6" [FFT32_sol.cpp:118]   --->   Operation 1946 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 230 <SV = 33> <Delay = 1.05>
ST_230 : Operation 1947 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1947 'mul' 'mul_ln10_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1948 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1948 'mul' 'mul_ln11_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1949 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1949 'mul' 'mul_ln10_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1950 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1950 'mul' 'mul_ln11_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1951 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1951 'mul' 'mul_ln10_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1952 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1952 'mul' 'mul_ln11_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_230 : Operation 1953 [1/2] (0.00ns)   --->   "%call_ln10 = call void @fft32_Pipeline_11, i16 %w_imag_3_41_load, i16 %w_imag_3_40_load, i16 %w_imag_3_39_load, i16 %w_real_3_41_load, i16 %w_real_3_40_load, i16 %w_real_3_39_load, i16 %w_real_3_51, i16 %w_real_3_47, i16 %w_real_3_46, i16 %w_imag_3_51, i16 %w_imag_3_47, i16 %w_imag_3_46" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1953 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 34> <Delay = 2.10>
ST_231 : Operation 1954 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_18)   --->   "%mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1954 'mul' 'mul_ln10_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1955 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1955 'sub' 'sub_ln10_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1956 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_18)   --->   "%mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1956 'mul' 'mul_ln11_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1957 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1957 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1958 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_19)   --->   "%mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1958 'mul' 'mul_ln10_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1959 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1959 'sub' 'sub_ln10_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1960 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_19)   --->   "%mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1960 'mul' 'mul_ln11_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1961 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1961 'add' 'add_ln11_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1962 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_20)   --->   "%mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1962 'mul' 'mul_ln10_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1963 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1963 'sub' 'sub_ln10_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1964 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_20)   --->   "%mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1964 'mul' 'mul_ln11_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_231 : Operation 1965 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1965 'add' 'add_ln11_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 232 <SV = 35> <Delay = 6.25>
ST_232 : Operation 1966 [1/1] (2.07ns)   --->   "%a_imag_13 = add i16 %ci0_5, i16 %ai0_6" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 1966 'add' 'a_imag_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1967 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1967 'sub' 'sub_ln10_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1968 [1/1] (0.00ns)   --->   "%br_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_18, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1968 'partselect' 'br_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1969 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1969 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1970 [1/1] (0.00ns)   --->   "%bi_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_18, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 1970 'partselect' 'bi_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1971 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1971 'sub' 'sub_ln10_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1972 [1/1] (0.00ns)   --->   "%cr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_19, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 1972 'partselect' 'cr_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1973 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1973 'add' 'add_ln11_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1974 [1/1] (0.00ns)   --->   "%ci_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_19, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 1974 'partselect' 'ci_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1975 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1975 'sub' 'sub_ln10_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1976 [1/1] (0.00ns)   --->   "%dr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_20, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 1976 'partselect' 'dr_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1977 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1977 'add' 'add_ln11_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_232 : Operation 1978 [1/1] (0.00ns)   --->   "%di_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_20, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 1978 'partselect' 'di_6' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1979 [1/1] (2.07ns)   --->   "%ar0_6 = add i16 %br_6, i16 %stage1_real_24_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 1979 'add' 'ar0_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1980 [1/1] (2.07ns)   --->   "%ar1_6 = sub i16 %stage1_real_24_loc_load, i16 %br_6" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 1980 'sub' 'ar1_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1981 [1/1] (2.07ns)   --->   "%cr0_6 = add i16 %dr_6, i16 %cr_6" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 1981 'add' 'cr0_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1982 [1/1] (2.07ns)   --->   "%ci0_6 = add i16 %di_6, i16 %ci_6" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 1982 'add' 'ci0_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1983 [1/1] (2.07ns)   --->   "%cr1_6 = sub i16 %cr_6, i16 %dr_6" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 1983 'sub' 'cr1_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1984 [1/1] (2.07ns)   --->   "%ci1_6 = sub i16 %ci_6, i16 %di_6" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 1984 'sub' 'ci1_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1985 [1/1] (2.07ns)   --->   "%stage2_imag_76 = sub i16 %ai0_6, i16 %ci0_5" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1985 'sub' 'stage2_imag_76' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1986 [1/1] (2.07ns)   --->   "%stage2_imag_75 = sub i16 %ai1_6, i16 %cr1_5" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 1986 'sub' 'stage2_imag_75' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1987 [1/1] (2.07ns)   --->   "%ai0_7 = add i16 %bi_6, i16 %stage1_imag_24_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 1987 'add' 'ai0_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1988 [1/1] (2.07ns)   --->   "%ai1_7 = sub i16 %stage1_imag_24_loc_load, i16 %bi_6" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 1988 'sub' 'ai1_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1989 [1/1] (2.07ns)   --->   "%stage2_real_79 = sub i16 %ar0_6, i16 %cr0_6" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 1989 'sub' 'stage2_real_79' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1990 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.7" [FFT32_sol.cpp:118]   --->   Operation 1990 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 233 <SV = 36> <Delay = 6.28>
ST_233 : Operation 1991 [1/1] (0.00ns)   --->   "%k_15 = load i3 %k_7" [FFT32_sol.cpp:120]   --->   Operation 1991 'load' 'k_15' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1992 [1/1] (1.65ns)   --->   "%icmp_ln118_7 = icmp_eq  i3 %k_15, i3 4" [FFT32_sol.cpp:118]   --->   Operation 1992 'icmp' 'icmp_ln118_7' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1993 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118_7, void %for.body107.7.split_ifconv, void %for.end126.7" [FFT32_sol.cpp:118]   --->   Operation 1993 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln120_42 = trunc i3 %k_15" [FFT32_sol.cpp:120]   --->   Operation 1994 'trunc' 'trunc_ln120_42' <Predicate = (!icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln120_29 = zext i2 %trunc_ln120_42" [FFT32_sol.cpp:120]   --->   Operation 1995 'zext' 'zext_ln120_29' <Predicate = (!icmp_ln118_7)> <Delay = 0.00>
ST_233 : [1/1] (2.30ns)   --->   Input mux for Operation 1996 '%conv_7 = sitodp i32 %zext_ln120_29'
ST_233 : Operation 1996 [6/6] (3.97ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 1996 'sitodp' 'conv_7' <Predicate = (!icmp_ln118_7)> <Delay = 3.97> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_233 : Operation 1997 [1/1] (1.65ns)   --->   "%add_ln118_7 = add i3 %k_15, i3 1" [FFT32_sol.cpp:118]   --->   Operation 1997 'add' 'add_ln118_7' <Predicate = (!icmp_ln118_7)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1998 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118_7, i3 %k_7" [FFT32_sol.cpp:118]   --->   Operation 1998 'store' 'store_ln118' <Predicate = (!icmp_ln118_7)> <Delay = 1.58>
ST_233 : Operation 1999 [1/1] (0.00ns)   --->   "%w_real_3_46_load = load i16 %w_real_3_46" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 1999 'load' 'w_real_3_46_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2000 [1/1] (0.00ns)   --->   "%w_real_3_47_load = load i16 %w_real_3_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2000 'load' 'w_real_3_47_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2001 [1/1] (0.00ns)   --->   "%w_real_3_51_load = load i16 %w_real_3_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2001 'load' 'w_real_3_51_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2002 [1/1] (0.00ns)   --->   "%w_imag_3_46_load = load i16 %w_imag_3_46" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2002 'load' 'w_imag_3_46_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2003 [1/1] (0.00ns)   --->   "%w_imag_3_47_load = load i16 %w_imag_3_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2003 'load' 'w_imag_3_47_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2004 [1/1] (0.00ns)   --->   "%w_imag_3_51_load = load i16 %w_imag_3_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2004 'load' 'w_imag_3_51_load' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2005 [1/1] (2.07ns)   --->   "%stage2_imag_77 = add i16 %cr1_5, i16 %ai1_6" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 2005 'add' 'stage2_imag_77' <Predicate = (icmp_ln118_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2006 [1/1] (2.07ns)   --->   "%a_real_14 = add i16 %cr0_6, i16 %ar0_6" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 2006 'add' 'a_real_14' <Predicate = (icmp_ln118_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2007 [1/1] (2.07ns)   --->   "%stage2_real_78 = add i16 %ci1_6, i16 %ar1_6" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 2007 'add' 'stage2_real_78' <Predicate = (icmp_ln118_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2008 [1/1] (2.07ns)   --->   "%stage2_real_80 = sub i16 %ar1_6, i16 %ci1_6" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 2008 'sub' 'stage2_real_80' <Predicate = (icmp_ln118_7)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln10_84 = sext i16 %w_real_3_46_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2009 'sext' 'sext_ln10_84' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln10_85 = sext i16 %stage1_real_29_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2010 'sext' 'sext_ln10_85' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln10_86 = sext i16 %w_imag_3_46_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2011 'sext' 'sext_ln10_86' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln10_87 = sext i16 %stage1_imag_29_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2012 'sext' 'sext_ln10_87' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2013 [1/1] (5.58ns)   --->   "%mul_ln10_42 = mul i28 %sext_ln10_84, i28 %sext_ln10_85" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2013 'mul' 'mul_ln10_42' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2014 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2014 'mul' 'mul_ln10_43' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2015 [1/1] (5.58ns)   --->   "%mul_ln11_42 = mul i28 %sext_ln10_86, i28 %sext_ln10_85" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2015 'mul' 'mul_ln11_42' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2016 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2016 'mul' 'mul_ln11_43' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln10_88 = sext i16 %w_real_3_47_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2017 'sext' 'sext_ln10_88' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln10_89 = sext i16 %stage1_real_30_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2018 'sext' 'sext_ln10_89' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln10_90 = sext i16 %w_imag_3_47_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2019 'sext' 'sext_ln10_90' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln10_91 = sext i16 %stage1_imag_30_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2020 'sext' 'sext_ln10_91' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2021 [1/1] (5.58ns)   --->   "%mul_ln10_44 = mul i28 %sext_ln10_88, i28 %sext_ln10_89" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2021 'mul' 'mul_ln10_44' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2022 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2022 'mul' 'mul_ln10_45' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2023 [1/1] (5.58ns)   --->   "%mul_ln11_44 = mul i28 %sext_ln10_90, i28 %sext_ln10_89" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2023 'mul' 'mul_ln11_44' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2024 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2024 'mul' 'mul_ln11_45' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln10_92 = sext i16 %w_real_3_51_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2025 'sext' 'sext_ln10_92' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln10_93 = sext i16 %stage1_real_31_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2026 'sext' 'sext_ln10_93' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln10_94 = sext i16 %w_imag_3_51_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2027 'sext' 'sext_ln10_94' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln10_95 = sext i16 %stage1_imag_31_loc_load" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2028 'sext' 'sext_ln10_95' <Predicate = (icmp_ln118_7)> <Delay = 0.00>
ST_233 : Operation 2029 [1/1] (5.58ns)   --->   "%mul_ln10_46 = mul i28 %sext_ln10_92, i28 %sext_ln10_93" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2029 'mul' 'mul_ln10_46' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2030 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2030 'mul' 'mul_ln10_47' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_233 : Operation 2031 [1/1] (5.58ns)   --->   "%mul_ln11_46 = mul i28 %sext_ln10_94, i28 %sext_ln10_93" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2031 'mul' 'mul_ln11_46' <Predicate = (icmp_ln118_7)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2032 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2032 'mul' 'mul_ln11_47' <Predicate = (icmp_ln118_7)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 234 <SV = 37> <Delay = 6.28>
ST_234 : Operation 2033 [5/6] (6.28ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2033 'sitodp' 'conv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 235 <SV = 38> <Delay = 6.28>
ST_235 : Operation 2034 [4/6] (6.28ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2034 'sitodp' 'conv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 236 <SV = 39> <Delay = 6.28>
ST_236 : Operation 2035 [3/6] (6.28ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2035 'sitodp' 'conv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 237 <SV = 40> <Delay = 6.28>
ST_237 : Operation 2036 [2/6] (6.28ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2036 'sitodp' 'conv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 41> <Delay = 6.28>
ST_238 : Operation 2037 [1/6] (6.28ns)   --->   "%conv_7 = sitodp i32 %zext_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2037 'sitodp' 'conv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 42> <Delay = 6.71>
ST_239 : [1/1] (3.19ns)   --->   Input mux for Operation 2038 '%mul108_7 = dmul i64 %conv_7, i64 -6.28319'
ST_239 : Operation 2038 [7/7] (3.52ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2038 'dmul' 'mul108_7' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 43> <Delay = 6.71>
ST_240 : Operation 2039 [6/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2039 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 44> <Delay = 6.71>
ST_241 : Operation 2040 [5/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2040 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 45> <Delay = 6.71>
ST_242 : Operation 2041 [4/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2041 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 46> <Delay = 6.71>
ST_243 : Operation 2042 [3/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2042 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 47> <Delay = 6.71>
ST_244 : Operation 2043 [2/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2043 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 48> <Delay = 6.71>
ST_245 : Operation 2044 [1/7] (6.71ns)   --->   "%mul108_7 = dmul i64 %conv_7, i64 -6.28319" [FFT32_sol.cpp:120]   --->   Operation 2044 'dmul' 'mul108_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 49> <Delay = 6.71>
ST_246 : [1/1] (3.19ns)   --->   Input mux for Operation 2045 '%mul110_7 = dmul i64 %mul108_7, i64 3'
ST_246 : Operation 2045 [7/7] (3.52ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2045 'dmul' 'mul110_7' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 50> <Delay = 6.71>
ST_247 : Operation 2046 [6/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2046 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 51> <Delay = 6.71>
ST_248 : Operation 2047 [5/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2047 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 52> <Delay = 6.71>
ST_249 : Operation 2048 [4/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2048 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 53> <Delay = 6.71>
ST_250 : Operation 2049 [3/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2049 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 54> <Delay = 6.71>
ST_251 : Operation 2050 [2/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2050 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 55> <Delay = 6.71>
ST_252 : Operation 2051 [1/7] (6.71ns)   --->   "%mul110_7 = dmul i64 %mul108_7, i64 3" [FFT32_sol.cpp:120]   --->   Operation 2051 'dmul' 'mul110_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 56> <Delay = 6.71>
ST_253 : [1/1] (3.19ns)   --->   Input mux for Operation 2052 '%pf_7 = dmul i64 %mul110_7, i64 0.03125'
ST_253 : Operation 2052 [7/7] (3.52ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2052 'dmul' 'pf_7' <Predicate = true> <Delay = 3.52> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 57> <Delay = 6.71>
ST_254 : Operation 2053 [6/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2053 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 58> <Delay = 6.71>
ST_255 : Operation 2054 [5/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2054 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 59> <Delay = 6.71>
ST_256 : Operation 2055 [4/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2055 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 60> <Delay = 6.71>
ST_257 : Operation 2056 [3/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2056 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 61> <Delay = 6.71>
ST_258 : Operation 2057 [2/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2057 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 62> <Delay = 6.71>
ST_259 : Operation 2058 [1/7] (6.71ns)   --->   "%pf_7 = dmul i64 %mul110_7, i64 0.03125" [FFT32_sol.cpp:120]   --->   Operation 2058 'dmul' 'pf_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 63> <Delay = 5.70>
ST_260 : Operation 2059 [1/1] (0.00ns)   --->   "%bitcast_ln724_7 = bitcast i64 %pf_7" [FFT32_sol.cpp:120]   --->   Operation 2059 'bitcast' 'bitcast_ln724_7' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln120_43 = trunc i64 %bitcast_ln724_7" [FFT32_sol.cpp:120]   --->   Operation 2060 'trunc' 'trunc_ln120_43' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63" [FFT32_sol.cpp:120]   --->   Operation 2061 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62" [FFT32_sol.cpp:120]   --->   Operation 2062 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln120_21 = zext i11 %tmp_20" [FFT32_sol.cpp:120]   --->   Operation 2063 'zext' 'zext_ln120_21' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln120_44 = trunc i64 %bitcast_ln724_7" [FFT32_sol.cpp:120]   --->   Operation 2064 'trunc' 'trunc_ln120_44' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln120_30_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_44" [FFT32_sol.cpp:120]   --->   Operation 2065 'bitconcatenate' 'zext_ln120_30_cast' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2066 [1/1] (0.00ns)   --->   "%zext_ln120_30 = zext i53 %zext_ln120_30_cast" [FFT32_sol.cpp:120]   --->   Operation 2066 'zext' 'zext_ln120_30' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2067 [1/1] (3.23ns)   --->   "%sub_ln120_21 = sub i54 0, i54 %zext_ln120_30" [FFT32_sol.cpp:120]   --->   Operation 2067 'sub' 'sub_ln120_21' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2068 [1/1] (0.94ns)   --->   "%select_ln120_28 = select i1 %tmp_22, i54 %sub_ln120_21, i54 %zext_ln120_30" [FFT32_sol.cpp:120]   --->   Operation 2068 'select' 'select_ln120_28' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2069 [1/1] (3.49ns)   --->   "%icmp_ln120_35 = icmp_eq  i63 %trunc_ln120_43, i63 0" [FFT32_sol.cpp:120]   --->   Operation 2069 'icmp' 'icmp_ln120_35' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2070 [1/1] (1.54ns)   --->   "%sub_ln120_22 = sub i12 1075, i12 %zext_ln120_21" [FFT32_sol.cpp:120]   --->   Operation 2070 'sub' 'sub_ln120_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2071 [1/1] (1.54ns)   --->   "%icmp_ln120_36 = icmp_sgt  i12 %sub_ln120_22, i12 12" [FFT32_sol.cpp:120]   --->   Operation 2071 'icmp' 'icmp_ln120_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2072 [1/1] (1.54ns)   --->   "%add_ln120_7 = add i12 %sub_ln120_22, i12 4084" [FFT32_sol.cpp:120]   --->   Operation 2072 'add' 'add_ln120_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2073 [1/1] (1.54ns)   --->   "%sub_ln120_23 = sub i12 12, i12 %sub_ln120_22" [FFT32_sol.cpp:120]   --->   Operation 2073 'sub' 'sub_ln120_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2074 [1/1] (0.69ns)   --->   "%select_ln120_29 = select i1 %icmp_ln120_36, i12 %add_ln120_7, i12 %sub_ln120_23" [FFT32_sol.cpp:120]   --->   Operation 2074 'select' 'select_ln120_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 2075 [1/1] (1.54ns)   --->   "%icmp_ln120_37 = icmp_eq  i12 %sub_ln120_22, i12 12" [FFT32_sol.cpp:120]   --->   Operation 2075 'icmp' 'icmp_ln120_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2076 [1/1] (0.00ns)   --->   "%angle_63 = trunc i54 %select_ln120_28" [FFT32_sol.cpp:120]   --->   Operation 2076 'trunc' 'angle_63' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_29, i32 4, i32 11" [FFT32_sol.cpp:120]   --->   Operation 2077 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_260 : Operation 2078 [1/1] (1.91ns)   --->   "%icmp_ln120_39 = icmp_eq  i8 %tmp_24, i8 0" [FFT32_sol.cpp:120]   --->   Operation 2078 'icmp' 'icmp_ln120_39' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 64> <Delay = 5.95>
ST_261 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln120_14 = sext i12 %select_ln120_29" [FFT32_sol.cpp:120]   --->   Operation 2079 'sext' 'sext_ln120_14' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2080 [1/1] (1.54ns)   --->   "%icmp_ln120_38 = icmp_ult  i12 %select_ln120_29, i12 54" [FFT32_sol.cpp:120]   --->   Operation 2080 'icmp' 'icmp_ln120_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln120_31 = zext i32 %sext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 2081 'zext' 'zext_ln120_31' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2082 [1/1] (4.61ns)   --->   "%ashr_ln120_7 = ashr i54 %select_ln120_28, i54 %zext_ln120_31" [FFT32_sol.cpp:120]   --->   Operation 2082 'ashr' 'ashr_ln120_7' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node angle_71)   --->   "%angle_64 = trunc i54 %ashr_ln120_7" [FFT32_sol.cpp:120]   --->   Operation 2083 'trunc' 'angle_64' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node angle_71)   --->   "%angle_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63" [FFT32_sol.cpp:120]   --->   Operation 2084 'bitselect' 'angle_65' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node angle_71)   --->   "%select_ln120_58 = select i1 %angle_65, i16 65535, i16 0" [FFT32_sol.cpp:120]   --->   Operation 2085 'select' 'select_ln120_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node angle_71)   --->   "%angle_66 = select i1 %icmp_ln120_38, i16 %angle_64, i16 %select_ln120_58" [FFT32_sol.cpp:120]   --->   Operation 2086 'select' 'angle_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln120_14cast = trunc i32 %sext_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 2087 'trunc' 'sext_ln120_14cast' <Predicate = (icmp_ln120_39 & !icmp_ln120_35)> <Delay = 0.00>
ST_261 : Operation 2088 [1/1] (3.98ns)   --->   "%shl_ln120_7 = shl i16 %angle_63, i16 %sext_ln120_14cast" [FFT32_sol.cpp:120]   --->   Operation 2088 'shl' 'shl_ln120_7' <Predicate = (icmp_ln120_39 & !icmp_ln120_35)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node angle_70)   --->   "%angle_68 = select i1 %icmp_ln120_39, i16 %shl_ln120_7, i16 0" [FFT32_sol.cpp:120]   --->   Operation 2089 'select' 'angle_68' <Predicate = (!icmp_ln120_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node angle_70)   --->   "%angle_69 = select i1 %icmp_ln120_35, i16 0, i16 %angle_68" [FFT32_sol.cpp:120]   --->   Operation 2090 'select' 'angle_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node angle_70)   --->   "%xor_ln120_14 = xor i1 %icmp_ln120_35, i1 1" [FFT32_sol.cpp:120]   --->   Operation 2091 'xor' 'xor_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node angle_70)   --->   "%and_ln120_14 = and i1 %icmp_ln120_37, i1 %xor_ln120_14" [FFT32_sol.cpp:120]   --->   Operation 2092 'and' 'and_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2093 [1/1] (0.97ns) (out node of the LUT)   --->   "%angle_70 = select i1 %and_ln120_14, i16 %angle_63, i16 %angle_69" [FFT32_sol.cpp:120]   --->   Operation 2093 'select' 'angle_70' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_15)   --->   "%or_ln120_7 = or i1 %icmp_ln120_35, i1 %icmp_ln120_37" [FFT32_sol.cpp:120]   --->   Operation 2094 'or' 'or_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln120_15)   --->   "%xor_ln120_15 = xor i1 %or_ln120_7, i1 1" [FFT32_sol.cpp:120]   --->   Operation 2095 'xor' 'xor_ln120_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2096 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln120_15 = and i1 %icmp_ln120_36, i1 %xor_ln120_15" [FFT32_sol.cpp:120]   --->   Operation 2096 'and' 'and_ln120_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2097 [1/1] (0.99ns) (out node of the LUT)   --->   "%angle_71 = select i1 %and_ln120_15, i16 %angle_66, i16 %angle_70" [FFT32_sol.cpp:120]   --->   Operation 2097 'select' 'angle_71' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 262 <SV = 65> <Delay = 2.88>
ST_262 : Operation 2098 [2/2] (2.88ns)   --->   "%call_ret_i23 = call i28 @generic_sincos<16, 4>, i16 %angle_71, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 2098 'call' 'call_ret_i23' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 66> <Delay = 6.12>
ST_263 : Operation 2099 [1/1] (0.00ns)   --->   "%w_real_3_46_load_1 = load i16 %w_real_3_46" [FFT32_sol.cpp:121]   --->   Operation 2099 'load' 'w_real_3_46_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2100 [1/1] (0.00ns)   --->   "%w_real_3_47_load_1 = load i16 %w_real_3_47" [FFT32_sol.cpp:121]   --->   Operation 2100 'load' 'w_real_3_47_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2101 [1/1] (0.00ns)   --->   "%w_real_3_51_load_1 = load i16 %w_real_3_51" [FFT32_sol.cpp:121]   --->   Operation 2101 'load' 'w_real_3_51_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2102 [1/1] (0.00ns)   --->   "%w_imag_3_46_load_1 = load i16 %w_imag_3_46" [FFT32_sol.cpp:122]   --->   Operation 2102 'load' 'w_imag_3_46_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2103 [1/1] (0.00ns)   --->   "%w_imag_3_47_load_1 = load i16 %w_imag_3_47" [FFT32_sol.cpp:122]   --->   Operation 2103 'load' 'w_imag_3_47_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2104 [1/1] (0.00ns)   --->   "%w_imag_3_51_load_1 = load i16 %w_imag_3_51" [FFT32_sol.cpp:122]   --->   Operation 2104 'load' 'w_imag_3_51_load_1' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [FFT32_sol.cpp:118]   --->   Operation 2105 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2106 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FFT32_sol.cpp:118]   --->   Operation 2106 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2107 [1/2] (5.32ns)   --->   "%call_ret_i23 = call i28 @generic_sincos<16, 4>, i16 %angle_71, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 2107 'call' 'call_ret_i23' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_263 : Operation 2108 [1/1] (0.00ns)   --->   "%w_real_1_7 = extractvalue i28 %call_ret_i23" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121]   --->   Operation 2108 'extractvalue' 'w_real_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln121_7 = sext i14 %w_real_1_7" [FFT32_sol.cpp:121]   --->   Operation 2109 'sext' 'sext_ln121_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2110 [1/1] (1.56ns)   --->   "%icmp_ln121_14 = icmp_eq  i2 %trunc_ln120_42, i2 1" [FFT32_sol.cpp:121]   --->   Operation 2110 'icmp' 'icmp_ln121_14' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2111 [1/1] (1.56ns)   --->   "%icmp_ln121_15 = icmp_eq  i2 %trunc_ln120_42, i2 2" [FFT32_sol.cpp:121]   --->   Operation 2111 'icmp' 'icmp_ln121_15' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2112 [1/1] (0.97ns)   --->   "%or_ln121_7 = or i1 %icmp_ln121_14, i1 %icmp_ln121_15" [FFT32_sol.cpp:121]   --->   Operation 2112 'or' 'or_ln121_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2113 [1/1] (0.80ns)   --->   "%w_real_3_60 = select i1 %or_ln121_7, i16 %w_real_3_51_load_1, i16 %sext_ln121_7" [FFT32_sol.cpp:121]   --->   Operation 2113 'select' 'w_real_3_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2114 [1/1] (0.80ns)   --->   "%w_real_3_61 = select i1 %icmp_ln121_15, i16 %sext_ln121_7, i16 %w_real_3_47_load_1" [FFT32_sol.cpp:121]   --->   Operation 2114 'select' 'w_real_3_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2115 [1/1] (0.80ns)   --->   "%w_real_3_62 = select i1 %icmp_ln121_14, i16 %sext_ln121_7, i16 %w_real_3_46_load_1" [FFT32_sol.cpp:121]   --->   Operation 2115 'select' 'w_real_3_62' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2116 [1/1] (0.00ns)   --->   "%w_imag_1_7 = extractvalue i28 %call_ret_i23" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:122]   --->   Operation 2116 'extractvalue' 'w_imag_1_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln122_7 = sext i14 %w_imag_1_7" [FFT32_sol.cpp:122]   --->   Operation 2117 'sext' 'sext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2118 [1/1] (0.80ns)   --->   "%w_imag_3_60 = select i1 %or_ln121_7, i16 %w_imag_3_51_load_1, i16 %sext_ln122_7" [FFT32_sol.cpp:122]   --->   Operation 2118 'select' 'w_imag_3_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2119 [1/1] (0.80ns)   --->   "%w_imag_3_61 = select i1 %icmp_ln121_15, i16 %sext_ln122_7, i16 %w_imag_3_47_load_1" [FFT32_sol.cpp:122]   --->   Operation 2119 'select' 'w_imag_3_61' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2120 [1/1] (0.80ns)   --->   "%w_imag_3_62 = select i1 %icmp_ln121_14, i16 %sext_ln122_7, i16 %w_imag_3_46_load_1" [FFT32_sol.cpp:122]   --->   Operation 2120 'select' 'w_imag_3_62' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 2121 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_60, i16 %w_imag_3_51" [FFT32_sol.cpp:118]   --->   Operation 2121 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2122 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_61, i16 %w_imag_3_47" [FFT32_sol.cpp:118]   --->   Operation 2122 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2123 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_imag_3_62, i16 %w_imag_3_46" [FFT32_sol.cpp:118]   --->   Operation 2123 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2124 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_60, i16 %w_real_3_51" [FFT32_sol.cpp:118]   --->   Operation 2124 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2125 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_61, i16 %w_real_3_47" [FFT32_sol.cpp:118]   --->   Operation 2125 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2126 [1/1] (0.00ns)   --->   "%store_ln118 = store i16 %w_real_3_62, i16 %w_real_3_46" [FFT32_sol.cpp:118]   --->   Operation 2126 'store' 'store_ln118' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2127 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body107.7" [FFT32_sol.cpp:118]   --->   Operation 2127 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 264 <SV = 37> <Delay = 1.05>
ST_264 : Operation 2128 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2128 'mul' 'mul_ln10_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 2129 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2129 'mul' 'mul_ln11_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 2130 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2130 'mul' 'mul_ln10_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 2131 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2131 'mul' 'mul_ln11_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 2132 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2132 'mul' 'mul_ln10_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 2133 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2133 'mul' 'mul_ln11_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 265 <SV = 38> <Delay = 2.10>
ST_265 : Operation 2134 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_21)   --->   "%mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2134 'mul' 'mul_ln10_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2135 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2135 'sub' 'sub_ln10_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2136 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_21)   --->   "%mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2136 'mul' 'mul_ln11_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2137 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2137 'add' 'add_ln11_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2138 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_22)   --->   "%mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2138 'mul' 'mul_ln10_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2139 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2139 'sub' 'sub_ln10_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2140 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_22)   --->   "%mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2140 'mul' 'mul_ln11_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2141 'add' 'add_ln11_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2142 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_23)   --->   "%mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2142 'mul' 'mul_ln10_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2143 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2143 'sub' 'sub_ln10_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2144 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_23)   --->   "%mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2144 'mul' 'mul_ln11_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 2145 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2145 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 266 <SV = 39> <Delay = 6.25>
ST_266 : Operation 2146 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2146 'sub' 'sub_ln10_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2147 [1/1] (0.00ns)   --->   "%br_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_21, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:127]   --->   Operation 2147 'partselect' 'br_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2148 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2148 'add' 'add_ln11_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2149 [1/1] (0.00ns)   --->   "%bi_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_21, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:127]   --->   Operation 2149 'partselect' 'bi_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2150 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2150 'sub' 'sub_ln10_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2151 [1/1] (0.00ns)   --->   "%cr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_22, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:128]   --->   Operation 2151 'partselect' 'cr_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2152 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2152 'add' 'add_ln11_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2153 [1/1] (0.00ns)   --->   "%ci_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_22, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:128]   --->   Operation 2153 'partselect' 'ci_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2154 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2154 'sub' 'sub_ln10_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2155 [1/1] (0.00ns)   --->   "%dr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_23, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:129]   --->   Operation 2155 'partselect' 'dr_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2156 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2156 'add' 'add_ln11_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 2157 [1/1] (0.00ns)   --->   "%di_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_23, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:129]   --->   Operation 2157 'partselect' 'di_7' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2158 [1/1] (2.07ns)   --->   "%ar0_7 = add i16 %br_7, i16 %stage1_real_28_loc_load" [FFT32_sol.cpp:24->FFT32_sol.cpp:130]   --->   Operation 2158 'add' 'ar0_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2159 [1/1] (2.07ns)   --->   "%ar1_7 = sub i16 %stage1_real_28_loc_load, i16 %br_7" [FFT32_sol.cpp:26->FFT32_sol.cpp:130]   --->   Operation 2159 'sub' 'ar1_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2160 [1/1] (2.07ns)   --->   "%ci0_7 = add i16 %di_7, i16 %ci_7" [FFT32_sol.cpp:29->FFT32_sol.cpp:130]   --->   Operation 2160 'add' 'ci0_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2161 [1/1] (2.07ns)   --->   "%ci1_7 = sub i16 %ci_7, i16 %di_7" [FFT32_sol.cpp:31->FFT32_sol.cpp:130]   --->   Operation 2161 'sub' 'ci1_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2162 [1/1] (2.07ns)   --->   "%add_ln35_7 = add i16 %ci1_7, i16 %ar1_7" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 2162 'add' 'add_ln35_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2163 [1/1] (2.07ns)   --->   "%sub_ln37_7 = sub i16 %ar1_7, i16 %ci1_7" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 2163 'sub' 'sub_ln37_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2164 [2/2] (2.88ns)   --->   "%call_ret_i7 = call i28 @generic_sincos<16, 4>, i16 0, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2164 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2165 [2/2] (2.88ns)   --->   "%call_ret_i8 = call i28 @generic_sincos<16, 4>, i16 64731, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2165 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2166 [2/2] (2.88ns)   --->   "%call_ret_i9 = call i28 @generic_sincos<16, 4>, i16 63927, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2166 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2167 [2/2] (2.88ns)   --->   "%call_ret_i10 = call i28 @generic_sincos<16, 4>, i16 63123, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2167 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2168 [2/2] (2.88ns)   --->   "%call_ret_i11 = call i28 @generic_sincos<16, 4>, i16 62319, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2168 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2169 [2/2] (2.88ns)   --->   "%call_ret_i12 = call i28 @generic_sincos<16, 4>, i16 61514, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2169 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2170 [2/2] (2.88ns)   --->   "%call_ret_i13 = call i28 @generic_sincos<16, 4>, i16 60710, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2170 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2171 [2/2] (2.88ns)   --->   "%call_ret_i14 = call i28 @generic_sincos<16, 4>, i16 59906, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2171 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2172 [2/2] (2.88ns)   --->   "%call_ret_i15 = call i28 @generic_sincos<16, 4>, i16 59102, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2172 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2173 [2/2] (2.88ns)   --->   "%call_ret_i16 = call i28 @generic_sincos<16, 4>, i16 58297, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2173 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2174 [2/2] (2.88ns)   --->   "%call_ret_i17 = call i28 @generic_sincos<16, 4>, i16 57493, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2174 'call' 'call_ret_i17' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2175 [2/2] (2.88ns)   --->   "%call_ret_i18 = call i28 @generic_sincos<16, 4>, i16 56689, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2175 'call' 'call_ret_i18' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2176 [2/2] (2.88ns)   --->   "%call_ret_i19 = call i28 @generic_sincos<16, 4>, i16 55885, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2176 'call' 'call_ret_i19' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2177 [2/2] (2.88ns)   --->   "%call_ret_i20 = call i28 @generic_sincos<16, 4>, i16 55080, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2177 'call' 'call_ret_i20' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2178 [2/2] (2.88ns)   --->   "%call_ret_i21 = call i28 @generic_sincos<16, 4>, i16 54276, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2178 'call' 'call_ret_i21' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_266 : Operation 2179 [2/2] (2.88ns)   --->   "%call_ret_i22 = call i28 @generic_sincos<16, 4>, i16 53472, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2179 'call' 'call_ret_i22' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 267 <SV = 40> <Delay = 6.37>
ST_267 : Operation 2180 [1/1] (2.07ns)   --->   "%a_imag_14 = add i16 %ci0_6, i16 %ai0_7" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 2180 'add' 'a_imag_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2181 [1/1] (2.07ns)   --->   "%stage2_imag_78 = sub i16 %ai1_7, i16 %cr1_6" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 2181 'sub' 'stage2_imag_78' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2182 [1/1] (2.07ns)   --->   "%stage2_imag_79 = sub i16 %ai0_7, i16 %ci0_6" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 2182 'sub' 'stage2_imag_79' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2183 [1/1] (2.07ns)   --->   "%stage2_imag_80 = add i16 %cr1_6, i16 %ai1_7" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 2183 'add' 'stage2_imag_80' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2184 [1/1] (2.07ns)   --->   "%ai0 = add i16 %bi_7, i16 %stage1_imag_28_loc_load" [FFT32_sol.cpp:25->FFT32_sol.cpp:130]   --->   Operation 2184 'add' 'ai0' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2185 [1/1] (2.07ns)   --->   "%ai1 = sub i16 %stage1_imag_28_loc_load, i16 %bi_7" [FFT32_sol.cpp:27->FFT32_sol.cpp:130]   --->   Operation 2185 'sub' 'ai1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2186 [1/1] (2.07ns)   --->   "%cr0_7 = add i16 %dr_7, i16 %cr_7" [FFT32_sol.cpp:28->FFT32_sol.cpp:130]   --->   Operation 2186 'add' 'cr0_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2187 [1/1] (2.07ns)   --->   "%cr1_7 = sub i16 %cr_7, i16 %dr_7" [FFT32_sol.cpp:30->FFT32_sol.cpp:130]   --->   Operation 2187 'sub' 'cr1_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2188 [1/1] (2.07ns)   --->   "%a_real = add i16 %cr0_7, i16 %ar0_7" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 2188 'add' 'a_real' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2189 [1/1] (2.07ns)   --->   "%a_imag = add i16 %ci0_7, i16 %ai0" [FFT32_sol.cpp:34->FFT32_sol.cpp:130]   --->   Operation 2189 'add' 'a_imag' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2190 [1/1] (2.07ns)   --->   "%sub_ln35_7 = sub i16 %ai1, i16 %cr1_7" [FFT32_sol.cpp:35->FFT32_sol.cpp:130]   --->   Operation 2190 'sub' 'sub_ln35_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2191 [1/1] (2.07ns)   --->   "%sub_ln36_14 = sub i16 %ar0_7, i16 %cr0_7" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 2191 'sub' 'sub_ln36_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2192 [1/1] (2.07ns)   --->   "%sub_ln36_15 = sub i16 %ai0, i16 %ci0_7" [FFT32_sol.cpp:36->FFT32_sol.cpp:130]   --->   Operation 2192 'sub' 'sub_ln36_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2193 [1/1] (2.07ns)   --->   "%add_ln37_7 = add i16 %cr1_7, i16 %ai1" [FFT32_sol.cpp:37->FFT32_sol.cpp:130]   --->   Operation 2193 'add' 'add_ln37_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2194 [1/2] (5.32ns)   --->   "%call_ret_i7 = call i28 @generic_sincos<16, 4>, i16 0, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2194 'call' 'call_ret_i7' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2195 [1/1] (0.00ns)   --->   "%agg_result_i = extractvalue i28 %call_ret_i7" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2195 'extractvalue' 'agg_result_i' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2196 [1/1] (0.00ns)   --->   "%agg_result_i1 = extractvalue i28 %call_ret_i7" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2196 'extractvalue' 'agg_result_i1' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln10_97 = sext i14 %agg_result_i" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2197 'sext' 'sext_ln10_97' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln10_98 = sext i16 %a_imag_12" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2198 'sext' 'sext_ln10_98' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln10_99 = sext i14 %agg_result_i1" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2199 'sext' 'sext_ln10_99' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2200 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2200 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2201 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2201 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2202 [1/2] (5.32ns)   --->   "%call_ret_i8 = call i28 @generic_sincos<16, 4>, i16 64731, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2202 'call' 'call_ret_i8' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2203 [1/1] (0.00ns)   --->   "%agg_result_i2 = extractvalue i28 %call_ret_i8" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2203 'extractvalue' 'agg_result_i2' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2204 [1/1] (0.00ns)   --->   "%agg_result_i3 = extractvalue i28 %call_ret_i8" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2204 'extractvalue' 'agg_result_i3' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln10_101 = sext i14 %agg_result_i2" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2205 'sext' 'sext_ln10_101' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln10_102 = sext i16 %stage2_imag_72" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2206 'sext' 'sext_ln10_102' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln10_103 = sext i14 %agg_result_i3" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2207 'sext' 'sext_ln10_103' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2208 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2208 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2209 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2209 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2210 [1/2] (5.32ns)   --->   "%call_ret_i9 = call i28 @generic_sincos<16, 4>, i16 63927, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2210 'call' 'call_ret_i9' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2211 [1/1] (0.00ns)   --->   "%agg_result_i4 = extractvalue i28 %call_ret_i9" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2211 'extractvalue' 'agg_result_i4' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2212 [1/1] (0.00ns)   --->   "%agg_result_i5 = extractvalue i28 %call_ret_i9" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2212 'extractvalue' 'agg_result_i5' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln10_105 = sext i14 %agg_result_i4" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2213 'sext' 'sext_ln10_105' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln10_106 = sext i16 %stage2_imag_73" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2214 'sext' 'sext_ln10_106' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln10_107 = sext i14 %agg_result_i5" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2215 'sext' 'sext_ln10_107' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2216 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2216 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2217 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2217 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2218 [1/2] (5.32ns)   --->   "%call_ret_i10 = call i28 @generic_sincos<16, 4>, i16 63123, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2218 'call' 'call_ret_i10' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2219 [1/1] (0.00ns)   --->   "%agg_result_i6 = extractvalue i28 %call_ret_i10" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2219 'extractvalue' 'agg_result_i6' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2220 [1/1] (0.00ns)   --->   "%agg_result_i7 = extractvalue i28 %call_ret_i10" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2220 'extractvalue' 'agg_result_i7' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln10_109 = sext i14 %agg_result_i6" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2221 'sext' 'sext_ln10_109' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln10_110 = sext i16 %stage2_imag_74" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2222 'sext' 'sext_ln10_110' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln10_111 = sext i14 %agg_result_i7" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2223 'sext' 'sext_ln10_111' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2224 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2224 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2225 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2225 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2226 [1/2] (5.32ns)   --->   "%call_ret_i11 = call i28 @generic_sincos<16, 4>, i16 62319, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2226 'call' 'call_ret_i11' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2227 [1/1] (0.00ns)   --->   "%agg_result_i8 = extractvalue i28 %call_ret_i11" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2227 'extractvalue' 'agg_result_i8' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2228 [1/1] (0.00ns)   --->   "%agg_result_i9 = extractvalue i28 %call_ret_i11" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2228 'extractvalue' 'agg_result_i9' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln10_113 = sext i14 %agg_result_i8" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2229 'sext' 'sext_ln10_113' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln10_114 = sext i16 %a_imag_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2230 'sext' 'sext_ln10_114' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln10_115 = sext i14 %agg_result_i9" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2231 'sext' 'sext_ln10_115' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2232 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2232 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2233 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2233 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2234 [1/2] (5.32ns)   --->   "%call_ret_i12 = call i28 @generic_sincos<16, 4>, i16 61514, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2234 'call' 'call_ret_i12' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2235 [1/1] (0.00ns)   --->   "%agg_result_i10 = extractvalue i28 %call_ret_i12" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2235 'extractvalue' 'agg_result_i10' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2236 [1/1] (0.00ns)   --->   "%agg_result_i11 = extractvalue i28 %call_ret_i12" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2236 'extractvalue' 'agg_result_i11' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln10_117 = sext i14 %agg_result_i10" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2237 'sext' 'sext_ln10_117' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln10_118 = sext i16 %stage2_imag_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2238 'sext' 'sext_ln10_118' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln10_119 = sext i14 %agg_result_i11" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2239 'sext' 'sext_ln10_119' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2240 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2240 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2241 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2241 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2242 [1/2] (5.32ns)   --->   "%call_ret_i13 = call i28 @generic_sincos<16, 4>, i16 60710, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2242 'call' 'call_ret_i13' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2243 [1/1] (0.00ns)   --->   "%agg_result_i12 = extractvalue i28 %call_ret_i13" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2243 'extractvalue' 'agg_result_i12' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2244 [1/1] (0.00ns)   --->   "%agg_result_i13 = extractvalue i28 %call_ret_i13" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2244 'extractvalue' 'agg_result_i13' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln10_121 = sext i14 %agg_result_i12" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2245 'sext' 'sext_ln10_121' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln10_122 = sext i16 %stage2_imag_76" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2246 'sext' 'sext_ln10_122' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln10_123 = sext i14 %agg_result_i13" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2247 'sext' 'sext_ln10_123' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2248 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2248 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2249 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2249 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2250 [1/2] (5.32ns)   --->   "%call_ret_i14 = call i28 @generic_sincos<16, 4>, i16 59906, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2250 'call' 'call_ret_i14' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2251 [1/1] (0.00ns)   --->   "%agg_result_i14 = extractvalue i28 %call_ret_i14" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2251 'extractvalue' 'agg_result_i14' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2252 [1/1] (0.00ns)   --->   "%agg_result_i15 = extractvalue i28 %call_ret_i14" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2252 'extractvalue' 'agg_result_i15' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln10_125 = sext i14 %agg_result_i14" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2253 'sext' 'sext_ln10_125' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln10_126 = sext i16 %stage2_imag_77" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2254 'sext' 'sext_ln10_126' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln10_127 = sext i14 %agg_result_i15" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2255 'sext' 'sext_ln10_127' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2256 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2256 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2257 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2257 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2258 [1/2] (5.32ns)   --->   "%call_ret_i15 = call i28 @generic_sincos<16, 4>, i16 59102, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2258 'call' 'call_ret_i15' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2259 [1/1] (0.00ns)   --->   "%agg_result_i16 = extractvalue i28 %call_ret_i15" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2259 'extractvalue' 'agg_result_i16' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2260 [1/1] (0.00ns)   --->   "%agg_result_i17 = extractvalue i28 %call_ret_i15" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2260 'extractvalue' 'agg_result_i17' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln10_129 = sext i14 %agg_result_i16" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2261 'sext' 'sext_ln10_129' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln10_130 = sext i16 %a_imag_14" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2262 'sext' 'sext_ln10_130' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln10_131 = sext i14 %agg_result_i17" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2263 'sext' 'sext_ln10_131' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2264 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2264 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2265 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2265 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2266 [1/2] (5.32ns)   --->   "%call_ret_i16 = call i28 @generic_sincos<16, 4>, i16 58297, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2266 'call' 'call_ret_i16' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2267 [1/1] (0.00ns)   --->   "%agg_result_i18 = extractvalue i28 %call_ret_i16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2267 'extractvalue' 'agg_result_i18' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2268 [1/1] (0.00ns)   --->   "%agg_result_i19 = extractvalue i28 %call_ret_i16" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2268 'extractvalue' 'agg_result_i19' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln10_133 = sext i14 %agg_result_i18" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2269 'sext' 'sext_ln10_133' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln10_134 = sext i16 %stage2_imag_78" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2270 'sext' 'sext_ln10_134' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln10_135 = sext i14 %agg_result_i19" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2271 'sext' 'sext_ln10_135' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2272 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2272 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2273 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2273 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2274 [1/2] (5.32ns)   --->   "%call_ret_i17 = call i28 @generic_sincos<16, 4>, i16 57493, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2274 'call' 'call_ret_i17' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2275 [1/1] (0.00ns)   --->   "%agg_result_i20 = extractvalue i28 %call_ret_i17" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2275 'extractvalue' 'agg_result_i20' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2276 [1/1] (0.00ns)   --->   "%agg_result_i21 = extractvalue i28 %call_ret_i17" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2276 'extractvalue' 'agg_result_i21' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln10_137 = sext i14 %agg_result_i20" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2277 'sext' 'sext_ln10_137' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln10_138 = sext i16 %stage2_imag_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2278 'sext' 'sext_ln10_138' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln10_139 = sext i14 %agg_result_i21" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2279 'sext' 'sext_ln10_139' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2280 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2280 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2281 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2281 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2282 [1/2] (5.32ns)   --->   "%call_ret_i18 = call i28 @generic_sincos<16, 4>, i16 56689, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2282 'call' 'call_ret_i18' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2283 [1/1] (0.00ns)   --->   "%agg_result_i22 = extractvalue i28 %call_ret_i18" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2283 'extractvalue' 'agg_result_i22' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2284 [1/1] (0.00ns)   --->   "%agg_result_i23 = extractvalue i28 %call_ret_i18" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2284 'extractvalue' 'agg_result_i23' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln10_141 = sext i14 %agg_result_i22" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2285 'sext' 'sext_ln10_141' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln10_142 = sext i16 %stage2_imag_80" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2286 'sext' 'sext_ln10_142' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln10_143 = sext i14 %agg_result_i23" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2287 'sext' 'sext_ln10_143' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2288 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2288 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2289 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2289 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2290 [1/2] (5.32ns)   --->   "%call_ret_i19 = call i28 @generic_sincos<16, 4>, i16 55885, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2290 'call' 'call_ret_i19' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2291 [1/1] (0.00ns)   --->   "%agg_result_i24 = extractvalue i28 %call_ret_i19" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2291 'extractvalue' 'agg_result_i24' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2292 [1/1] (0.00ns)   --->   "%agg_result_i25 = extractvalue i28 %call_ret_i19" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2292 'extractvalue' 'agg_result_i25' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln10_145 = sext i14 %agg_result_i24" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2293 'sext' 'sext_ln10_145' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln10_146 = sext i16 %a_imag" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2294 'sext' 'sext_ln10_146' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln10_147 = sext i14 %agg_result_i25" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2295 'sext' 'sext_ln10_147' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2296 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2296 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2297 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2297 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2298 [1/2] (5.32ns)   --->   "%call_ret_i20 = call i28 @generic_sincos<16, 4>, i16 55080, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2298 'call' 'call_ret_i20' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2299 [1/1] (0.00ns)   --->   "%agg_result_i26 = extractvalue i28 %call_ret_i20" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2299 'extractvalue' 'agg_result_i26' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2300 [1/1] (0.00ns)   --->   "%agg_result_i27 = extractvalue i28 %call_ret_i20" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2300 'extractvalue' 'agg_result_i27' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln10_149 = sext i14 %agg_result_i26" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2301 'sext' 'sext_ln10_149' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln10_150 = sext i16 %sub_ln35_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2302 'sext' 'sext_ln10_150' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln10_151 = sext i14 %agg_result_i27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2303 'sext' 'sext_ln10_151' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2304 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2304 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2305 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2305 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2306 [1/2] (5.32ns)   --->   "%call_ret_i21 = call i28 @generic_sincos<16, 4>, i16 54276, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2306 'call' 'call_ret_i21' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2307 [1/1] (0.00ns)   --->   "%agg_result_i28 = extractvalue i28 %call_ret_i21" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2307 'extractvalue' 'agg_result_i28' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2308 [1/1] (0.00ns)   --->   "%agg_result_i29 = extractvalue i28 %call_ret_i21" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2308 'extractvalue' 'agg_result_i29' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln10_153 = sext i14 %agg_result_i28" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2309 'sext' 'sext_ln10_153' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln10_154 = sext i16 %sub_ln36_15" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2310 'sext' 'sext_ln10_154' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln10_155 = sext i14 %agg_result_i29" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2311 'sext' 'sext_ln10_155' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2312 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2312 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2313 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2313 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2314 [1/2] (5.32ns)   --->   "%call_ret_i22 = call i28 @generic_sincos<16, 4>, i16 53472, i126 %cordic_apfixed_circ_table_arctan_128" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2314 'call' 'call_ret_i22' <Predicate = true> <Delay = 5.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 2315 [1/1] (0.00ns)   --->   "%agg_result_i30 = extractvalue i28 %call_ret_i22" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145]   --->   Operation 2315 'extractvalue' 'agg_result_i30' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2316 [1/1] (0.00ns)   --->   "%agg_result_i31 = extractvalue i28 %call_ret_i22" [D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1937->FFT32_sol.cpp:146]   --->   Operation 2316 'extractvalue' 'agg_result_i31' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln10_157 = sext i14 %agg_result_i30" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2317 'sext' 'sext_ln10_157' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln10_158 = sext i16 %add_ln37_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2318 'sext' 'sext_ln10_158' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln10_159 = sext i14 %agg_result_i31" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2319 'sext' 'sext_ln10_159' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 2320 [3/3] (1.05ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2320 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 2321 [3/3] (1.05ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2321 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 268 <SV = 41> <Delay = 5.58>
ST_268 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln10_96 = sext i16 %a_real_12" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2322 'sext' 'sext_ln10_96' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2323 [1/1] (5.58ns)   --->   "%mul_ln10_48 = mul i28 %sext_ln10_96, i28 %sext_ln10_97" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2323 'mul' 'mul_ln10_48' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2324 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2324 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2325 [1/1] (5.58ns)   --->   "%mul_ln11_48 = mul i28 %sext_ln10_96, i28 %sext_ln10_99" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2325 'mul' 'mul_ln11_48' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2326 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2326 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln10_100 = sext i16 %stage2_real_72" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2327 'sext' 'sext_ln10_100' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2328 [1/1] (5.58ns)   --->   "%mul_ln10_50 = mul i28 %sext_ln10_100, i28 %sext_ln10_101" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2328 'mul' 'mul_ln10_50' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2329 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2329 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2330 [1/1] (5.58ns)   --->   "%mul_ln11_50 = mul i28 %sext_ln10_100, i28 %sext_ln10_103" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2330 'mul' 'mul_ln11_50' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2331 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2331 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln10_104 = sext i16 %stage2_real_73" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2332 'sext' 'sext_ln10_104' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2333 [1/1] (5.58ns)   --->   "%mul_ln10_52 = mul i28 %sext_ln10_104, i28 %sext_ln10_105" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2333 'mul' 'mul_ln10_52' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2334 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2334 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2335 [1/1] (5.58ns)   --->   "%mul_ln11_52 = mul i28 %sext_ln10_104, i28 %sext_ln10_107" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2335 'mul' 'mul_ln11_52' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2336 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2336 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln10_108 = sext i16 %stage2_real_74" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2337 'sext' 'sext_ln10_108' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2338 [1/1] (5.58ns)   --->   "%mul_ln10_54 = mul i28 %sext_ln10_108, i28 %sext_ln10_109" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2338 'mul' 'mul_ln10_54' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2339 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2339 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2340 [1/1] (5.58ns)   --->   "%mul_ln11_54 = mul i28 %sext_ln10_108, i28 %sext_ln10_111" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2340 'mul' 'mul_ln11_54' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2341 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2341 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln10_112 = sext i16 %a_real_13" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2342 'sext' 'sext_ln10_112' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2343 [1/1] (5.58ns)   --->   "%mul_ln10_56 = mul i28 %sext_ln10_112, i28 %sext_ln10_113" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2343 'mul' 'mul_ln10_56' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2344 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2344 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2345 [1/1] (5.58ns)   --->   "%mul_ln11_56 = mul i28 %sext_ln10_112, i28 %sext_ln10_115" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2345 'mul' 'mul_ln11_56' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2346 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2346 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln10_116 = sext i16 %stage2_real_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2347 'sext' 'sext_ln10_116' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2348 [1/1] (5.58ns)   --->   "%mul_ln10_58 = mul i28 %sext_ln10_116, i28 %sext_ln10_117" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2348 'mul' 'mul_ln10_58' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2349 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2349 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2350 [1/1] (5.58ns)   --->   "%mul_ln11_58 = mul i28 %sext_ln10_116, i28 %sext_ln10_119" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2350 'mul' 'mul_ln11_58' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2351 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2351 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln10_120 = sext i16 %stage2_real_76" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2352 'sext' 'sext_ln10_120' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2353 [1/1] (5.58ns)   --->   "%mul_ln10_60 = mul i28 %sext_ln10_120, i28 %sext_ln10_121" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2353 'mul' 'mul_ln10_60' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2354 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2354 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2355 [1/1] (5.58ns)   --->   "%mul_ln11_60 = mul i28 %sext_ln10_120, i28 %sext_ln10_123" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2355 'mul' 'mul_ln11_60' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2356 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2356 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln10_124 = sext i16 %stage2_real_77" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2357 'sext' 'sext_ln10_124' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2358 [1/1] (5.58ns)   --->   "%mul_ln10_62 = mul i28 %sext_ln10_124, i28 %sext_ln10_125" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2358 'mul' 'mul_ln10_62' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2359 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2359 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2360 [1/1] (5.58ns)   --->   "%mul_ln11_62 = mul i28 %sext_ln10_124, i28 %sext_ln10_127" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2360 'mul' 'mul_ln11_62' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2361 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2361 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln10_128 = sext i16 %a_real_14" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2362 'sext' 'sext_ln10_128' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2363 [1/1] (5.58ns)   --->   "%mul_ln10_64 = mul i28 %sext_ln10_128, i28 %sext_ln10_129" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2363 'mul' 'mul_ln10_64' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2364 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2364 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2365 [1/1] (5.58ns)   --->   "%mul_ln11_64 = mul i28 %sext_ln10_128, i28 %sext_ln10_131" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2365 'mul' 'mul_ln11_64' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2366 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2366 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln10_132 = sext i16 %stage2_real_78" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2367 'sext' 'sext_ln10_132' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2368 [1/1] (5.58ns)   --->   "%mul_ln10_66 = mul i28 %sext_ln10_132, i28 %sext_ln10_133" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2368 'mul' 'mul_ln10_66' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2369 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2369 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2370 [1/1] (5.58ns)   --->   "%mul_ln11_66 = mul i28 %sext_ln10_132, i28 %sext_ln10_135" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2370 'mul' 'mul_ln11_66' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2371 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2371 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln10_136 = sext i16 %stage2_real_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2372 'sext' 'sext_ln10_136' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2373 [1/1] (5.58ns)   --->   "%mul_ln10_68 = mul i28 %sext_ln10_136, i28 %sext_ln10_137" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2373 'mul' 'mul_ln10_68' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2374 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2374 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2375 [1/1] (5.58ns)   --->   "%mul_ln11_68 = mul i28 %sext_ln10_136, i28 %sext_ln10_139" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2375 'mul' 'mul_ln11_68' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2376 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2376 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln10_140 = sext i16 %stage2_real_80" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2377 'sext' 'sext_ln10_140' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2378 [1/1] (5.58ns)   --->   "%mul_ln10_70 = mul i28 %sext_ln10_140, i28 %sext_ln10_141" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2378 'mul' 'mul_ln10_70' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2379 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2379 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2380 [1/1] (5.58ns)   --->   "%mul_ln11_70 = mul i28 %sext_ln10_140, i28 %sext_ln10_143" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2380 'mul' 'mul_ln11_70' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2381 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2381 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln10_144 = sext i16 %a_real" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2382 'sext' 'sext_ln10_144' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2383 [1/1] (5.58ns)   --->   "%mul_ln10_72 = mul i28 %sext_ln10_144, i28 %sext_ln10_145" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2383 'mul' 'mul_ln10_72' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2384 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2384 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2385 [1/1] (5.58ns)   --->   "%mul_ln11_72 = mul i28 %sext_ln10_144, i28 %sext_ln10_147" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2385 'mul' 'mul_ln11_72' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2386 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2386 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln10_148 = sext i16 %add_ln35_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2387 'sext' 'sext_ln10_148' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2388 [1/1] (5.58ns)   --->   "%mul_ln10_74 = mul i28 %sext_ln10_148, i28 %sext_ln10_149" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2388 'mul' 'mul_ln10_74' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2389 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2389 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2390 [1/1] (5.58ns)   --->   "%mul_ln11_74 = mul i28 %sext_ln10_148, i28 %sext_ln10_151" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2390 'mul' 'mul_ln11_74' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2391 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2391 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2392 [1/1] (0.00ns)   --->   "%sext_ln10_152 = sext i16 %sub_ln36_14" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2392 'sext' 'sext_ln10_152' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2393 [1/1] (5.58ns)   --->   "%mul_ln10_76 = mul i28 %sext_ln10_152, i28 %sext_ln10_153" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2393 'mul' 'mul_ln10_76' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2394 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2394 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2395 [1/1] (5.58ns)   --->   "%mul_ln11_76 = mul i28 %sext_ln10_152, i28 %sext_ln10_155" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2395 'mul' 'mul_ln11_76' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2396 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2396 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln10_156 = sext i16 %sub_ln37_7" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2397 'sext' 'sext_ln10_156' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 2398 [1/1] (5.58ns)   --->   "%mul_ln10_78 = mul i28 %sext_ln10_156, i28 %sext_ln10_157" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2398 'mul' 'mul_ln10_78' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2399 [2/3] (1.05ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2399 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2400 [1/1] (5.58ns)   --->   "%mul_ln11_78 = mul i28 %sext_ln10_156, i28 %sext_ln10_159" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2400 'mul' 'mul_ln11_78' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2401 [2/3] (1.05ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2401 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 2402 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 2402 'wait' 'empty_32' <Predicate = true> <Delay = 0.00>

State 269 <SV = 42> <Delay = 2.10>
ST_269 : Operation 2403 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_24)   --->   "%mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2403 'mul' 'mul_ln10_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2404 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2404 'sub' 'sub_ln10_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2405 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_24)   --->   "%mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2405 'mul' 'mul_ln11_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2406 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2406 'add' 'add_ln11_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2407 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_25)   --->   "%mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2407 'mul' 'mul_ln10_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2408 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2408 'sub' 'sub_ln10_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2409 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_25)   --->   "%mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2409 'mul' 'mul_ln11_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2410 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2410 'add' 'add_ln11_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2411 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_26)   --->   "%mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2411 'mul' 'mul_ln10_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2412 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2412 'sub' 'sub_ln10_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2413 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_26)   --->   "%mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2413 'mul' 'mul_ln11_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2414 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2414 'add' 'add_ln11_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2415 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_27)   --->   "%mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2415 'mul' 'mul_ln10_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2416 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2416 'sub' 'sub_ln10_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2417 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_27)   --->   "%mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2417 'mul' 'mul_ln11_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2418 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2418 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2419 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_28)   --->   "%mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2419 'mul' 'mul_ln10_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2420 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2420 'sub' 'sub_ln10_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2421 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_28)   --->   "%mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2421 'mul' 'mul_ln11_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2422 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2422 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2423 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_29)   --->   "%mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2423 'mul' 'mul_ln10_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2424 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2424 'sub' 'sub_ln10_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2425 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_29)   --->   "%mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2425 'mul' 'mul_ln11_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2426 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2426 'add' 'add_ln11_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2427 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_30)   --->   "%mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2427 'mul' 'mul_ln10_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2428 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2428 'sub' 'sub_ln10_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2429 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_30)   --->   "%mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2429 'mul' 'mul_ln11_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2430 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2430 'add' 'add_ln11_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2431 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_31)   --->   "%mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2431 'mul' 'mul_ln10_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2432 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2432 'sub' 'sub_ln10_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2433 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_31)   --->   "%mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2433 'mul' 'mul_ln11_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2434 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2434 'add' 'add_ln11_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2435 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_32)   --->   "%mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2435 'mul' 'mul_ln10_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2436 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2436 'sub' 'sub_ln10_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2437 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_32)   --->   "%mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2437 'mul' 'mul_ln11_65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2438 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2438 'add' 'add_ln11_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2439 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_33)   --->   "%mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2439 'mul' 'mul_ln10_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2440 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2440 'sub' 'sub_ln10_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2441 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_33)   --->   "%mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2441 'mul' 'mul_ln11_67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2442 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2442 'add' 'add_ln11_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2443 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_34)   --->   "%mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2443 'mul' 'mul_ln10_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2444 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2444 'sub' 'sub_ln10_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2445 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_34)   --->   "%mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2445 'mul' 'mul_ln11_69' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2446 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2446 'add' 'add_ln11_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2447 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_35)   --->   "%mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2447 'mul' 'mul_ln10_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2448 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2448 'sub' 'sub_ln10_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2449 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_35)   --->   "%mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2449 'mul' 'mul_ln11_71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2450 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2450 'add' 'add_ln11_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2451 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_36)   --->   "%mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2451 'mul' 'mul_ln10_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2452 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2452 'sub' 'sub_ln10_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2453 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_36)   --->   "%mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2453 'mul' 'mul_ln11_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2454 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2454 'add' 'add_ln11_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2455 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_37)   --->   "%mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2455 'mul' 'mul_ln10_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2456 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2456 'sub' 'sub_ln10_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2457 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_37)   --->   "%mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2457 'mul' 'mul_ln11_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2458 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2458 'add' 'add_ln11_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2459 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_38)   --->   "%mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2459 'mul' 'mul_ln10_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2460 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2460 'sub' 'sub_ln10_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2461 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_38)   --->   "%mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2461 'mul' 'mul_ln11_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2462 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2462 'add' 'add_ln11_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2463 [1/3] (0.00ns) (grouped into DSP with root node sub_ln10_39)   --->   "%mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2463 'mul' 'mul_ln10_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2464 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2464 'sub' 'sub_ln10_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2465 [1/3] (0.00ns) (grouped into DSP with root node add_ln11_39)   --->   "%mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2465 'mul' 'mul_ln11_79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 2466 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2466 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 270 <SV = 43> <Delay = 2.10>
ST_270 : Operation 2467 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2467 'sub' 'sub_ln10_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_24, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2468 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2469 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2469 'add' 'add_ln11_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2470 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_24, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2470 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2471 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2471 'sub' 'sub_ln10_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2472 [1/1] (0.00ns)   --->   "%trunc_ln10_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_25, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2472 'partselect' 'trunc_ln10_s' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2473 'add' 'add_ln11_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln11_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_25, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2474 'partselect' 'trunc_ln11_s' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2475 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2475 'sub' 'sub_ln10_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_26, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2476 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2477 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2477 'add' 'add_ln11_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2478 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_26, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2478 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2479 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2479 'sub' 'sub_ln10_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_27, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2480 'partselect' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2481 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2481 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_27, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2482 'partselect' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2483 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2483 'sub' 'sub_ln10_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_28, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2484 'partselect' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2485 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2485 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_28, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2486 'partselect' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2487 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2487 'sub' 'sub_ln10_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_29, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2488 'partselect' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2489 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2489 'add' 'add_ln11_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln11_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_29, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2490 'partselect' 'trunc_ln11_4' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2491 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2491 'sub' 'sub_ln10_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_30, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2492 'partselect' 'trunc_ln10_5' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2493 'add' 'add_ln11_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2494 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_30, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2494 'partselect' 'trunc_ln11_5' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2495 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2495 'sub' 'sub_ln10_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2496 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_31, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2496 'partselect' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2497 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2497 'add' 'add_ln11_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln11_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_31, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2498 'partselect' 'trunc_ln11_6' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2499 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2499 'sub' 'sub_ln10_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_32, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2500 'partselect' 'trunc_ln10_7' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2501 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2501 'add' 'add_ln11_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2502 [1/1] (0.00ns)   --->   "%trunc_ln11_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_32, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2502 'partselect' 'trunc_ln11_7' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2503 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2503 'sub' 'sub_ln10_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_33, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2504 'partselect' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2505 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2505 'add' 'add_ln11_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln11_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_33, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2506 'partselect' 'trunc_ln11_8' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2507 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2507 'sub' 'sub_ln10_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2508 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_34, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2508 'partselect' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2509 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2509 'add' 'add_ln11_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln11_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_34, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2510 'partselect' 'trunc_ln11_9' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2511 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2511 'sub' 'sub_ln10_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln10_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_35, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2512 'partselect' 'trunc_ln10_10' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2513 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2513 'add' 'add_ln11_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln11_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_35, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2514 'partselect' 'trunc_ln11_10' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2515 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2515 'sub' 'sub_ln10_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2516 [1/1] (0.00ns)   --->   "%trunc_ln10_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_36, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2516 'partselect' 'trunc_ln10_11' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2517 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2517 'add' 'add_ln11_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2518 [1/1] (0.00ns)   --->   "%trunc_ln11_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_36, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2518 'partselect' 'trunc_ln11_11' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2519 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2519 'sub' 'sub_ln10_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2520 [1/1] (0.00ns)   --->   "%trunc_ln10_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_37, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2520 'partselect' 'trunc_ln10_12' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2521 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2521 'add' 'add_ln11_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln11_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_37, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2522 'partselect' 'trunc_ln11_12' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2523 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2523 'sub' 'sub_ln10_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln10_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_38, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2524 'partselect' 'trunc_ln10_13' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2525 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2525 'add' 'add_ln11_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln11_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_38, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2526 'partselect' 'trunc_ln11_13' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2527 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2527 'sub' 'sub_ln10_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln10_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_39, i32 12, i32 27" [FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2528 'partselect' 'trunc_ln10_14' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2529 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2529 'add' 'add_ln11_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 2530 [1/1] (0.00ns)   --->   "%trunc_ln11_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_39, i32 12, i32 27" [FFT32_sol.cpp:11->FFT32_sol.cpp:43->FFT32_sol.cpp:147]   --->   Operation 2530 'partselect' 'trunc_ln11_14' <Predicate = true> <Delay = 0.00>

State 271 <SV = 44> <Delay = 5.28>
ST_271 : Operation 2531 [1/1] (2.07ns)   --->   "%stage2_real = add i16 %trunc_ln7, i16 %a_real_8" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2531 'add' 'stage2_real' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2532 [1/1] (2.07ns)   --->   "%stage2_imag = add i16 %trunc_ln8, i16 %a_imag_8" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2532 'add' 'stage2_imag' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2533 [1/1] (2.07ns)   --->   "%stage2_real_29 = sub i16 %a_real_8, i16 %trunc_ln7" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2533 'sub' 'stage2_real_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2534 [1/1] (2.07ns)   --->   "%stage2_imag_29 = sub i16 %a_imag_8, i16 %trunc_ln8" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2534 'sub' 'stage2_imag_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2535 [1/1] (2.07ns)   --->   "%stage2_real_30 = add i16 %trunc_ln10_s, i16 %stage2_real_60" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2535 'add' 'stage2_real_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2536 [1/1] (2.07ns)   --->   "%stage2_imag_30 = add i16 %trunc_ln11_s, i16 %stage2_imag_60" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2536 'add' 'stage2_imag_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2537 [1/1] (2.07ns)   --->   "%stage2_real_31 = sub i16 %stage2_real_60, i16 %trunc_ln10_s" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2537 'sub' 'stage2_real_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2538 [1/1] (2.07ns)   --->   "%stage2_imag_31 = sub i16 %stage2_imag_60, i16 %trunc_ln11_s" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2538 'sub' 'stage2_imag_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2539 [1/1] (2.07ns)   --->   "%stage2_real_32 = add i16 %trunc_ln10_1, i16 %stage2_real_61" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2539 'add' 'stage2_real_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2540 [1/1] (2.07ns)   --->   "%stage2_imag_32 = add i16 %trunc_ln11_1, i16 %stage2_imag_61" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2540 'add' 'stage2_imag_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2541 [1/1] (2.07ns)   --->   "%stage2_real_33 = sub i16 %stage2_real_61, i16 %trunc_ln10_1" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2541 'sub' 'stage2_real_33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2542 [1/1] (2.07ns)   --->   "%stage2_imag_33 = sub i16 %stage2_imag_61, i16 %trunc_ln11_1" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2542 'sub' 'stage2_imag_33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2543 [1/1] (2.07ns)   --->   "%stage2_real_34 = add i16 %trunc_ln10_2, i16 %stage2_real_62" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2543 'add' 'stage2_real_34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2544 [1/1] (2.07ns)   --->   "%stage2_imag_34 = add i16 %trunc_ln11_2, i16 %stage2_imag_62" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2544 'add' 'stage2_imag_34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2545 [1/1] (2.07ns)   --->   "%stage2_real_35 = sub i16 %stage2_real_62, i16 %trunc_ln10_2" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2545 'sub' 'stage2_real_35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2546 [1/1] (2.07ns)   --->   "%stage2_imag_35 = sub i16 %stage2_imag_62, i16 %trunc_ln11_2" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2546 'sub' 'stage2_imag_35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2547 [1/1] (2.07ns)   --->   "%stage2_real_36 = add i16 %trunc_ln10_3, i16 %a_real_9" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2547 'add' 'stage2_real_36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2548 [1/1] (2.07ns)   --->   "%stage2_imag_36 = add i16 %trunc_ln11_3, i16 %a_imag_9" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2548 'add' 'stage2_imag_36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2549 [1/1] (2.07ns)   --->   "%stage2_real_37 = sub i16 %a_real_9, i16 %trunc_ln10_3" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2549 'sub' 'stage2_real_37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2550 [1/1] (2.07ns)   --->   "%stage2_imag_37 = sub i16 %a_imag_9, i16 %trunc_ln11_3" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2550 'sub' 'stage2_imag_37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2551 [1/1] (2.07ns)   --->   "%stage2_real_38 = add i16 %trunc_ln10_4, i16 %stage2_real_63" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2551 'add' 'stage2_real_38' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2552 [1/1] (2.07ns)   --->   "%stage2_imag_38 = add i16 %trunc_ln11_4, i16 %stage2_imag_63" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2552 'add' 'stage2_imag_38' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2553 [1/1] (2.07ns)   --->   "%stage2_real_39 = sub i16 %stage2_real_63, i16 %trunc_ln10_4" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2553 'sub' 'stage2_real_39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2554 [1/1] (2.07ns)   --->   "%stage2_imag_39 = sub i16 %stage2_imag_63, i16 %trunc_ln11_4" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2554 'sub' 'stage2_imag_39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2555 [1/1] (2.07ns)   --->   "%stage2_real_40 = add i16 %trunc_ln10_5, i16 %stage2_real_64" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2555 'add' 'stage2_real_40' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2556 [1/1] (2.07ns)   --->   "%stage2_imag_40 = add i16 %trunc_ln11_5, i16 %stage2_imag_64" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2556 'add' 'stage2_imag_40' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2557 [1/1] (2.07ns)   --->   "%stage2_real_41 = sub i16 %stage2_real_64, i16 %trunc_ln10_5" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2557 'sub' 'stage2_real_41' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2558 [1/1] (2.07ns)   --->   "%stage2_imag_41 = sub i16 %stage2_imag_64, i16 %trunc_ln11_5" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2558 'sub' 'stage2_imag_41' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2559 [1/1] (2.07ns)   --->   "%stage2_real_42 = add i16 %trunc_ln10_6, i16 %stage2_real_65" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2559 'add' 'stage2_real_42' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2560 [1/1] (2.07ns)   --->   "%stage2_imag_42 = add i16 %trunc_ln11_6, i16 %stage2_imag_65" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2560 'add' 'stage2_imag_42' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2561 [1/1] (2.07ns)   --->   "%stage2_real_43 = sub i16 %stage2_real_65, i16 %trunc_ln10_6" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2561 'sub' 'stage2_real_43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2562 [1/1] (2.07ns)   --->   "%stage2_imag_43 = sub i16 %stage2_imag_65, i16 %trunc_ln11_6" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2562 'sub' 'stage2_imag_43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2563 [1/1] (2.07ns)   --->   "%stage2_real_44 = add i16 %trunc_ln10_7, i16 %a_real_10" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2563 'add' 'stage2_real_44' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2564 [1/1] (2.07ns)   --->   "%stage2_imag_44 = add i16 %trunc_ln11_7, i16 %a_imag_10" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2564 'add' 'stage2_imag_44' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2565 [1/1] (2.07ns)   --->   "%stage2_real_45 = sub i16 %a_real_10, i16 %trunc_ln10_7" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2565 'sub' 'stage2_real_45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2566 [1/1] (2.07ns)   --->   "%stage2_imag_45 = sub i16 %a_imag_10, i16 %trunc_ln11_7" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2566 'sub' 'stage2_imag_45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2567 [1/1] (2.07ns)   --->   "%stage2_real_46 = add i16 %trunc_ln10_8, i16 %stage2_real_66" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2567 'add' 'stage2_real_46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2568 [1/1] (2.07ns)   --->   "%stage2_imag_46 = add i16 %trunc_ln11_8, i16 %stage2_imag_66" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2568 'add' 'stage2_imag_46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2569 [1/1] (2.07ns)   --->   "%stage2_real_47 = sub i16 %stage2_real_66, i16 %trunc_ln10_8" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2569 'sub' 'stage2_real_47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2570 [1/1] (2.07ns)   --->   "%stage2_imag_47 = sub i16 %stage2_imag_66, i16 %trunc_ln11_8" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2570 'sub' 'stage2_imag_47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2571 [1/1] (2.07ns)   --->   "%stage2_real_48 = add i16 %trunc_ln10_9, i16 %stage2_real_67" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2571 'add' 'stage2_real_48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2572 [1/1] (2.07ns)   --->   "%stage2_imag_48 = add i16 %trunc_ln11_9, i16 %stage2_imag_67" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2572 'add' 'stage2_imag_48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2573 [1/1] (2.07ns)   --->   "%stage2_real_49 = sub i16 %stage2_real_67, i16 %trunc_ln10_9" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2573 'sub' 'stage2_real_49' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2574 [1/1] (2.07ns)   --->   "%stage2_imag_49 = sub i16 %stage2_imag_67, i16 %trunc_ln11_9" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2574 'sub' 'stage2_imag_49' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2575 [1/1] (2.07ns)   --->   "%stage2_real_50 = add i16 %trunc_ln10_10, i16 %stage2_real_68" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2575 'add' 'stage2_real_50' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2576 [1/1] (2.07ns)   --->   "%stage2_imag_50 = add i16 %trunc_ln11_10, i16 %stage2_imag_68" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2576 'add' 'stage2_imag_50' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2577 [1/1] (2.07ns)   --->   "%stage2_real_51 = sub i16 %stage2_real_68, i16 %trunc_ln10_10" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2577 'sub' 'stage2_real_51' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2578 [1/1] (2.07ns)   --->   "%stage2_imag_51 = sub i16 %stage2_imag_68, i16 %trunc_ln11_10" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2578 'sub' 'stage2_imag_51' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2579 [1/1] (2.07ns)   --->   "%stage2_real_52 = add i16 %trunc_ln10_11, i16 %a_real_11" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2579 'add' 'stage2_real_52' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2580 [1/1] (2.07ns)   --->   "%stage2_imag_52 = add i16 %trunc_ln11_11, i16 %a_imag_11" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2580 'add' 'stage2_imag_52' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2581 [1/1] (2.07ns)   --->   "%stage2_real_53 = sub i16 %a_real_11, i16 %trunc_ln10_11" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2581 'sub' 'stage2_real_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2582 [1/1] (2.07ns)   --->   "%stage2_imag_53 = sub i16 %a_imag_11, i16 %trunc_ln11_11" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2582 'sub' 'stage2_imag_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2583 [1/1] (2.07ns)   --->   "%stage2_real_54 = add i16 %trunc_ln10_12, i16 %stage2_real_69" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2583 'add' 'stage2_real_54' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2584 [1/1] (2.07ns)   --->   "%stage2_imag_54 = add i16 %trunc_ln11_12, i16 %stage2_imag_69" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2584 'add' 'stage2_imag_54' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2585 [1/1] (2.07ns)   --->   "%stage2_real_55 = sub i16 %stage2_real_69, i16 %trunc_ln10_12" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2585 'sub' 'stage2_real_55' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2586 [1/1] (2.07ns)   --->   "%stage2_imag_55 = sub i16 %stage2_imag_69, i16 %trunc_ln11_12" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2586 'sub' 'stage2_imag_55' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2587 [1/1] (2.07ns)   --->   "%stage2_real_56 = add i16 %trunc_ln10_13, i16 %stage2_real_70" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2587 'add' 'stage2_real_56' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2588 [1/1] (2.07ns)   --->   "%stage2_imag_56 = add i16 %trunc_ln11_13, i16 %stage2_imag_70" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2588 'add' 'stage2_imag_56' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2589 [1/1] (2.07ns)   --->   "%stage2_real_57 = sub i16 %stage2_real_70, i16 %trunc_ln10_13" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2589 'sub' 'stage2_real_57' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2590 [1/1] (2.07ns)   --->   "%stage2_imag_57 = sub i16 %stage2_imag_70, i16 %trunc_ln11_13" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2590 'sub' 'stage2_imag_57' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2591 [1/1] (2.07ns)   --->   "%stage2_real_58 = add i16 %trunc_ln10_14, i16 %stage2_real_71" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2591 'add' 'stage2_real_58' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2592 [1/1] (2.07ns)   --->   "%stage2_imag_58 = add i16 %trunc_ln11_14, i16 %stage2_imag_71" [FFT32_sol.cpp:46->FFT32_sol.cpp:147]   --->   Operation 2592 'add' 'stage2_imag_58' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2593 [1/1] (2.07ns)   --->   "%stage2_real_59 = sub i16 %stage2_real_71, i16 %trunc_ln10_14" [FFT32_sol.cpp:47->FFT32_sol.cpp:147]   --->   Operation 2593 'sub' 'stage2_real_59' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2594 [1/1] (2.07ns)   --->   "%stage2_imag_59 = sub i16 %stage2_imag_71, i16 %trunc_ln11_14" [FFT32_sol.cpp:48->FFT32_sol.cpp:147]   --->   Operation 2594 'sub' 'stage2_imag_59' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2595 [2/2] (3.20ns)   --->   "%call_ln45 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_30, i16 %stage2_real_32, i16 %stage2_real_34, i16 %stage2_real_36, i16 %stage2_real_38, i16 %stage2_real_40, i16 %stage2_real_42, i16 %stage2_real_44, i16 %stage2_real_46, i16 %stage2_real_48, i16 %stage2_real_50, i16 %stage2_real_52, i16 %stage2_real_54, i16 %stage2_real_56, i16 %stage2_real_58, i16 %stage2_real_29, i16 %stage2_real_31, i16 %stage2_real_33, i16 %stage2_real_35, i16 %stage2_real_37, i16 %stage2_real_39, i16 %stage2_real_41, i16 %stage2_real_43, i16 %stage2_real_45, i16 %stage2_real_47, i16 %stage2_real_49, i16 %stage2_real_51, i16 %stage2_real_53, i16 %stage2_real_55, i16 %stage2_real_57, i16 %stage2_real_59, i16 %stage2_imag, i16 %stage2_imag_30, i16 %stage2_imag_32, i16 %stage2_imag_34, i16 %stage2_imag_36, i16 %stage2_imag_38, i16 %stage2_imag_40, i16 %stage2_imag_42, i16 %stage2_imag_44, i16 %stage2_imag_46, i16 %stage2_imag_48, i16 %stage2_imag_50, i16 %stage2_imag_52, i16 %stage2_imag_54, i16 %stage2_imag_56, i16 %stage2_imag_58, i16 %stage2_imag_29, i16 %stage2_imag_31, i16 %stage2_imag_33, i16 %stage2_imag_35, i16 %stage2_imag_37, i16 %stage2_imag_39, i16 %stage2_imag_41, i16 %stage2_imag_43, i16 %stage2_imag_45, i16 %stage2_imag_47, i16 %stage2_imag_49, i16 %stage2_imag_51, i16 %stage2_imag_53, i16 %stage2_imag_55, i16 %stage2_imag_57, i16 %stage2_imag_59, i48 %out_stream" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2595 'call' 'call_ln45' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 272 <SV = 45> <Delay = 0.00>
ST_272 : Operation 2596 [1/2] (0.00ns)   --->   "%call_ln45 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_30, i16 %stage2_real_32, i16 %stage2_real_34, i16 %stage2_real_36, i16 %stage2_real_38, i16 %stage2_real_40, i16 %stage2_real_42, i16 %stage2_real_44, i16 %stage2_real_46, i16 %stage2_real_48, i16 %stage2_real_50, i16 %stage2_real_52, i16 %stage2_real_54, i16 %stage2_real_56, i16 %stage2_real_58, i16 %stage2_real_29, i16 %stage2_real_31, i16 %stage2_real_33, i16 %stage2_real_35, i16 %stage2_real_37, i16 %stage2_real_39, i16 %stage2_real_41, i16 %stage2_real_43, i16 %stage2_real_45, i16 %stage2_real_47, i16 %stage2_real_49, i16 %stage2_real_51, i16 %stage2_real_53, i16 %stage2_real_55, i16 %stage2_real_57, i16 %stage2_real_59, i16 %stage2_imag, i16 %stage2_imag_30, i16 %stage2_imag_32, i16 %stage2_imag_34, i16 %stage2_imag_36, i16 %stage2_imag_38, i16 %stage2_imag_40, i16 %stage2_imag_42, i16 %stage2_imag_44, i16 %stage2_imag_46, i16 %stage2_imag_48, i16 %stage2_imag_50, i16 %stage2_imag_52, i16 %stage2_imag_54, i16 %stage2_imag_56, i16 %stage2_imag_58, i16 %stage2_imag_29, i16 %stage2_imag_31, i16 %stage2_imag_33, i16 %stage2_imag_35, i16 %stage2_imag_37, i16 %stage2_imag_39, i16 %stage2_imag_41, i16 %stage2_imag_43, i16 %stage2_imag_45, i16 %stage2_imag_47, i16 %stage2_imag_49, i16 %stage2_imag_51, i16 %stage2_imag_53, i16 %stage2_imag_55, i16 %stage2_imag_57, i16 %stage2_imag_59, i48 %out_stream" [FFT32_sol.cpp:45->FFT32_sol.cpp:147]   --->   Operation 2596 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 273 <SV = 46> <Delay = 0.00>
ST_273 : Operation 2597 [1/1] (0.00ns)   --->   "%ret_ln159 = ret" [FFT32_sol.cpp:159]   --->   Operation 2597 'ret' 'ret_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('k') [4]  (0.000 ns)
	'store' operation ('store_ln118', FFT32_sol.cpp:118) of constant 1 on local variable 'k' [407]  (1.588 ns)

 <State 2>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_input_loop' [210]  (1.588 ns)

 <State 3>: 3.413ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_input_loop' [210]  (3.413 ns)

 <State 4>: 4.793ns
The critical path consists of the following:
	'load' operation ('data_imag_31_loc_load') on local variable 'data_imag_31_loc' [211]  (0.000 ns)
	'call' operation ('call_ln0') to 'fft32_Pipeline_bit_rev_assign_loop' [276]  (4.793 ns)

 <State 5>: 3.413ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_bit_rev_assign_loop' [276]  (3.413 ns)

 <State 6>: 1.588ns
The critical path consists of the following:
	'load' operation ('stage0_imag_31_loc_load') on local variable 'stage0_imag_31_loc' [277]  (0.000 ns)
	'call' operation ('call_ln0') to 'fft32_Pipeline_stage1_loop' [341]  (1.588 ns)

 <State 7>: 1.735ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft32_Pipeline_stage1_loop' [341]  (1.735 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [410]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (3.978 ns)

 <State 10>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (6.282 ns)

 <State 11>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (6.282 ns)

 <State 12>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (6.282 ns)

 <State 13>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (6.282 ns)

 <State 14>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv', FFT32_sol.cpp:120) [424]  (6.282 ns)

 <State 15>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (3.520 ns)

 <State 16>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 17>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 18>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 19>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 20>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 21>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul', FFT32_sol.cpp:120) [425]  (6.719 ns)

 <State 22>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (3.520 ns)

 <State 23>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 24>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 25>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 26>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 27>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 28>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul1', FFT32_sol.cpp:120) [426]  (6.719 ns)

 <State 29>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (3.520 ns)

 <State 30>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 31>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 32>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 33>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 34>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 35>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [427]  (6.719 ns)

 <State 36>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_1', FFT32_sol.cpp:120) [439]  (1.547 ns)
	'add' operation ('add_ln120', FFT32_sol.cpp:120) [441]  (1.547 ns)
	'select' operation ('select_ln120_1', FFT32_sol.cpp:120) [443]  (0.697 ns)
	'icmp' operation ('icmp_ln120_4', FFT32_sol.cpp:120) [455]  (1.915 ns)

 <State 37>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [457]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [458]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [459]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [462]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [466]  (0.993 ns)

 <State 38>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [467]  (2.882 ns)

 <State 39>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [467]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [473]  (0.805 ns)

 <State 40>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[510] ('mul_ln10_1', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [509]  (1.050 ns)

 <State 41>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[510] ('mul_ln10_1', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [509]  (0.000 ns)
	'sub' operation of DSP[510] ('sub_ln10', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [510]  (2.100 ns)

 <State 42>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[510] ('sub_ln10', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [510]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [540]  (2.077 ns)
	'sub' operation ('ar', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [549]  (2.077 ns)

 <State 43>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [553]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (3.978 ns)

 <State 44>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (6.282 ns)

 <State 45>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (6.282 ns)

 <State 46>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (6.282 ns)

 <State 47>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (6.282 ns)

 <State 48>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_1', FFT32_sol.cpp:120) [567]  (6.282 ns)

 <State 49>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (3.520 ns)

 <State 50>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 51>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 52>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 53>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 54>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 55>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_1', FFT32_sol.cpp:120) [568]  (6.719 ns)

 <State 56>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (3.520 ns)

 <State 57>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 58>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 59>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 60>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 61>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 62>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_1', FFT32_sol.cpp:120) [569]  (6.719 ns)

 <State 63>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (3.520 ns)

 <State 64>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 65>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 66>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 67>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 68>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 69>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [570]  (6.719 ns)

 <State 70>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_4', FFT32_sol.cpp:120) [582]  (1.547 ns)
	'sub' operation ('sub_ln120_5', FFT32_sol.cpp:120) [585]  (1.547 ns)
	'select' operation ('select_ln120_5', FFT32_sol.cpp:120) [586]  (0.697 ns)
	'icmp' operation ('icmp_ln120_9', FFT32_sol.cpp:120) [598]  (1.915 ns)

 <State 71>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [600]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [601]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [602]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [605]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [609]  (0.993 ns)

 <State 72>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [610]  (2.882 ns)

 <State 73>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [610]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [616]  (0.805 ns)

 <State 74>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[657] ('mul_ln10_7', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [656]  (1.050 ns)

 <State 75>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[657] ('mul_ln10_7', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [656]  (0.000 ns)
	'sub' operation of DSP[657] ('sub_ln10_3', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [657]  (2.100 ns)

 <State 76>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[657] ('sub_ln10_3', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [657]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [687]  (2.077 ns)
	'sub' operation ('ar', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [698]  (2.077 ns)

 <State 77>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [702]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (3.978 ns)

 <State 78>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (6.282 ns)

 <State 79>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (6.282 ns)

 <State 80>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (6.282 ns)

 <State 81>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (6.282 ns)

 <State 82>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_2', FFT32_sol.cpp:120) [716]  (6.282 ns)

 <State 83>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (3.520 ns)

 <State 84>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 85>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 86>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 87>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 88>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 89>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_2', FFT32_sol.cpp:120) [717]  (6.719 ns)

 <State 90>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (3.520 ns)

 <State 91>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 92>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 93>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 94>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 95>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 96>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [718]  (6.719 ns)

 <State 97>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_7', FFT32_sol.cpp:120) [730]  (1.547 ns)
	'icmp' operation ('icmp_ln120_11', FFT32_sol.cpp:120) [731]  (1.547 ns)
	'select' operation ('select_ln120_9', FFT32_sol.cpp:120) [734]  (0.697 ns)
	'icmp' operation ('icmp_ln120_14', FFT32_sol.cpp:120) [746]  (1.915 ns)

 <State 98>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [748]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [749]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [750]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [753]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [757]  (0.993 ns)

 <State 99>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i2', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [758]  (2.882 ns)

 <State 100>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i2', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [758]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [764]  (0.805 ns)

 <State 101>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[806] ('mul_ln10_13', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [805]  (1.050 ns)

 <State 102>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[806] ('mul_ln10_13', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [805]  (0.000 ns)
	'sub' operation of DSP[806] ('sub_ln10_6', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [806]  (2.100 ns)

 <State 103>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[806] ('sub_ln10_6', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [806]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [836]  (2.077 ns)
	'sub' operation ('ar', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [847]  (2.077 ns)

 <State 104>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [851]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (3.978 ns)

 <State 105>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (6.282 ns)

 <State 106>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (6.282 ns)

 <State 107>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (6.282 ns)

 <State 108>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (6.282 ns)

 <State 109>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_3', FFT32_sol.cpp:120) [865]  (6.282 ns)

 <State 110>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (3.520 ns)

 <State 111>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 112>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 113>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 114>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 115>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 116>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_3', FFT32_sol.cpp:120) [866]  (6.719 ns)

 <State 117>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (3.520 ns)

 <State 118>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 119>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 120>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 121>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 122>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 123>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [867]  (6.719 ns)

 <State 124>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_10', FFT32_sol.cpp:120) [879]  (1.547 ns)
	'add' operation ('add_ln120_3', FFT32_sol.cpp:120) [881]  (1.547 ns)
	'select' operation ('select_ln120_13', FFT32_sol.cpp:120) [883]  (0.697 ns)
	'icmp' operation ('icmp_ln120_19', FFT32_sol.cpp:120) [895]  (1.915 ns)

 <State 125>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [897]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [898]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [899]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [902]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [906]  (0.993 ns)

 <State 126>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i3', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [907]  (2.882 ns)

 <State 127>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i3', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [907]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [913]  (0.805 ns)

 <State 128>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[955] ('mul_ln10_19', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [954]  (1.050 ns)

 <State 129>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[955] ('mul_ln10_19', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [954]  (0.000 ns)
	'sub' operation of DSP[955] ('sub_ln10_9', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [955]  (2.100 ns)

 <State 130>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[955] ('sub_ln10_9', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [955]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [985]  (2.077 ns)
	'sub' operation ('ar', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [996]  (2.077 ns)

 <State 131>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [1000]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (3.978 ns)

 <State 132>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (6.282 ns)

 <State 133>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (6.282 ns)

 <State 134>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (6.282 ns)

 <State 135>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (6.282 ns)

 <State 136>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_4', FFT32_sol.cpp:120) [1014]  (6.282 ns)

 <State 137>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (3.520 ns)

 <State 138>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 139>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 140>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 141>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 142>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 143>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_4', FFT32_sol.cpp:120) [1015]  (6.719 ns)

 <State 144>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (3.520 ns)

 <State 145>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 146>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 147>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 148>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 149>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 150>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_4', FFT32_sol.cpp:120) [1016]  (6.719 ns)

 <State 151>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (3.520 ns)

 <State 152>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 153>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 154>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 155>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 156>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 157>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1017]  (6.719 ns)

 <State 158>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_13', FFT32_sol.cpp:120) [1029]  (1.547 ns)
	'add' operation ('add_ln120_4', FFT32_sol.cpp:120) [1031]  (1.547 ns)
	'select' operation ('select_ln120_17', FFT32_sol.cpp:120) [1033]  (0.697 ns)
	'icmp' operation ('icmp_ln120_24', FFT32_sol.cpp:120) [1045]  (1.915 ns)

 <State 159>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [1047]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1048]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1049]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1052]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1056]  (0.993 ns)

 <State 160>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i4', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1057]  (2.882 ns)

 <State 161>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i4', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1057]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [1063]  (0.805 ns)

 <State 162>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[1105] ('mul_ln10_25', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1104]  (1.050 ns)

 <State 163>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[1105] ('mul_ln10_25', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1104]  (0.000 ns)
	'sub' operation of DSP[1105] ('sub_ln10_12', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1105]  (2.100 ns)

 <State 164>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[1105] ('sub_ln10_12', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1105]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [1135]  (2.077 ns)
	'sub' operation ('stage2_real_73', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [1146]  (2.077 ns)

 <State 165>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [1150]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (3.978 ns)

 <State 166>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (6.282 ns)

 <State 167>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (6.282 ns)

 <State 168>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (6.282 ns)

 <State 169>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (6.282 ns)

 <State 170>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_5', FFT32_sol.cpp:120) [1164]  (6.282 ns)

 <State 171>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (3.520 ns)

 <State 172>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 173>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 174>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 175>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 176>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 177>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_5', FFT32_sol.cpp:120) [1165]  (6.719 ns)

 <State 178>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (3.520 ns)

 <State 179>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 180>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 181>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 182>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 183>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 184>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_5', FFT32_sol.cpp:120) [1166]  (6.719 ns)

 <State 185>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (3.520 ns)

 <State 186>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 187>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 188>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 189>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 190>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 191>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1167]  (6.719 ns)

 <State 192>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_16', FFT32_sol.cpp:120) [1179]  (1.547 ns)
	'icmp' operation ('icmp_ln120_26', FFT32_sol.cpp:120) [1180]  (1.547 ns)
	'select' operation ('select_ln120_21', FFT32_sol.cpp:120) [1183]  (0.697 ns)
	'icmp' operation ('icmp_ln120_29', FFT32_sol.cpp:120) [1195]  (1.915 ns)

 <State 193>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [1197]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1198]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1199]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1202]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1206]  (0.993 ns)

 <State 194>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i5', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1207]  (2.882 ns)

 <State 195>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i5', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1207]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [1213]  (0.805 ns)

 <State 196>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[1255] ('mul_ln10_31', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1254]  (1.050 ns)

 <State 197>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[1255] ('mul_ln10_31', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1254]  (0.000 ns)
	'sub' operation of DSP[1255] ('sub_ln10_15', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1255]  (2.100 ns)

 <State 198>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[1255] ('sub_ln10_15', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1255]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [1285]  (2.077 ns)
	'sub' operation ('stage2_real_76', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [1296]  (2.077 ns)

 <State 199>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [1300]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (3.978 ns)

 <State 200>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (6.282 ns)

 <State 201>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (6.282 ns)

 <State 202>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (6.282 ns)

 <State 203>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (6.282 ns)

 <State 204>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_6', FFT32_sol.cpp:120) [1314]  (6.282 ns)

 <State 205>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (3.520 ns)

 <State 206>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 207>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 208>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 209>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 210>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 211>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_6', FFT32_sol.cpp:120) [1315]  (6.719 ns)

 <State 212>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (3.520 ns)

 <State 213>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 214>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 215>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 216>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 217>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 218>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_6', FFT32_sol.cpp:120) [1316]  (6.719 ns)

 <State 219>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (3.520 ns)

 <State 220>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 221>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 222>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 223>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 224>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 225>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1317]  (6.719 ns)

 <State 226>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_19', FFT32_sol.cpp:120) [1329]  (1.547 ns)
	'sub' operation ('sub_ln120_20', FFT32_sol.cpp:120) [1332]  (1.547 ns)
	'select' operation ('select_ln120_25', FFT32_sol.cpp:120) [1333]  (0.697 ns)
	'icmp' operation ('icmp_ln120_34', FFT32_sol.cpp:120) [1345]  (1.915 ns)

 <State 227>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [1347]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1348]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1349]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1352]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1356]  (0.993 ns)

 <State 228>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i6', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1357]  (2.882 ns)

 <State 229>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i6', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1357]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [1363]  (0.805 ns)

 <State 230>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[1405] ('mul_ln10_37', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1404]  (1.050 ns)

 <State 231>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[1405] ('mul_ln10_37', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1404]  (0.000 ns)
	'sub' operation of DSP[1405] ('sub_ln10_18', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1405]  (2.100 ns)

 <State 232>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[1405] ('sub_ln10_18', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1405]  (2.100 ns)
	'add' operation ('ar0', FFT32_sol.cpp:24->FFT32_sol.cpp:130) [1435]  (2.077 ns)
	'sub' operation ('stage2_real_79', FFT32_sol.cpp:36->FFT32_sol.cpp:130) [1446]  (2.077 ns)

 <State 233>: 6.282ns
The critical path consists of the following:
	'load' operation ('k', FFT32_sol.cpp:120) on local variable 'k' [1450]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (2.304 ns)
'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (3.978 ns)

 <State 234>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (6.282 ns)

 <State 235>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (6.282 ns)

 <State 236>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (6.282 ns)

 <State 237>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (6.282 ns)

 <State 238>: 6.282ns
The critical path consists of the following:
	'sitodp' operation ('conv_7', FFT32_sol.cpp:120) [1464]  (6.282 ns)

 <State 239>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (3.520 ns)

 <State 240>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 241>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 242>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 243>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 244>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 245>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul108_7', FFT32_sol.cpp:120) [1465]  (6.719 ns)

 <State 246>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (3.520 ns)

 <State 247>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 248>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 249>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 250>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 251>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 252>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('mul110_7', FFT32_sol.cpp:120) [1466]  (6.719 ns)

 <State 253>: 6.719ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (3.199 ns)
'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (3.520 ns)

 <State 254>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 255>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 256>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 257>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 258>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 259>: 6.719ns
The critical path consists of the following:
	'dmul' operation ('pf', FFT32_sol.cpp:120) [1467]  (6.719 ns)

 <State 260>: 5.706ns
The critical path consists of the following:
	'sub' operation ('sub_ln120_22', FFT32_sol.cpp:120) [1479]  (1.547 ns)
	'sub' operation ('sub_ln120_23', FFT32_sol.cpp:120) [1482]  (1.547 ns)
	'select' operation ('select_ln120_29', FFT32_sol.cpp:120) [1483]  (0.697 ns)
	'icmp' operation ('icmp_ln120_39', FFT32_sol.cpp:120) [1495]  (1.915 ns)

 <State 261>: 5.959ns
The critical path consists of the following:
	'shl' operation ('angle', FFT32_sol.cpp:120) [1497]  (3.988 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1498]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1499]  (0.000 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1502]  (0.978 ns)
	'select' operation ('angle', FFT32_sol.cpp:120) [1506]  (0.993 ns)

 <State 262>: 2.882ns
The critical path consists of the following:
	'call' operation ('call_ret_i23', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1507]  (2.882 ns)

 <State 263>: 6.128ns
The critical path consists of the following:
	'call' operation ('call_ret_i23', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:121) to 'generic_sincos<16, 4>' [1507]  (5.323 ns)
	'select' operation ('w.real[3]', FFT32_sol.cpp:121) [1513]  (0.805 ns)

 <State 264>: 1.050ns
The critical path consists of the following:
	'mul' operation of DSP[1551] ('mul_ln10_43', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1550]  (1.050 ns)

 <State 265>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[1551] ('mul_ln10_43', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1550]  (0.000 ns)
	'sub' operation of DSP[1551] ('sub_ln10_21', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1551]  (2.100 ns)

 <State 266>: 6.254ns
The critical path consists of the following:
	'sub' operation of DSP[1551] ('sub_ln10_21', FFT32_sol.cpp:10->FFT32_sol.cpp:127) [1551]  (2.100 ns)
	'sub' operation ('ar1', FFT32_sol.cpp:26->FFT32_sol.cpp:130) [1583]  (2.077 ns)
	'add' operation ('add_ln35_7', FFT32_sol.cpp:35->FFT32_sol.cpp:130) [1591]  (2.077 ns)

 <State 267>: 6.373ns
The critical path consists of the following:
	'call' operation ('call_ret_i7', D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot\hls_math.h:1956->FFT32_sol.cpp:145) to 'generic_sincos<16, 4>' [1597]  (5.323 ns)
	'mul' operation of DSP[1606] ('mul_ln10_49', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [1605]  (1.050 ns)

 <State 268>: 5.580ns
The critical path consists of the following:
	'mul' operation ('mul_ln10_48', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [1604]  (5.580 ns)

 <State 269>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[1606] ('mul_ln10_49', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [1605]  (0.000 ns)
	'sub' operation of DSP[1606] ('sub_ln10_24', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [1606]  (2.100 ns)

 <State 270>: 2.100ns
The critical path consists of the following:
	'sub' operation of DSP[1606] ('sub_ln10_24', FFT32_sol.cpp:10->FFT32_sol.cpp:43->FFT32_sol.cpp:147) [1606]  (2.100 ns)

 <State 271>: 5.282ns
The critical path consists of the following:
	'add' operation ('stage2.real', FFT32_sol.cpp:45->FFT32_sol.cpp:147) [1612]  (2.077 ns)
	'call' operation ('call_ln45', FFT32_sol.cpp:45->FFT32_sol.cpp:147) to 'fft32_Pipeline_output_loop' [1902]  (3.205 ns)

 <State 272>: 0.000ns
The critical path consists of the following:

 <State 273>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
