/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  reg [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [8:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [12:0] celloutsig_0_53z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [2:0] celloutsig_0_84z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_11z ? celloutsig_0_6z[5] : celloutsig_0_27z[1]);
  assign celloutsig_0_61z = !(celloutsig_0_59z ? celloutsig_0_45z[4] : celloutsig_0_52z);
  assign celloutsig_0_78z = !(celloutsig_0_61z ? celloutsig_0_42z[4] : celloutsig_0_49z);
  assign celloutsig_1_1z = !(in_data[135] ? in_data[102] : celloutsig_1_0z[10]);
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_5z);
  assign celloutsig_0_25z = !(celloutsig_0_8z[1] ? celloutsig_0_14z : celloutsig_0_22z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[191]) & celloutsig_1_4z);
  assign celloutsig_1_12z = ~((celloutsig_1_2z | celloutsig_1_6z) & celloutsig_1_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_9z | celloutsig_0_4z[5]) & celloutsig_0_13z[0]);
  assign celloutsig_0_31z = ~((celloutsig_0_2z | celloutsig_0_24z[0]) & celloutsig_0_17z);
  assign celloutsig_0_34z = celloutsig_0_5z | celloutsig_0_15z[5];
  assign celloutsig_0_9z = celloutsig_0_2z | celloutsig_0_7z;
  assign celloutsig_0_83z = celloutsig_0_28z[9] | celloutsig_0_44z;
  assign celloutsig_0_2z = in_data[43] | in_data[26];
  assign celloutsig_0_3z = ~(in_data[83] ^ in_data[78]);
  assign celloutsig_0_37z = ~(celloutsig_0_36z[22] ^ celloutsig_0_28z[0]);
  assign celloutsig_0_47z = ~(celloutsig_0_22z ^ celloutsig_0_42z[2]);
  assign celloutsig_0_58z = ~(celloutsig_0_43z ^ celloutsig_0_49z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[7] ^ celloutsig_0_3z);
  assign celloutsig_0_12z = ~(celloutsig_0_4z[1] ^ celloutsig_0_5z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[4] ^ celloutsig_0_7z);
  assign celloutsig_0_23z = ~(celloutsig_0_17z ^ celloutsig_0_4z[5]);
  assign celloutsig_0_29z = ~(celloutsig_0_22z ^ celloutsig_0_24z[8]);
  assign celloutsig_0_35z = { celloutsig_0_28z[11:7], celloutsig_0_8z, celloutsig_0_14z } / { 1'h1, in_data[62:55], celloutsig_0_3z };
  assign celloutsig_0_53z = { celloutsig_0_39z[11:3], celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_10z } / { 1'h1, in_data[73:62] };
  assign celloutsig_0_27z = { celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_25z } / { 1'h1, celloutsig_0_28z[11:9], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_28z[13:4], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_5z } <= { celloutsig_0_39z[7:1], celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_17z } <= { in_data[45:42], celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_43z = { celloutsig_0_24z[5:1], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_33z } || { celloutsig_0_8z[2:1], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_19z } || { celloutsig_0_15z[4:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_39z = { celloutsig_0_6z[5:2], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_29z } * { celloutsig_0_28z[12:0], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_4z = in_data[8:2] * in_data[35:29];
  assign celloutsig_0_13z = { celloutsig_0_6z[7:5], celloutsig_0_3z } * in_data[54:51];
  assign celloutsig_0_1z = in_data[6] ? in_data[38:26] : in_data[70:58];
  assign celloutsig_1_4z = in_data[185:181] !== celloutsig_1_3z[4:0];
  assign celloutsig_1_10z = { in_data[100], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z } !== celloutsig_1_0z[10:3];
  assign celloutsig_0_20z = { celloutsig_0_6z[0], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z } !== { in_data[25:24], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_1z[11:0], celloutsig_0_2z } | in_data[35:23];
  assign celloutsig_0_8z = { in_data[81], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } | { celloutsig_0_6z[4], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[165:158], celloutsig_1_2z } | { celloutsig_1_0z[9:2], celloutsig_1_2z };
  assign celloutsig_0_44z = ~^ { celloutsig_0_42z, celloutsig_0_22z };
  assign celloutsig_0_5z = ~^ in_data[87:51];
  assign celloutsig_1_2z = ~^ { in_data[156:149], celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_8z = ~^ celloutsig_1_0z[14:12];
  assign celloutsig_0_17z = ~^ { celloutsig_0_1z[9:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_6z[9], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_0z = ^ in_data[38:14];
  assign celloutsig_0_52z = ^ { celloutsig_0_45z[1:0], celloutsig_0_16z };
  assign celloutsig_0_74z = ^ { celloutsig_0_36z[22:18], celloutsig_0_54z };
  assign celloutsig_0_18z = ^ { celloutsig_0_8z[1], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_42z = { celloutsig_0_36z[14:12], celloutsig_0_3z, celloutsig_0_11z } >> { celloutsig_0_35z[9:7], celloutsig_0_3z, celloutsig_0_38z };
  assign celloutsig_0_45z = { celloutsig_0_6z[5:0], celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_26z } >> { celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_27z };
  assign celloutsig_0_54z = { celloutsig_0_38z, celloutsig_0_11z, celloutsig_0_48z } >> celloutsig_0_24z[3:1];
  assign celloutsig_0_84z = { celloutsig_0_53z[5], celloutsig_0_9z, celloutsig_0_74z } >> { celloutsig_0_33z, celloutsig_0_78z, celloutsig_0_19z };
  assign celloutsig_1_11z = in_data[178:171] >> { in_data[173:171], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_15z = { celloutsig_0_1z[11:7], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z } >> { in_data[15:9], celloutsig_0_9z };
  assign celloutsig_0_49z = ~((celloutsig_0_14z & celloutsig_0_47z) | celloutsig_0_22z);
  assign celloutsig_0_59z = ~((celloutsig_0_24z[0] & celloutsig_0_14z) | celloutsig_0_58z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_0z[11]) | in_data[185]);
  assign celloutsig_0_30z = ~((celloutsig_0_13z[0] & celloutsig_0_27z[0]) | celloutsig_0_10z);
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[113:98];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_11z[7:5], celloutsig_1_5z, celloutsig_1_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_28z = 14'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_28z = { celloutsig_0_15z[1], celloutsig_0_6z };
  assign celloutsig_0_38z = ~((celloutsig_0_7z & celloutsig_0_9z) | (celloutsig_0_16z & celloutsig_0_13z[2]));
  assign celloutsig_0_48z = ~((celloutsig_0_9z & celloutsig_0_42z[4]) | (celloutsig_0_23z & celloutsig_0_39z[6]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_5z) | (celloutsig_1_6z & celloutsig_1_2z));
  assign celloutsig_0_11z = ~((celloutsig_0_6z[9] & celloutsig_0_4z[4]) | (celloutsig_0_1z[6] & celloutsig_0_9z));
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_3z[2]) | (celloutsig_1_10z & celloutsig_1_9z));
  assign celloutsig_0_19z = ~((celloutsig_0_16z & in_data[68]) | (celloutsig_0_5z & celloutsig_0_17z));
  assign { out_data[132:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
