<profile>

<section name = "Vitis HLS Report for 'test'" level="0">
<item name = "Date">Thu May  9 22:10:33 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D6</item>
<item name = "Solution">comb_27 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">95, 95, 0.950 us, 0.950 us, 96, 96, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_246">test_Pipeline_ARRAY_1_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_262">test_Pipeline_ARRAY_2_READ, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_278">test_Pipeline_VITIS_LOOP_56_5, 30, 30, 0.300 us, 0.300 us, 30, 30, no</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_287">test_Pipeline_VITIS_LOOP_67_7, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_324">test_Pipeline_ARRAY_WRITE, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5583, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 912, 5788, 11576, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 518, -</column>
<column name="Register">-, -, 4305, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 36, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 246, 424, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 8, 0, 884, 880, 0</column>
<column name="mul_64ns_64ns_128_1_1_U125">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U126">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U127">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U128">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U129">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U130">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U131">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U132">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U133">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U134">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U135">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U136">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U137">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U138">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U139">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U140">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U141">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U142">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U143">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U144">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U145">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U146">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U147">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U148">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U149">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U150">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U151">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U152">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U153">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="mul_64ns_64ns_128_1_1_U154">mul_64ns_64ns_128_1_1, 0, 16, 0, 46, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_246">test_Pipeline_ARRAY_1_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_262">test_Pipeline_ARRAY_2_READ, 0, 0, 587, 73, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_324">test_Pipeline_ARRAY_WRITE, 0, 0, 66, 122, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_278">test_Pipeline_VITIS_LOOP_56_5, 0, 16, 657, 553, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_287">test_Pipeline_VITIS_LOOP_67_7, 0, 416, 2761, 8071, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_10_fu_766_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_11_fu_846_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_12_fu_772_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_13_fu_778_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_15_fu_784_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_16_fu_857_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_17_fu_862_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_18_fu_790_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_19_fu_866_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_1_fu_736_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_21_fu_796_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_22_fu_802_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_23_fu_878_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_24_fu_882_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_25_fu_808_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_26_fu_886_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_3_fu_822_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_4_fu_748_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln49_6_fu_834_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_7_fu_754_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln49_8_fu_760_p2">+, 0, 0, 128, 128, 128</column>
<column name="add_ln87_1_fu_945_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_2_fu_1026_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_3_fu_1046_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_4_fu_1066_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_5_fu_1086_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_6_fu_1200_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_7_fu_1220_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln87_fu_925_p2">+, 0, 0, 135, 128, 128</column>
<column name="add_ln88_1_fu_975_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln88_fu_1259_p2">+, 0, 0, 79, 72, 72</column>
<column name="add_ln89_1_fu_995_p2">+, 0, 0, 65, 58, 58</column>
<column name="add_ln89_fu_1292_p2">+, 0, 0, 67, 60, 60</column>
<column name="arr_10_fu_828_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_11_fu_840_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_12_fu_851_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_13_fu_871_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_14_fu_891_p2">+, 0, 0, 128, 128, 128</column>
<column name="arr_8_fu_730_p2">+, 0, 0, 135, 128, 128</column>
<column name="arr_9_fu_742_p2">+, 0, 0, 128, 128, 128</column>
<column name="out1_w_1_fu_1283_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_2_fu_1319_p2">+, 0, 0, 66, 59, 59</column>
<column name="out1_w_3_fu_1106_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_4_fu_1125_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_5_fu_1145_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_6_fu_1165_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_7_fu_1330_p2">+, 0, 0, 65, 58, 58</column>
<column name="out1_w_8_fu_1350_p2">+, 0, 0, 64, 57, 57</column>
<column name="out1_w_fu_1236_p2">+, 0, 0, 65, 58, 58</column>
<column name="ap_block_state24_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">155, 34, 1, 34</column>
<column name="grp_fu_340_p0">14, 3, 64, 192</column>
<column name="grp_fu_340_p1">14, 3, 64, 192</column>
<column name="grp_fu_344_p0">14, 3, 64, 192</column>
<column name="grp_fu_344_p1">14, 3, 64, 192</column>
<column name="grp_fu_348_p0">14, 3, 64, 192</column>
<column name="grp_fu_348_p1">14, 3, 64, 192</column>
<column name="grp_fu_352_p0">14, 3, 64, 192</column>
<column name="grp_fu_352_p1">14, 3, 64, 192</column>
<column name="grp_fu_356_p0">14, 3, 64, 192</column>
<column name="grp_fu_356_p1">14, 3, 64, 192</column>
<column name="grp_fu_360_p0">14, 3, 64, 192</column>
<column name="grp_fu_360_p1">14, 3, 64, 192</column>
<column name="mem_ARADDR">31, 6, 64, 384</column>
<column name="mem_ARLEN">26, 5, 32, 160</column>
<column name="mem_ARVALID">26, 5, 1, 5</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">20, 4, 1, 4</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln49_10_reg_1679">128, 0, 128, 0</column>
<column name="add_ln49_13_reg_1684">128, 0, 128, 0</column>
<column name="add_ln49_15_reg_1689">128, 0, 128, 0</column>
<column name="add_ln49_18_reg_1694">128, 0, 128, 0</column>
<column name="add_ln49_21_reg_1699">128, 0, 128, 0</column>
<column name="add_ln49_22_reg_1704">128, 0, 128, 0</column>
<column name="add_ln49_25_reg_1709">128, 0, 128, 0</column>
<column name="add_ln49_4_reg_1669">128, 0, 128, 0</column>
<column name="add_ln49_8_reg_1674">128, 0, 128, 0</column>
<column name="add_ln88_1_reg_1756">58, 0, 58, 0</column>
<column name="add_ln89_1_reg_1762">58, 0, 58, 0</column>
<column name="ap_CS_fsm">33, 0, 33, 0</column>
<column name="arg1_read_reg_1357">64, 0, 64, 0</column>
<column name="arr_10_reg_1720">128, 0, 128, 0</column>
<column name="arr_11_reg_1725">128, 0, 128, 0</column>
<column name="arr_12_reg_1730">128, 0, 128, 0</column>
<column name="arr_13_reg_1735">128, 0, 128, 0</column>
<column name="arr_14_reg_1740">128, 0, 128, 0</column>
<column name="arr_8_reg_1659">128, 0, 128, 0</column>
<column name="arr_9_reg_1664">128, 0, 128, 0</column>
<column name="arr_reg_1654">128, 0, 128, 0</column>
<column name="grp_test_Pipeline_ARRAY_1_READ_fu_246_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_2_READ_fu_262_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_ARRAY_WRITE_fu_324_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_56_5_fu_278_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_test_Pipeline_VITIS_LOOP_67_7_fu_287_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_ln49_10_reg_1633">128, 0, 128, 0</column>
<column name="mul_ln49_23_reg_1644">128, 0, 128, 0</column>
<column name="mul_ln49_25_reg_1649">128, 0, 128, 0</column>
<column name="mul_ln49_9_reg_1628">128, 0, 128, 0</column>
<column name="out1_w_1_reg_1812">58, 0, 58, 0</column>
<column name="out1_w_2_reg_1817">59, 0, 59, 0</column>
<column name="out1_w_3_reg_1777">58, 0, 58, 0</column>
<column name="out1_w_4_reg_1782">58, 0, 58, 0</column>
<column name="out1_w_5_reg_1787">58, 0, 58, 0</column>
<column name="out1_w_6_reg_1792">58, 0, 58, 0</column>
<column name="out1_w_7_reg_1822">58, 0, 58, 0</column>
<column name="out1_w_8_reg_1827">57, 0, 57, 0</column>
<column name="out1_w_reg_1807">58, 0, 58, 0</column>
<column name="trunc_ln22_1_reg_1524">61, 0, 61, 0</column>
<column name="trunc_ln29_1_reg_1530">61, 0, 61, 0</column>
<column name="trunc_ln87_4_reg_1751">70, 0, 70, 0</column>
<column name="trunc_ln87_8_reg_1772">70, 0, 70, 0</column>
<column name="trunc_ln87_reg_1745">58, 0, 58, 0</column>
<column name="trunc_ln90_1_reg_1767">58, 0, 58, 0</column>
<column name="trunc_ln94_1_reg_1797">58, 0, 58, 0</column>
<column name="trunc_ln99_1_reg_1537">61, 0, 61, 0</column>
<column name="zext_ln49_10_reg_1623">63, 0, 128, 65</column>
<column name="zext_ln49_12_reg_1638">64, 0, 128, 64</column>
<column name="zext_ln49_2_reg_1598">63, 0, 128, 65</column>
<column name="zext_ln49_3_reg_1604">64, 0, 128, 64</column>
<column name="zext_ln49_7_reg_1612">63, 0, 128, 65</column>
<column name="zext_ln49_9_reg_1617">63, 0, 128, 65</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, test, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, test, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, test, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
