{
    "json_h": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/05-yosys-jsonheader/heichips25_template.h.json",
    "nl": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/32-openroad-repairdesignpostgpl/heichips25_template.nl.v",
    "sdf": {
        "nom_fast_1p32V_m40C": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/12-openroad-staprepnr/nom_fast_1p32V_m40C/heichips25_template__nom_fast_1p32V_m40C.sdf",
        "nom_slow_1p08V_125C": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/12-openroad-staprepnr/nom_slow_1p08V_125C/heichips25_template__nom_slow_1p08V_125C.sdf",
        "nom_typ_1p20V_25C": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/12-openroad-staprepnr/nom_typ_1p20V_25C/heichips25_template__nom_typ_1p20V_25C.sdf"
    },
    "odb": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/32-openroad-repairdesignpostgpl/heichips25_template.odb",
    "def": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/32-openroad-repairdesignpostgpl/heichips25_template.def",
    "sdc": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/32-openroad-repairdesignpostgpl/heichips25_template.sdc",
    "pnl": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/32-openroad-repairdesignpostgpl/heichips25_template.pnl.v",
    "vh": "/home/user/Documents/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_21-42-39/29-odb-writeverilogheader/heichips25_template.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 50,
        "design__inferred_latch__count": 0,
        "design__instance__count": 24,
        "design__instance__area": 174.182,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
        "power__internal__total": 0,
        "power__switching__total": 0,
        "power__leakage__total": 1.3901e-09,
        "power__total": 1.3901e-09,
        "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0,
        "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__ws__corner:nom_fast_1p32V_m40C": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_fast_1p32V_m40C": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
        "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0,
        "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__ws__corner:nom_slow_1p08V_125C": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_slow_1p08V_125C": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
        "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
        "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0,
        "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__ws__corner:nom_typ_1p20V_25C": 1000000000000000000000000000000000000000,
        "timing__setup__ws__corner:nom_typ_1p20V_25C": 1000000000000000000000000000000000000000,
        "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
        "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 1000000000000000000000000000000000000000,
        "timing__setup__ws": 1000000000000000000000000000000000000000,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 500.0 200.0",
        "design__core__bbox": "2.88 3.78 496.8 192.78",
        "design__io": 45,
        "design__die__area": 100000,
        "design__core__area": 93350.9,
        "design__instance__count__stdcell": 24,
        "design__instance__area__stdcell": 174.182,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.00186589,
        "design__instance__utilization__stdcell": 0.00186589,
        "design__rows": 50,
        "design__rows:CoreSite": 50,
        "design__sites": 51450,
        "design__sites:CoreSite": 51450,
        "design__instance__count__class:multi_input_combinational_cell": 24,
        "design__instance__area__class:multi_input_combinational_cell": 174.182,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 22.68,
        "design__instance__displacement__mean": 0.945,
        "design__instance__displacement__max": 1.68,
        "route__wirelength__estimated": 144.098,
        "design__violations": 0
    }
}