Line number: 
[165, 165]
Comment: 
This block of code asynchronously transfers the next state of 'granted_row_ns' to 'granted_row_r' every positive edge of the given clock signal 'clk'. The next state transition has a delay of 'TCQ' time units, explicitly specified using the '#' operator in Verilog.