This is a 32 bit ALU hardware implementation of 32-bit RISC V CPU.


Currently, I am to trying to debug why Instrruction memory is not able to fetch the data located at address A apssed to the Instruction memory.



Ongoing:-
debugging the Instruction memory bug.


To be added:-
Support for R and J type of intructions.
