-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln118 : IN STD_LOGIC_VECTOR (16 downto 0);
    M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce0 : OUT STD_LOGIC;
    M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce1 : OUT STD_LOGIC;
    M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    j_1 : IN STD_LOGIC_VECTOR (16 downto 0);
    n_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_6_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv17_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_const_lv17_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000110";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln116_fu_115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln116_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln118_fu_131_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln118_reg_275 : STD_LOGIC_VECTOR (16 downto 0);
    signal e2_reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln120_fu_161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln118_fu_171_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal n_7_fu_239_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal c_fu_44 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln116_fu_121_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_c_7 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal M_e_ce1_local : STD_LOGIC;
    signal M_e_ce0_local : STD_LOGIC;
    signal zext_ln116_fu_111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln118_fu_127_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln120_fu_137_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln120_1_fu_143_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln120_fu_149_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln120_3_fu_155_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln119_fu_178_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln122_fu_189_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln123_fu_194_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln123_3_fu_203_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln123_3_fu_203_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sub_ln123_fu_197_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln123_fu_207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln123_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln122_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln121_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln121_1_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_6_fu_219_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    c_fu_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln116_fu_115_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_fu_44 <= add_ln116_fu_121_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_fu_44 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    n_fu_40_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    n_fu_40 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    n_fu_40 <= n_7_fu_239_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln118_reg_275 <= add_ln118_fu_131_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln116_reg_271 <= icmp_ln116_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                e2_reg_290 <= M_e_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    M_e_address0 <= zext_ln118_fu_171_p1(17 - 1 downto 0);
    M_e_address1 <= zext_ln120_fu_161_p1(17 - 1 downto 0);
    M_e_ce0 <= M_e_ce0_local;

    M_e_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_ce0_local <= ap_const_logic_1;
        else 
            M_e_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_ce1 <= M_e_ce1_local;

    M_e_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_ce1_local <= ap_const_logic_1;
        else 
            M_e_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln116_fu_121_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c_7) + unsigned(ap_const_lv31_1));
    add_ln118_fu_131_p2 <= std_logic_vector(unsigned(mul_ln118) + unsigned(trunc_ln118_fu_127_p1));
    add_ln120_3_fu_155_p2 <= std_logic_vector(unsigned(add_ln120_fu_149_p2) + unsigned(trunc_ln118_fu_127_p1));
    add_ln120_fu_149_p2 <= std_logic_vector(unsigned(shl_ln120_fu_137_p2) + unsigned(shl_ln120_1_fu_143_p2));
    add_ln123_fu_213_p2 <= std_logic_vector(unsigned(n_fu_40) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln116_fu_115_p2)
    begin
        if (((icmp_ln116_fu_115_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, c_fu_44)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_c_7 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_c_7 <= c_fu_44;
        end if; 
    end process;

    icmp_ln116_fu_115_p2 <= "1" when (signed(zext_ln116_fu_111_p1) < signed(cols_non_t)) else "0";
    icmp_ln119_fu_178_p0 <= M_e_q0;
    icmp_ln119_fu_178_p2 <= "1" when (icmp_ln119_fu_178_p0 = ap_const_lv32_0) else "0";
    icmp_ln121_fu_184_p2 <= "1" when (e2_reg_290 = ap_const_lv32_0) else "0";
    icmp_ln122_fu_189_p0 <= M_e_q0;
    icmp_ln122_fu_189_p2 <= "1" when (icmp_ln122_fu_189_p0 = e2_reg_290) else "0";
    icmp_ln123_fu_207_p2 <= "1" when (sext_ln123_3_fu_203_p1 = sub_ln123_fu_197_p2) else "0";
    n_6_fu_219_p3 <= 
        add_ln123_fu_213_p2 when (icmp_ln123_fu_207_p2(0) = '1') else 
        n_fu_40;
    n_6_out <= n_fu_40;

    n_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln116_reg_271, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln116_reg_271 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            n_6_out_ap_vld <= ap_const_logic_1;
        else 
            n_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    n_7_fu_239_p3 <= 
        n_fu_40 when (or_ln121_1_fu_233_p2(0) = '1') else 
        n_6_fu_219_p3;
    or_ln121_1_fu_233_p2 <= (or_ln121_fu_227_p2 or icmp_ln121_fu_184_p2);
    or_ln121_fu_227_p2 <= (icmp_ln122_fu_189_p2 or icmp_ln119_fu_178_p2);
    sext_ln123_3_fu_203_p0 <= M_e_q0;
        sext_ln123_3_fu_203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln123_3_fu_203_p0),33));

        sext_ln123_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(e2_reg_290),33));

    shl_ln120_1_fu_143_p2 <= std_logic_vector(shift_left(unsigned(j_1),to_integer(unsigned('0' & ap_const_lv17_6(17-1 downto 0)))));
    shl_ln120_fu_137_p2 <= std_logic_vector(shift_left(unsigned(j_1),to_integer(unsigned('0' & ap_const_lv17_8(17-1 downto 0)))));
    sub_ln123_fu_197_p2 <= std_logic_vector(unsigned(ap_const_lv33_0) - unsigned(sext_ln123_fu_194_p1));
    trunc_ln118_fu_127_p1 <= ap_sig_allocacmp_c_7(17 - 1 downto 0);
    zext_ln116_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_c_7),32));
    zext_ln118_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_reg_275),64));
    zext_ln120_fu_161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln120_3_fu_155_p2),64));
end behav;
