INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA Lab/ACA_Assignment_1/project_4/project_4.srcs/sources_1/new/decoder3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA Lab/ACA_Assignment_1/project_4/project_4.srcs/sources_1/new/decoder3to8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3to8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA Lab/ACA_Assignment_1/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
