Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f0bc95b44240399120e8d401442268 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sources_1/new/CPU.v" Line 27. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sources_1/new/CPU.v" Line 1. Module A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sources_1/new/CPU.v" Line 12. Module B doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sources_1/new/CPU.v" Line 19. Module C doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.C
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
