ARM GAS  /tmp/ccZKr7F4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB210:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccZKr7F4.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** #define SPI_LENGTH 3
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** enum  {
  39:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  40:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  41:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  42:Core/Src/main.c **** };
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  47:Core/Src/main.c **** uint32_t note_pos = 0;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** // Store example melody as an array of note values
  50:Core/Src/main.c **** uint8_t note_sequence[] =
  51:Core/Src/main.c **** {
  52:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  53:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  54:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  55:Core/Src/main.c **** };
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PD */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  68:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  69:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  70:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  71:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** UART_HandleTypeDef huart2;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE BEGIN PV */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** //uint16_t I2C_TX_Buffer[]; //buffer for i2c data (wrong?)
  80:Core/Src/main.c **** uint8_t I2C_TX_Buffer[ 2 ]; //buffer for i2c data
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** uint32_t adc_val = 0;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** uint8_t SPI_TX_Buffer[ SPI_LENGTH ];
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** uint8_t SPI_RX_Buffer[ SPI_LENGTH ];
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccZKr7F4.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PV */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  92:Core/Src/main.c **** void SystemClock_Config(void);
  93:Core/Src/main.c **** static void MX_GPIO_Init(void);
  94:Core/Src/main.c **** static void MX_DMA_Init(void);
  95:Core/Src/main.c **** static void MX_SPI1_Init(void);
  96:Core/Src/main.c **** static void MX_I2C1_Init(void);
  97:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  98:Core/Src/main.c **** static void MX_SPI2_Init(void);
  99:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 100:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** void midi_task(void);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** /* USER CODE END PFP */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 107:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END 0 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief  The application entry point.
 113:Core/Src/main.c ****   * @retval int
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** int main(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END 1 */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 124:Core/Src/main.c ****   HAL_Init();
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END Init */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Configure the system clock */
 131:Core/Src/main.c ****   SystemClock_Config();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE END SysInit */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Initialize all configured peripherals */
 138:Core/Src/main.c ****   MX_GPIO_Init();
 139:Core/Src/main.c ****   MX_DMA_Init();
 140:Core/Src/main.c ****   MX_SPI1_Init();
 141:Core/Src/main.c ****   MX_I2C1_Init();
 142:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 143:Core/Src/main.c ****   MX_SPI2_Init();
 144:Core/Src/main.c ****   MX_USART2_UART_Init();
 145:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/ccZKr7F4.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 148:Core/Src/main.c ****   //tusb_init();
 149:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   // initialize transmit buffer for test case
 152:Core/Src/main.c ****   // START BIT
 153:Core/Src/main.c ****   SPI_TX_Buffer[0] = 0b00000001;
 154:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 155:Core/Src/main.c ****   SPI_TX_Buffer[1] = 0b10000000; // single ended, ch0 (top 4 bits)
 156:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 157:Core/Src/main.c ****   SPI_TX_Buffer[2] = 0b00000000;
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   // set slave address of i2c device
 160:Core/Src/main.c ****   uint8_t slave_address = 0b01011000;
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   //reset dac registers
 165:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 166:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 167:Core/Src/main.c ****   
 168:Core/Src/main.c ****   /*
 169:Core/Src/main.c ****   I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 170:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 171:Core/Src/main.c ****   I2C_TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 172:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   //I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 176:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 177:Core/Src/main.c ****   //HAL_Delay(100);
 178:Core/Src/main.c ****   /* USER CODE END 2 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* Infinite loop */
 181:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 182:Core/Src/main.c ****   while (1)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     // SPI ADC TEST (IN BLOCKING MODE)
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****     // default CS to be high
 187:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 188:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 189:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 190:Core/Src/main.c ****     // one full duplex interaction
 191:Core/Src/main.c ****     HAL_SPI_TransmitReceive (&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, 3, 1000);
 192:Core/Src/main.c ****     // now need to parse data
 193:Core/Src/main.c ****     adc_val = (((SPI_RX_Buffer[1]&0x03)<<8)|SPI_RX_Buffer[2]);
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 196:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 197:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 198:Core/Src/main.c ****     HAL_Delay(1000);
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 201:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 202:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
ARM GAS  /tmp/ccZKr7F4.s 			page 5


 203:Core/Src/main.c ****     HAL_Delay(1000);
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0x0; // command byte, select OUT0
 206:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x0; // data byte, full VREF
 207:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 208:Core/Src/main.c ****     HAL_Delay(1000);
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     /*
 211:Core/Src/main.c ****     I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 212:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 213:Core/Src/main.c ****     //HAL_Delay(100);
 214:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 215:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 216:Core/Src/main.c ****     //HAL_Delay(100);
 217:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b11111111; // send data byte, full VREF
 218:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 219:Core/Src/main.c ****     HAL_Delay(1000);
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****     I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 222:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 223:Core/Src/main.c ****     //HAL_Delay(100);
 224:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 225:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 226:Core/Src/main.c ****     //HAL_Delay(100);
 227:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b10000000; // send data byte, half VREF
 228:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 229:Core/Src/main.c ****     HAL_Delay(1000);
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****     I2C_TX_Buffer[0] = slave_address; // set slave address to AD0 
 232:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 233:Core/Src/main.c ****     //HAL_Delay(100);
 234:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 235:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 236:Core/Src/main.c ****     //HAL_Delay(100);
 237:Core/Src/main.c ****     I2C_TX_Buffer[0] = 0b00000000; // send data byte, GND
 238:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 239:Core/Src/main.c ****     HAL_Delay(1000);
 240:Core/Src/main.c ****   ` */
 241:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 242:Core/Src/main.c ****     //midi_task();
 243:Core/Src/main.c ****     //HAL_Delay(1000);
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****     /* USER CODE END WHILE */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   /* USER CODE END 3 */
 250:Core/Src/main.c **** }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****   * @brief System Clock Configuration
 254:Core/Src/main.c ****   * @retval None
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c **** void SystemClock_Config(void)
 257:Core/Src/main.c **** {
 258:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 259:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccZKr7F4.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 264:Core/Src/main.c ****   {
 265:Core/Src/main.c ****     Error_Handler();
 266:Core/Src/main.c ****   }
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 269:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 274:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 281:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 282:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 288:Core/Src/main.c ****   */
 289:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 290:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 294:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 297:Core/Src/main.c ****   {
 298:Core/Src/main.c ****     Error_Handler();
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 304:Core/Src/main.c ****   * @param None
 305:Core/Src/main.c ****   * @retval None
 306:Core/Src/main.c ****   */
 307:Core/Src/main.c **** static void MX_I2C1_Init(void)
 308:Core/Src/main.c **** {
 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
ARM GAS  /tmp/ccZKr7F4.s 			page 7


 317:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 318:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 319:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 320:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 321:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 322:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 323:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 324:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 325:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 326:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 327:Core/Src/main.c ****   {
 328:Core/Src/main.c ****     Error_Handler();
 329:Core/Src/main.c ****   }
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /** Configure Analogue filter
 332:Core/Src/main.c ****   */
 333:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 334:Core/Src/main.c ****   {
 335:Core/Src/main.c ****     Error_Handler();
 336:Core/Src/main.c ****   }
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /** Configure Digital filter
 339:Core/Src/main.c ****   */
 340:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 341:Core/Src/main.c ****   {
 342:Core/Src/main.c ****     Error_Handler();
 343:Core/Src/main.c ****   }
 344:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** }
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** /**
 351:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 352:Core/Src/main.c ****   * @param None
 353:Core/Src/main.c ****   * @retval None
 354:Core/Src/main.c ****   */
 355:Core/Src/main.c **** static void MX_SPI1_Init(void)
 356:Core/Src/main.c **** {
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 365:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 366:Core/Src/main.c ****   hspi1.Instance = SPI1;
 367:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 368:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 369:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 370:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 371:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 372:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 373:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
ARM GAS  /tmp/ccZKr7F4.s 			page 8


 374:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 375:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 376:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 377:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 378:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 379:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 380:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 381:Core/Src/main.c ****   {
 382:Core/Src/main.c ****     Error_Handler();
 383:Core/Src/main.c ****   }
 384:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** }
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** /**
 391:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 392:Core/Src/main.c ****   * @param None
 393:Core/Src/main.c ****   * @retval None
 394:Core/Src/main.c ****   */
 395:Core/Src/main.c **** static void MX_SPI2_Init(void)
 396:Core/Src/main.c **** {
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 405:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 406:Core/Src/main.c ****   hspi2.Instance = SPI2;
 407:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 408:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 409:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 410:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 411:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 412:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 413:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 414:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 415:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 416:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 417:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 418:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 419:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 420:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** }
 429:Core/Src/main.c **** 
 430:Core/Src/main.c **** /**
ARM GAS  /tmp/ccZKr7F4.s 			page 9


 431:Core/Src/main.c ****   * @brief USART2 Initialization Function
 432:Core/Src/main.c ****   * @param None
 433:Core/Src/main.c ****   * @retval None
 434:Core/Src/main.c ****   */
 435:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 436:Core/Src/main.c **** {
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 445:Core/Src/main.c ****   huart2.Instance = USART2;
 446:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 447:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 448:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 449:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 450:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 451:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 452:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 453:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 454:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 455:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 456:Core/Src/main.c ****   {
 457:Core/Src/main.c ****     Error_Handler();
 458:Core/Src/main.c ****   }
 459:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** }
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** /**
 466:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 467:Core/Src/main.c ****   * @param None
 468:Core/Src/main.c ****   * @retval None
 469:Core/Src/main.c ****   */
 470:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 471:Core/Src/main.c **** {
 472:Core/Src/main.c **** 
 473:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 487:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
ARM GAS  /tmp/ccZKr7F4.s 			page 10


 488:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 489:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 490:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 491:Core/Src/main.c ****   {
 492:Core/Src/main.c ****     Error_Handler();
 493:Core/Src/main.c ****   }
 494:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c **** }
 499:Core/Src/main.c **** 
 500:Core/Src/main.c **** /**
 501:Core/Src/main.c ****   * Enable DMA controller clock
 502:Core/Src/main.c ****   */
 503:Core/Src/main.c **** static void MX_DMA_Init(void)
 504:Core/Src/main.c **** {
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /* DMA controller clock enable */
 507:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* DMA interrupt init */
 510:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 511:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 512:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 513:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 514:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 515:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 516:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 517:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 518:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 519:Core/Src/main.c **** 
 520:Core/Src/main.c **** }
 521:Core/Src/main.c **** 
 522:Core/Src/main.c **** /**
 523:Core/Src/main.c ****   * @brief GPIO Initialization Function
 524:Core/Src/main.c ****   * @param None
 525:Core/Src/main.c ****   * @retval None
 526:Core/Src/main.c ****   */
 527:Core/Src/main.c **** static void MX_GPIO_Init(void)
 528:Core/Src/main.c **** {
  28              		.loc 1 528 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZKr7F4.s 			page 11


  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 529:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 529 3 view .LVU1
  48              		.loc 1 529 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 532:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 532 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 532 3 view .LVU4
  58              		.loc 1 532 3 view .LVU5
  59 0012 A44B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 532 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 532 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 532 3 view .LVU8
 533:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 533 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 533 3 view .LVU10
  74              		.loc 1 533 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 533 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 533 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
  85              		.loc 1 533 3 view .LVU14
 534:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 534 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 534 3 view .LVU16
  89              		.loc 1 534 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 534 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/ccZKr7F4.s 			page 12


  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 534 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
  99              	.LBE14:
 100              		.loc 1 534 3 view .LVU20
 535:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 535 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 535 3 view .LVU22
 104              		.loc 1 535 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 535 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 535 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 535 3 view .LVU26
 536:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 536 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 536 3 view .LVU28
 119              		.loc 1 536 3 view .LVU29
 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 536 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 536 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
 129              	.LBE16:
 130              		.loc 1 536 3 view .LVU32
 537:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 537 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 537 3 view .LVU34
 134              		.loc 1 537 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
 138              		.loc 1 537 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 537 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 537 3 view .LVU38
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 540:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|GPIO_PIN_9|GPIO_PIN_10
ARM GAS  /tmp/ccZKr7F4.s 			page 13


 146              		.loc 1 540 3 view .LVU39
 147 0080 894F     		ldr	r7, .L3+4
 148 0082 2246     		mov	r2, r4
 149 0084 41F20971 		movw	r1, #5897
 150 0088 3846     		mov	r0, r7
 151 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 541:Core/Src/main.c ****                           |GPIO_PIN_12|XL_CS_Pin, GPIO_PIN_RESET);
 542:Core/Src/main.c **** 
 543:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 544:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 153              		.loc 1 544 3 view .LVU40
 154 008e 2246     		mov	r2, r4
 155 0090 2021     		movs	r1, #32
 156 0092 4FF09040 		mov	r0, #1207959552
 157 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 547:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 159              		.loc 1 547 3 view .LVU41
 160 009a DFF81482 		ldr	r8, .L3+12
 161 009e 2246     		mov	r2, r4
 162 00a0 0C21     		movs	r1, #12
 163 00a2 4046     		mov	r0, r8
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL2:
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 550:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 166              		.loc 1 550 3 view .LVU42
 167 00a8 DFF808B2 		ldr	fp, .L3+16
 168 00ac 2246     		mov	r2, r4
 169 00ae 4FF40061 		mov	r1, #2048
 170 00b2 5846     		mov	r0, fp
 171 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL3:
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 553:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 173              		.loc 1 553 3 view .LVU43
 174 00b8 2246     		mov	r2, r4
 175 00ba 8021     		movs	r1, #128
 176 00bc 7B48     		ldr	r0, .L3+8
 177 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 178              	.LVL4:
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 556:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 557:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 179              		.loc 1 557 3 view .LVU44
 180              		.loc 1 557 23 is_stmt 0 view .LVU45
 181 00c2 F423     		movs	r3, #244
 182 00c4 0793     		str	r3, [sp, #28]
 558:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 559:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 183              		.loc 1 559 3 is_stmt 1 view .LVU46
ARM GAS  /tmp/ccZKr7F4.s 			page 14


 184              		.loc 1 559 24 is_stmt 0 view .LVU47
 185 00c6 0226     		movs	r6, #2
 186 00c8 0896     		str	r6, [sp, #32]
 560:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 560 3 is_stmt 1 view .LVU48
 188              		.loc 1 560 24 is_stmt 0 view .LVU49
 189 00ca 0994     		str	r4, [sp, #36]
 561:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190              		.loc 1 561 3 is_stmt 1 view .LVU50
 191              		.loc 1 561 25 is_stmt 0 view .LVU51
 192 00cc 4FF00309 		mov	r9, #3
 193 00d0 CDF82890 		str	r9, [sp, #40]
 562:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 194              		.loc 1 562 3 is_stmt 1 view .LVU52
 195              		.loc 1 562 29 is_stmt 0 view .LVU53
 196 00d4 0D23     		movs	r3, #13
 197 00d6 0B93     		str	r3, [sp, #44]
 563:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 198              		.loc 1 563 3 is_stmt 1 view .LVU54
 199 00d8 07A9     		add	r1, sp, #28
 200 00da 3846     		mov	r0, r7
 201 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 566:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 203              		.loc 1 566 3 view .LVU55
 204              		.loc 1 566 23 is_stmt 0 view .LVU56
 205 00e0 0823     		movs	r3, #8
 206 00e2 0793     		str	r3, [sp, #28]
 567:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 207              		.loc 1 567 3 is_stmt 1 view .LVU57
 208              		.loc 1 567 24 is_stmt 0 view .LVU58
 209 00e4 0125     		movs	r5, #1
 210 00e6 0895     		str	r5, [sp, #32]
 568:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 568 3 is_stmt 1 view .LVU59
 212              		.loc 1 568 24 is_stmt 0 view .LVU60
 213 00e8 0994     		str	r4, [sp, #36]
 569:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 214              		.loc 1 569 3 is_stmt 1 view .LVU61
 215              		.loc 1 569 25 is_stmt 0 view .LVU62
 216 00ea 0A96     		str	r6, [sp, #40]
 570:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 217              		.loc 1 570 3 is_stmt 1 view .LVU63
 218 00ec 07A9     		add	r1, sp, #28
 219 00ee 3846     		mov	r0, r7
 220 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 571:Core/Src/main.c **** 
 572:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 573:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 222              		.loc 1 573 3 view .LVU64
 223              		.loc 1 573 23 is_stmt 0 view .LVU65
 224 00f4 4FF41053 		mov	r3, #9216
 225 00f8 0793     		str	r3, [sp, #28]
 574:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
ARM GAS  /tmp/ccZKr7F4.s 			page 15


 226              		.loc 1 574 3 is_stmt 1 view .LVU66
 227              		.loc 1 574 24 is_stmt 0 view .LVU67
 228 00fa 4FF4901A 		mov	r10, #1179648
 229 00fe CDF820A0 		str	r10, [sp, #32]
 575:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 230              		.loc 1 575 3 is_stmt 1 view .LVU68
 231              		.loc 1 575 24 is_stmt 0 view .LVU69
 232 0102 0994     		str	r4, [sp, #36]
 576:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 233              		.loc 1 576 3 is_stmt 1 view .LVU70
 234 0104 07A9     		add	r1, sp, #28
 235 0106 5846     		mov	r0, fp
 236 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL7:
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 579:Core/Src/main.c ****                            PC7 PC8 PC9 */
 580:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 238              		.loc 1 580 3 view .LVU71
 239              		.loc 1 580 23 is_stmt 0 view .LVU72
 240 010c 40F2C733 		movw	r3, #967
 241 0110 0793     		str	r3, [sp, #28]
 581:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 582:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 242              		.loc 1 582 3 is_stmt 1 view .LVU73
 243              		.loc 1 582 24 is_stmt 0 view .LVU74
 244 0112 0894     		str	r4, [sp, #32]
 583:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 583 3 is_stmt 1 view .LVU75
 246              		.loc 1 583 24 is_stmt 0 view .LVU76
 247 0114 0994     		str	r4, [sp, #36]
 584:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 248              		.loc 1 584 3 is_stmt 1 view .LVU77
 249 0116 07A9     		add	r1, sp, #28
 250 0118 5846     		mov	r0, fp
 251 011a FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL8:
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 587:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 253              		.loc 1 587 3 view .LVU78
 254              		.loc 1 587 23 is_stmt 0 view .LVU79
 255 011e 3823     		movs	r3, #56
 256 0120 0793     		str	r3, [sp, #28]
 588:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 257              		.loc 1 588 3 is_stmt 1 view .LVU80
 258              		.loc 1 588 24 is_stmt 0 view .LVU81
 259 0122 0896     		str	r6, [sp, #32]
 589:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 589 3 is_stmt 1 view .LVU82
 261              		.loc 1 589 24 is_stmt 0 view .LVU83
 262 0124 0994     		str	r4, [sp, #36]
 590:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 590 3 is_stmt 1 view .LVU84
 264              		.loc 1 590 25 is_stmt 0 view .LVU85
 265 0126 0A94     		str	r4, [sp, #40]
 591:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
ARM GAS  /tmp/ccZKr7F4.s 			page 16


 266              		.loc 1 591 3 is_stmt 1 view .LVU86
 267              		.loc 1 591 29 is_stmt 0 view .LVU87
 268 0128 0B23     		movs	r3, #11
 269 012a 0B93     		str	r3, [sp, #44]
 592:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 270              		.loc 1 592 3 is_stmt 1 view .LVU88
 271 012c 07A9     		add	r1, sp, #28
 272 012e 5846     		mov	r0, fp
 273 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL9:
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****   /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin */
 595:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin;
 275              		.loc 1 595 3 view .LVU89
 276              		.loc 1 595 23 is_stmt 0 view .LVU90
 277 0134 0F23     		movs	r3, #15
 278 0136 0793     		str	r3, [sp, #28]
 596:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 279              		.loc 1 596 3 is_stmt 1 view .LVU91
 280              		.loc 1 596 24 is_stmt 0 view .LVU92
 281 0138 0894     		str	r4, [sp, #32]
 597:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 282              		.loc 1 597 3 is_stmt 1 view .LVU93
 283              		.loc 1 597 24 is_stmt 0 view .LVU94
 284 013a 0996     		str	r6, [sp, #36]
 598:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 285              		.loc 1 598 3 is_stmt 1 view .LVU95
 286 013c 07A9     		add	r1, sp, #28
 287 013e 4FF09040 		mov	r0, #1207959552
 288 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL10:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 601:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 290              		.loc 1 601 3 view .LVU96
 291              		.loc 1 601 23 is_stmt 0 view .LVU97
 292 0146 1023     		movs	r3, #16
 293 0148 0793     		str	r3, [sp, #28]
 602:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 294              		.loc 1 602 3 is_stmt 1 view .LVU98
 295              		.loc 1 602 24 is_stmt 0 view .LVU99
 296 014a CDF820A0 		str	r10, [sp, #32]
 603:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 603 3 is_stmt 1 view .LVU100
 298              		.loc 1 603 24 is_stmt 0 view .LVU101
 299 014e 0994     		str	r4, [sp, #36]
 604:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 300              		.loc 1 604 3 is_stmt 1 view .LVU102
 301 0150 07A9     		add	r1, sp, #28
 302 0152 4FF09040 		mov	r0, #1207959552
 303 0156 FFF7FEFF 		bl	HAL_GPIO_Init
 304              	.LVL11:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /*Configure GPIO pin : PA5 */
 607:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5;
 305              		.loc 1 607 3 view .LVU103
 306              		.loc 1 607 23 is_stmt 0 view .LVU104
ARM GAS  /tmp/ccZKr7F4.s 			page 17


 307 015a 2023     		movs	r3, #32
 308 015c 0793     		str	r3, [sp, #28]
 608:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 309              		.loc 1 608 3 is_stmt 1 view .LVU105
 310              		.loc 1 608 24 is_stmt 0 view .LVU106
 311 015e 0895     		str	r5, [sp, #32]
 609:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 609 3 is_stmt 1 view .LVU107
 313              		.loc 1 609 24 is_stmt 0 view .LVU108
 314 0160 0994     		str	r4, [sp, #36]
 610:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 315              		.loc 1 610 3 is_stmt 1 view .LVU109
 316              		.loc 1 610 25 is_stmt 0 view .LVU110
 317 0162 0A94     		str	r4, [sp, #40]
 611:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 318              		.loc 1 611 3 is_stmt 1 view .LVU111
 319 0164 07A9     		add	r1, sp, #28
 320 0166 4FF09040 		mov	r0, #1207959552
 321 016a FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL12:
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 614:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 615:Core/Src/main.c ****                            COM3_Pin */
 616:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 323              		.loc 1 616 3 view .LVU112
 324              		.loc 1 616 23 is_stmt 0 view .LVU113
 325 016e 4FF23323 		movw	r3, #62003
 326 0172 0793     		str	r3, [sp, #28]
 617:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 618:Core/Src/main.c ****                           |COM3_Pin;
 619:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 327              		.loc 1 619 3 is_stmt 1 view .LVU114
 328              		.loc 1 619 24 is_stmt 0 view .LVU115
 329 0174 0896     		str	r6, [sp, #32]
 620:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 330              		.loc 1 620 3 is_stmt 1 view .LVU116
 331              		.loc 1 620 24 is_stmt 0 view .LVU117
 332 0176 0994     		str	r4, [sp, #36]
 621:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 333              		.loc 1 621 3 is_stmt 1 view .LVU118
 334              		.loc 1 621 25 is_stmt 0 view .LVU119
 335 0178 0A94     		str	r4, [sp, #40]
 622:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 336              		.loc 1 622 3 is_stmt 1 view .LVU120
 337              		.loc 1 622 29 is_stmt 0 view .LVU121
 338 017a 0B23     		movs	r3, #11
 339 017c 0B93     		str	r3, [sp, #44]
 623:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 623 3 is_stmt 1 view .LVU122
 341 017e 07A9     		add	r1, sp, #28
 342 0180 4046     		mov	r0, r8
 343 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL13:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 626:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
ARM GAS  /tmp/ccZKr7F4.s 			page 18


 345              		.loc 1 626 3 view .LVU123
 346              		.loc 1 626 23 is_stmt 0 view .LVU124
 347 0186 0423     		movs	r3, #4
 348 0188 0793     		str	r3, [sp, #28]
 627:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 349              		.loc 1 627 3 is_stmt 1 view .LVU125
 350              		.loc 1 627 24 is_stmt 0 view .LVU126
 351 018a 0895     		str	r5, [sp, #32]
 628:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 352              		.loc 1 628 3 is_stmt 1 view .LVU127
 353              		.loc 1 628 24 is_stmt 0 view .LVU128
 354 018c 0995     		str	r5, [sp, #36]
 629:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355              		.loc 1 629 3 is_stmt 1 view .LVU129
 356              		.loc 1 629 25 is_stmt 0 view .LVU130
 357 018e CDF82890 		str	r9, [sp, #40]
 630:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 358              		.loc 1 630 3 is_stmt 1 view .LVU131
 359 0192 07A9     		add	r1, sp, #28
 360 0194 4046     		mov	r0, r8
 361 0196 FFF7FEFF 		bl	HAL_GPIO_Init
 362              	.LVL14:
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /*Configure GPIO pin : LD_G_Pin */
 633:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_G_Pin;
 363              		.loc 1 633 3 view .LVU132
 364              		.loc 1 633 23 is_stmt 0 view .LVU133
 365 019a 4FF48073 		mov	r3, #256
 366 019e 0793     		str	r3, [sp, #28]
 634:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 367              		.loc 1 634 3 is_stmt 1 view .LVU134
 368              		.loc 1 634 24 is_stmt 0 view .LVU135
 369 01a0 0895     		str	r5, [sp, #32]
 635:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 370              		.loc 1 635 3 is_stmt 1 view .LVU136
 371              		.loc 1 635 24 is_stmt 0 view .LVU137
 372 01a2 0995     		str	r5, [sp, #36]
 636:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 373              		.loc 1 636 3 is_stmt 1 view .LVU138
 374              		.loc 1 636 25 is_stmt 0 view .LVU139
 375 01a4 CDF82890 		str	r9, [sp, #40]
 637:Core/Src/main.c ****   HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 376              		.loc 1 637 3 is_stmt 1 view .LVU140
 377 01a8 07A9     		add	r1, sp, #28
 378 01aa 3846     		mov	r0, r7
 379 01ac FFF7FEFF 		bl	HAL_GPIO_Init
 380              	.LVL15:
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 PE12 XL_CS_Pin */
 640:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12|XL_CS_Pin;
 381              		.loc 1 640 3 view .LVU141
 382              		.loc 1 640 23 is_stmt 0 view .LVU142
 383 01b0 41F20163 		movw	r3, #5633
 384 01b4 0793     		str	r3, [sp, #28]
 641:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 385              		.loc 1 641 3 is_stmt 1 view .LVU143
 386              		.loc 1 641 24 is_stmt 0 view .LVU144
ARM GAS  /tmp/ccZKr7F4.s 			page 19


 387 01b6 0895     		str	r5, [sp, #32]
 642:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 388              		.loc 1 642 3 is_stmt 1 view .LVU145
 389              		.loc 1 642 24 is_stmt 0 view .LVU146
 390 01b8 0994     		str	r4, [sp, #36]
 643:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 391              		.loc 1 643 3 is_stmt 1 view .LVU147
 392              		.loc 1 643 25 is_stmt 0 view .LVU148
 393 01ba 0A94     		str	r4, [sp, #40]
 644:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394              		.loc 1 644 3 is_stmt 1 view .LVU149
 395 01bc 07A9     		add	r1, sp, #28
 396 01be 3846     		mov	r0, r7
 397 01c0 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL16:
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /*Configure GPIO pin : QSPI_CS_Pin */
 647:Core/Src/main.c ****   GPIO_InitStruct.Pin = QSPI_CS_Pin;
 399              		.loc 1 647 3 view .LVU150
 400              		.loc 1 647 23 is_stmt 0 view .LVU151
 401 01c4 4FF40063 		mov	r3, #2048
 402 01c8 0793     		str	r3, [sp, #28]
 648:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 403              		.loc 1 648 3 is_stmt 1 view .LVU152
 404              		.loc 1 648 24 is_stmt 0 view .LVU153
 405 01ca 0896     		str	r6, [sp, #32]
 649:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 406              		.loc 1 649 3 is_stmt 1 view .LVU154
 407              		.loc 1 649 24 is_stmt 0 view .LVU155
 408 01cc 0994     		str	r4, [sp, #36]
 650:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 409              		.loc 1 650 3 is_stmt 1 view .LVU156
 410              		.loc 1 650 25 is_stmt 0 view .LVU157
 411 01ce CDF82890 		str	r9, [sp, #40]
 651:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 412              		.loc 1 651 3 is_stmt 1 view .LVU158
 413              		.loc 1 651 29 is_stmt 0 view .LVU159
 414 01d2 0A23     		movs	r3, #10
 415 01d4 0B93     		str	r3, [sp, #44]
 652:Core/Src/main.c ****   HAL_GPIO_Init(QSPI_CS_GPIO_Port, &GPIO_InitStruct);
 416              		.loc 1 652 3 is_stmt 1 view .LVU160
 417 01d6 07A9     		add	r1, sp, #28
 418 01d8 3846     		mov	r0, r7
 419 01da FFF7FEFF 		bl	HAL_GPIO_Init
 420              	.LVL17:
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 655:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 421              		.loc 1 655 3 view .LVU161
 422              		.loc 1 655 23 is_stmt 0 view .LVU162
 423 01de 4FF44063 		mov	r3, #3072
 424 01e2 0793     		str	r3, [sp, #28]
 656:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 425              		.loc 1 656 3 is_stmt 1 view .LVU163
 426              		.loc 1 656 24 is_stmt 0 view .LVU164
 427 01e4 1223     		movs	r3, #18
 428 01e6 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/ccZKr7F4.s 			page 20


 657:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 657 3 is_stmt 1 view .LVU165
 430              		.loc 1 657 24 is_stmt 0 view .LVU166
 431 01e8 0994     		str	r4, [sp, #36]
 658:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 432              		.loc 1 658 3 is_stmt 1 view .LVU167
 433              		.loc 1 658 25 is_stmt 0 view .LVU168
 434 01ea CDF82890 		str	r9, [sp, #40]
 659:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 435              		.loc 1 659 3 is_stmt 1 view .LVU169
 436              		.loc 1 659 29 is_stmt 0 view .LVU170
 437 01ee 0423     		movs	r3, #4
 438 01f0 0B93     		str	r3, [sp, #44]
 660:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 439              		.loc 1 660 3 is_stmt 1 view .LVU171
 440 01f2 07A9     		add	r1, sp, #28
 441 01f4 4046     		mov	r0, r8
 442 01f6 FFF7FEFF 		bl	HAL_GPIO_Init
 443              	.LVL18:
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
 663:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 664:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 444              		.loc 1 664 3 view .LVU172
 445              		.loc 1 664 23 is_stmt 0 view .LVU173
 446 01fa 4FF47F43 		mov	r3, #65280
 447 01fe 0793     		str	r3, [sp, #28]
 665:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 666:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 666 3 is_stmt 1 view .LVU174
 449              		.loc 1 666 24 is_stmt 0 view .LVU175
 450 0200 0896     		str	r6, [sp, #32]
 667:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 667 3 is_stmt 1 view .LVU176
 452              		.loc 1 667 24 is_stmt 0 view .LVU177
 453 0202 0994     		str	r4, [sp, #36]
 668:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 668 3 is_stmt 1 view .LVU178
 455              		.loc 1 668 25 is_stmt 0 view .LVU179
 456 0204 0A94     		str	r4, [sp, #40]
 669:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 457              		.loc 1 669 3 is_stmt 1 view .LVU180
 458              		.loc 1 669 29 is_stmt 0 view .LVU181
 459 0206 0B23     		movs	r3, #11
 460 0208 0B93     		str	r3, [sp, #44]
 670:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 461              		.loc 1 670 3 is_stmt 1 view .LVU182
 462 020a 07A9     		add	r1, sp, #28
 463 020c 2748     		ldr	r0, .L3+8
 464 020e FFF7FEFF 		bl	HAL_GPIO_Init
 465              	.LVL19:
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 673:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 466              		.loc 1 673 3 view .LVU183
 467              		.loc 1 673 23 is_stmt 0 view .LVU184
 468 0212 4FF40343 		mov	r3, #33536
ARM GAS  /tmp/ccZKr7F4.s 			page 21


 469 0216 0793     		str	r3, [sp, #28]
 674:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470              		.loc 1 674 3 is_stmt 1 view .LVU185
 471              		.loc 1 674 24 is_stmt 0 view .LVU186
 472 0218 0896     		str	r6, [sp, #32]
 675:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 675 3 is_stmt 1 view .LVU187
 474              		.loc 1 675 24 is_stmt 0 view .LVU188
 475 021a 0994     		str	r4, [sp, #36]
 676:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 476              		.loc 1 676 3 is_stmt 1 view .LVU189
 477              		.loc 1 676 25 is_stmt 0 view .LVU190
 478 021c 0A94     		str	r4, [sp, #40]
 677:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 479              		.loc 1 677 3 is_stmt 1 view .LVU191
 480              		.loc 1 677 29 is_stmt 0 view .LVU192
 481 021e 0B23     		movs	r3, #11
 482 0220 0B93     		str	r3, [sp, #44]
 678:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 483              		.loc 1 678 3 is_stmt 1 view .LVU193
 484 0222 07A9     		add	r1, sp, #28
 485 0224 4FF09040 		mov	r0, #1207959552
 486 0228 FFF7FEFF 		bl	HAL_GPIO_Init
 487              	.LVL20:
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 681:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 488              		.loc 1 681 3 view .LVU194
 489              		.loc 1 681 23 is_stmt 0 view .LVU195
 490 022c 4FF40063 		mov	r3, #2048
 491 0230 0793     		str	r3, [sp, #28]
 682:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 492              		.loc 1 682 3 is_stmt 1 view .LVU196
 493              		.loc 1 682 24 is_stmt 0 view .LVU197
 494 0232 0895     		str	r5, [sp, #32]
 683:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 495              		.loc 1 683 3 is_stmt 1 view .LVU198
 496              		.loc 1 683 24 is_stmt 0 view .LVU199
 497 0234 0994     		str	r4, [sp, #36]
 684:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 498              		.loc 1 684 3 is_stmt 1 view .LVU200
 499              		.loc 1 684 25 is_stmt 0 view .LVU201
 500 0236 0A94     		str	r4, [sp, #40]
 685:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 501              		.loc 1 685 3 is_stmt 1 view .LVU202
 502 0238 07A9     		add	r1, sp, #28
 503 023a 5846     		mov	r0, fp
 504 023c FFF7FEFF 		bl	HAL_GPIO_Init
 505              	.LVL21:
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 688:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 506              		.loc 1 688 3 view .LVU203
 507              		.loc 1 688 23 is_stmt 0 view .LVU204
 508 0240 0523     		movs	r3, #5
 509 0242 0793     		str	r3, [sp, #28]
 689:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
ARM GAS  /tmp/ccZKr7F4.s 			page 22


 510              		.loc 1 689 3 is_stmt 1 view .LVU205
 511              		.loc 1 689 24 is_stmt 0 view .LVU206
 512 0244 CDF820A0 		str	r10, [sp, #32]
 690:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 513              		.loc 1 690 3 is_stmt 1 view .LVU207
 514              		.loc 1 690 24 is_stmt 0 view .LVU208
 515 0248 0994     		str	r4, [sp, #36]
 691:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 516              		.loc 1 691 3 is_stmt 1 view .LVU209
 517 024a 07A9     		add	r1, sp, #28
 518 024c 1748     		ldr	r0, .L3+8
 519 024e FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL22:
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 694:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 521              		.loc 1 694 3 view .LVU210
 522              		.loc 1 694 23 is_stmt 0 view .LVU211
 523 0252 8023     		movs	r3, #128
 524 0254 0793     		str	r3, [sp, #28]
 695:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 525              		.loc 1 695 3 is_stmt 1 view .LVU212
 526              		.loc 1 695 24 is_stmt 0 view .LVU213
 527 0256 0895     		str	r5, [sp, #32]
 696:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 528              		.loc 1 696 3 is_stmt 1 view .LVU214
 529              		.loc 1 696 24 is_stmt 0 view .LVU215
 530 0258 0994     		str	r4, [sp, #36]
 697:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 531              		.loc 1 697 3 is_stmt 1 view .LVU216
 532              		.loc 1 697 25 is_stmt 0 view .LVU217
 533 025a CDF82890 		str	r9, [sp, #40]
 698:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 534              		.loc 1 698 3 is_stmt 1 view .LVU218
 535 025e 07A9     		add	r1, sp, #28
 536 0260 1248     		ldr	r0, .L3+8
 537 0262 FFF7FEFF 		bl	HAL_GPIO_Init
 538              	.LVL23:
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 701:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 539              		.loc 1 701 3 view .LVU219
 540              		.loc 1 701 23 is_stmt 0 view .LVU220
 541 0266 0823     		movs	r3, #8
 542 0268 0793     		str	r3, [sp, #28]
 702:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 543              		.loc 1 702 3 is_stmt 1 view .LVU221
 544              		.loc 1 702 24 is_stmt 0 view .LVU222
 545 026a 0895     		str	r5, [sp, #32]
 703:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 546              		.loc 1 703 3 is_stmt 1 view .LVU223
 547              		.loc 1 703 24 is_stmt 0 view .LVU224
 548 026c 0994     		str	r4, [sp, #36]
 704:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 549              		.loc 1 704 3 is_stmt 1 view .LVU225
 550              		.loc 1 704 25 is_stmt 0 view .LVU226
 551 026e 0A94     		str	r4, [sp, #40]
ARM GAS  /tmp/ccZKr7F4.s 			page 23


 705:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 552              		.loc 1 705 3 is_stmt 1 view .LVU227
 553 0270 07A9     		add	r1, sp, #28
 554 0272 4046     		mov	r0, r8
 555 0274 FFF7FEFF 		bl	HAL_GPIO_Init
 556              	.LVL24:
 706:Core/Src/main.c **** 
 707:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 708:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 557              		.loc 1 708 3 view .LVU228
 558              		.loc 1 708 23 is_stmt 0 view .LVU229
 559 0278 4FF48073 		mov	r3, #256
 560 027c 0793     		str	r3, [sp, #28]
 709:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 561              		.loc 1 709 3 is_stmt 1 view .LVU230
 562              		.loc 1 709 24 is_stmt 0 view .LVU231
 563 027e CDF820A0 		str	r10, [sp, #32]
 710:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 564              		.loc 1 710 3 is_stmt 1 view .LVU232
 565              		.loc 1 710 24 is_stmt 0 view .LVU233
 566 0282 0994     		str	r4, [sp, #36]
 711:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 567              		.loc 1 711 3 is_stmt 1 view .LVU234
 568 0284 07A9     		add	r1, sp, #28
 569 0286 4046     		mov	r0, r8
 570 0288 FFF7FEFF 		bl	HAL_GPIO_Init
 571              	.LVL25:
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 714:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 572              		.loc 1 714 3 view .LVU235
 573              		.loc 1 714 23 is_stmt 0 view .LVU236
 574 028c 0796     		str	r6, [sp, #28]
 715:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 575              		.loc 1 715 3 is_stmt 1 view .LVU237
 576              		.loc 1 715 24 is_stmt 0 view .LVU238
 577 028e CDF820A0 		str	r10, [sp, #32]
 716:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 578              		.loc 1 716 3 is_stmt 1 view .LVU239
 579              		.loc 1 716 24 is_stmt 0 view .LVU240
 580 0292 0994     		str	r4, [sp, #36]
 717:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 581              		.loc 1 717 3 is_stmt 1 view .LVU241
 582 0294 07A9     		add	r1, sp, #28
 583 0296 3846     		mov	r0, r7
 584 0298 FFF7FEFF 		bl	HAL_GPIO_Init
 585              	.LVL26:
 718:Core/Src/main.c **** 
 719:Core/Src/main.c **** }
 586              		.loc 1 719 1 is_stmt 0 view .LVU242
 587 029c 0DB0     		add	sp, sp, #52
 588              	.LCFI2:
 589              		.cfi_def_cfa_offset 36
 590              		@ sp needed
 591 029e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 592              	.L4:
 593 02a2 00BF     		.align	2
ARM GAS  /tmp/ccZKr7F4.s 			page 24


 594              	.L3:
 595 02a4 00100240 		.word	1073876992
 596 02a8 00100048 		.word	1207963648
 597 02ac 000C0048 		.word	1207962624
 598 02b0 00040048 		.word	1207960576
 599 02b4 00080048 		.word	1207961600
 600              		.cfi_endproc
 601              	.LFE210:
 603              		.section	.text.MX_DMA_Init,"ax",%progbits
 604              		.align	1
 605              		.syntax unified
 606              		.thumb
 607              		.thumb_func
 608              		.fpu fpv4-sp-d16
 610              	MX_DMA_Init:
 611              	.LFB209:
 504:Core/Src/main.c **** 
 612              		.loc 1 504 1 is_stmt 1 view -0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 8
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616 0000 00B5     		push	{lr}
 617              	.LCFI3:
 618              		.cfi_def_cfa_offset 4
 619              		.cfi_offset 14, -4
 620 0002 83B0     		sub	sp, sp, #12
 621              	.LCFI4:
 622              		.cfi_def_cfa_offset 16
 507:Core/Src/main.c **** 
 623              		.loc 1 507 3 view .LVU244
 624              	.LBB18:
 507:Core/Src/main.c **** 
 625              		.loc 1 507 3 view .LVU245
 507:Core/Src/main.c **** 
 626              		.loc 1 507 3 view .LVU246
 627 0004 124B     		ldr	r3, .L7
 628 0006 9A6C     		ldr	r2, [r3, #72]
 629 0008 42F00102 		orr	r2, r2, #1
 630 000c 9A64     		str	r2, [r3, #72]
 507:Core/Src/main.c **** 
 631              		.loc 1 507 3 view .LVU247
 632 000e 9B6C     		ldr	r3, [r3, #72]
 633 0010 03F00103 		and	r3, r3, #1
 634 0014 0193     		str	r3, [sp, #4]
 507:Core/Src/main.c **** 
 635              		.loc 1 507 3 view .LVU248
 636 0016 019B     		ldr	r3, [sp, #4]
 637              	.LBE18:
 507:Core/Src/main.c **** 
 638              		.loc 1 507 3 view .LVU249
 511:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 639              		.loc 1 511 3 view .LVU250
 640 0018 0022     		movs	r2, #0
 641 001a 1146     		mov	r1, r2
 642 001c 0C20     		movs	r0, #12
 643 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 644              	.LVL27:
ARM GAS  /tmp/ccZKr7F4.s 			page 25


 512:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 645              		.loc 1 512 3 view .LVU251
 646 0022 0C20     		movs	r0, #12
 647 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 648              	.LVL28:
 514:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 649              		.loc 1 514 3 view .LVU252
 650 0028 0022     		movs	r2, #0
 651 002a 1146     		mov	r1, r2
 652 002c 0D20     		movs	r0, #13
 653 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 654              	.LVL29:
 515:Core/Src/main.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
 655              		.loc 1 515 3 view .LVU253
 656 0032 0D20     		movs	r0, #13
 657 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 658              	.LVL30:
 517:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 659              		.loc 1 517 3 view .LVU254
 660 0038 0022     		movs	r2, #0
 661 003a 1146     		mov	r1, r2
 662 003c 0E20     		movs	r0, #14
 663 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 664              	.LVL31:
 518:Core/Src/main.c **** 
 665              		.loc 1 518 3 view .LVU255
 666 0042 0E20     		movs	r0, #14
 667 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 668              	.LVL32:
 520:Core/Src/main.c **** 
 669              		.loc 1 520 1 is_stmt 0 view .LVU256
 670 0048 03B0     		add	sp, sp, #12
 671              	.LCFI5:
 672              		.cfi_def_cfa_offset 4
 673              		@ sp needed
 674 004a 5DF804FB 		ldr	pc, [sp], #4
 675              	.L8:
 676 004e 00BF     		.align	2
 677              	.L7:
 678 0050 00100240 		.word	1073876992
 679              		.cfi_endproc
 680              	.LFE209:
 682              		.section	.text.tud_mount_cb,"ax",%progbits
 683              		.align	1
 684              		.weak	tud_mount_cb
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu fpv4-sp-d16
 690              	tud_mount_cb:
 691              	.LFB211:
 720:Core/Src/main.c **** 
 721:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 722:Core/Src/main.c **** 
 723:Core/Src/main.c **** //--------------------------------------------------------------------+
 724:Core/Src/main.c **** // Device callbacks
 725:Core/Src/main.c **** //--------------------------------------------------------------------+
ARM GAS  /tmp/ccZKr7F4.s 			page 26


 726:Core/Src/main.c **** 
 727:Core/Src/main.c **** // Invoked when device is mounted
 728:Core/Src/main.c **** void tud_mount_cb(void)
 729:Core/Src/main.c **** {
 692              		.loc 1 729 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 730:Core/Src/main.c ****   blink_interval_ms = BLINK_MOUNTED;
 697              		.loc 1 730 3 view .LVU258
 698              		.loc 1 730 21 is_stmt 0 view .LVU259
 699 0000 024B     		ldr	r3, .L10
 700 0002 4FF47A72 		mov	r2, #1000
 701 0006 1A60     		str	r2, [r3]
 731:Core/Src/main.c **** }
 702              		.loc 1 731 1 view .LVU260
 703 0008 7047     		bx	lr
 704              	.L11:
 705 000a 00BF     		.align	2
 706              	.L10:
 707 000c 00000000 		.word	.LANCHOR0
 708              		.cfi_endproc
 709              	.LFE211:
 711              		.section	.text.tud_umount_cb,"ax",%progbits
 712              		.align	1
 713              		.weak	tud_umount_cb
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu fpv4-sp-d16
 719              	tud_umount_cb:
 720              	.LFB212:
 732:Core/Src/main.c **** 
 733:Core/Src/main.c **** // Invoked when device is unmounted
 734:Core/Src/main.c **** void tud_umount_cb(void)
 735:Core/Src/main.c **** {
 721              		.loc 1 735 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725              		@ link register save eliminated.
 736:Core/Src/main.c ****   blink_interval_ms = BLINK_NOT_MOUNTED;
 726              		.loc 1 736 3 view .LVU262
 727              		.loc 1 736 21 is_stmt 0 view .LVU263
 728 0000 014B     		ldr	r3, .L13
 729 0002 FA22     		movs	r2, #250
 730 0004 1A60     		str	r2, [r3]
 737:Core/Src/main.c **** }
 731              		.loc 1 737 1 view .LVU264
 732 0006 7047     		bx	lr
 733              	.L14:
 734              		.align	2
 735              	.L13:
 736 0008 00000000 		.word	.LANCHOR0
 737              		.cfi_endproc
 738              	.LFE212:
ARM GAS  /tmp/ccZKr7F4.s 			page 27


 740              		.section	.text.tud_suspend_cb,"ax",%progbits
 741              		.align	1
 742              		.weak	tud_suspend_cb
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 746              		.fpu fpv4-sp-d16
 748              	tud_suspend_cb:
 749              	.LVL33:
 750              	.LFB213:
 738:Core/Src/main.c **** 
 739:Core/Src/main.c **** // Invoked when usb bus is suspended
 740:Core/Src/main.c **** // remote_wakeup_en : if host allow us  to perform remote wakeup
 741:Core/Src/main.c **** // Within 7ms, device must draw an average of current less than 2.5 mA from bus
 742:Core/Src/main.c **** void tud_suspend_cb(bool remote_wakeup_en)
 743:Core/Src/main.c **** {
 751              		.loc 1 743 1 is_stmt 1 view -0
 752              		.cfi_startproc
 753              		@ args = 0, pretend = 0, frame = 0
 754              		@ frame_needed = 0, uses_anonymous_args = 0
 755              		@ link register save eliminated.
 744:Core/Src/main.c ****   (void) remote_wakeup_en;
 756              		.loc 1 744 3 view .LVU266
 745:Core/Src/main.c ****   blink_interval_ms = BLINK_SUSPENDED;
 757              		.loc 1 745 3 view .LVU267
 758              		.loc 1 745 21 is_stmt 0 view .LVU268
 759 0000 024B     		ldr	r3, .L16
 760 0002 40F6C412 		movw	r2, #2500
 761 0006 1A60     		str	r2, [r3]
 746:Core/Src/main.c **** }
 762              		.loc 1 746 1 view .LVU269
 763 0008 7047     		bx	lr
 764              	.L17:
 765 000a 00BF     		.align	2
 766              	.L16:
 767 000c 00000000 		.word	.LANCHOR0
 768              		.cfi_endproc
 769              	.LFE213:
 771              		.section	.text.tud_resume_cb,"ax",%progbits
 772              		.align	1
 773              		.weak	tud_resume_cb
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 777              		.fpu fpv4-sp-d16
 779              	tud_resume_cb:
 780              	.LFB214:
 747:Core/Src/main.c **** 
 748:Core/Src/main.c **** // Invoked when usb bus is resumed
 749:Core/Src/main.c **** void tud_resume_cb(void)
 750:Core/Src/main.c **** {
 781              		.loc 1 750 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785 0000 08B5     		push	{r3, lr}
 786              	.LCFI6:
ARM GAS  /tmp/ccZKr7F4.s 			page 28


 787              		.cfi_def_cfa_offset 8
 788              		.cfi_offset 3, -8
 789              		.cfi_offset 14, -4
 751:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 790              		.loc 1 751 3 view .LVU271
 791              		.loc 1 751 23 is_stmt 0 view .LVU272
 792 0002 FFF7FEFF 		bl	tud_mounted
 793              	.LVL34:
 794              		.loc 1 751 53 view .LVU273
 795 0006 20B1     		cbz	r0, .L20
 796 0008 4FF47A72 		mov	r2, #1000
 797              	.L19:
 798              		.loc 1 751 21 discriminator 4 view .LVU274
 799 000c 024B     		ldr	r3, .L22
 800 000e 1A60     		str	r2, [r3]
 752:Core/Src/main.c **** }
 801              		.loc 1 752 1 discriminator 4 view .LVU275
 802 0010 08BD     		pop	{r3, pc}
 803              	.L20:
 751:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 804              		.loc 1 751 53 view .LVU276
 805 0012 FA22     		movs	r2, #250
 806 0014 FAE7     		b	.L19
 807              	.L23:
 808 0016 00BF     		.align	2
 809              	.L22:
 810 0018 00000000 		.word	.LANCHOR0
 811              		.cfi_endproc
 812              	.LFE214:
 814              		.section	.text.midi_task,"ax",%progbits
 815              		.align	1
 816              		.global	midi_task
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu fpv4-sp-d16
 822              	midi_task:
 823              	.LFB215:
 753:Core/Src/main.c **** 
 754:Core/Src/main.c **** void midi_task(void)
 755:Core/Src/main.c **** {
 824              		.loc 1 755 1 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 16
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 30B5     		push	{r4, r5, lr}
 829              	.LCFI7:
 830              		.cfi_def_cfa_offset 12
 831              		.cfi_offset 4, -12
 832              		.cfi_offset 5, -8
 833              		.cfi_offset 14, -4
 834 0002 85B0     		sub	sp, sp, #20
 835              	.LCFI8:
 836              		.cfi_def_cfa_offset 32
 756:Core/Src/main.c ****   static uint32_t start_ms = 0;
 837              		.loc 1 756 3 view .LVU278
 757:Core/Src/main.c **** 
ARM GAS  /tmp/ccZKr7F4.s 			page 29


 758:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 838              		.loc 1 758 3 view .LVU279
 839              	.LVL35:
 759:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 840              		.loc 1 759 3 view .LVU280
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 762:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 763:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 764:Core/Src/main.c ****   uint8_t packet[4];
 841              		.loc 1 764 3 view .LVU281
 765:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 842              		.loc 1 765 3 view .LVU282
 843              		.loc 1 765 9 is_stmt 0 view .LVU283
 844 0004 03E0     		b	.L25
 845              	.L26:
 846              		.loc 1 765 34 is_stmt 1 view .LVU284
 847              	.LVL36:
 848              	.LBB19:
 849              	.LBI19:
 850              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
ARM GAS  /tmp/ccZKr7F4.s 			page 30


  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
ARM GAS  /tmp/ccZKr7F4.s 			page 31


  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 851              		.loc 2 147 20 view .LVU285
 852              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
ARM GAS  /tmp/ccZKr7F4.s 			page 32


 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 853              		.loc 2 149 3 view .LVU286
 854              		.loc 2 149 10 is_stmt 0 view .LVU287
 855 0006 03A9     		add	r1, sp, #12
 856              	.LVL37:
 857              		.loc 2 149 10 view .LVU288
 858 0008 0020     		movs	r0, #0
 859 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 860              	.LVL38:
 861              	.L25:
 862              		.loc 2 149 10 view .LVU289
 863              	.LBE20:
 864              	.LBE19:
 865              		.loc 1 765 9 is_stmt 1 discriminator 1 view .LVU290
 866              	.LBB21:
 867              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 868              		.loc 2 132 24 discriminator 1 view .LVU291
 869              	.LBB22:
 134:tinyusb/src/class/midi/midi_device.h **** }
 870              		.loc 2 134 3 discriminator 1 view .LVU292
 134:tinyusb/src/class/midi/midi_device.h **** }
 871              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU293
 872 000e 0021     		movs	r1, #0
 873 0010 0846     		mov	r0, r1
 874 0012 FFF7FEFF 		bl	tud_midi_n_available
 875              	.LVL39:
 876              	.LBE22:
 877              	.LBE21:
 878              		.loc 1 765 9 discriminator 1 view .LVU294
 879 0016 0028     		cmp	r0, #0
 880 0018 F5D1     		bne	.L26
 766:Core/Src/main.c **** 
 767:Core/Src/main.c ****   // send note periodically
 768:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 769:Core/Src/main.c ****   
 770:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 771:Core/Src/main.c ****   /*
 772:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 773:Core/Src/main.c ****   start_ms += 286;
 774:Core/Src/main.c ****   */
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****   // Previous positions in the note sequence.
 777:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
 881              		.loc 1 777 3 is_stmt 1 view .LVU295
 882              		.loc 1 777 34 is_stmt 0 view .LVU296
 883 001a 174B     		ldr	r3, .L32
 884 001c 1B68     		ldr	r3, [r3]
 885              	.LVL40:
 778:Core/Src/main.c **** 
 779:Core/Src/main.c ****   // If we currently are at position 0, set the
 780:Core/Src/main.c ****   // previous position to the last note in the sequence.
 781:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 886              		.loc 1 781 3 is_stmt 1 view .LVU297
 887              		.loc 1 781 6 is_stmt 0 view .LVU298
 888 001e 5D1E     		subs	r5, r3, #1
 889              	.LVL41:
ARM GAS  /tmp/ccZKr7F4.s 			page 33


 890              		.loc 1 781 6 view .LVU299
 891 0020 28D4     		bmi	.L31
 892              	.LVL42:
 893              	.L27:
 782:Core/Src/main.c **** 
 783:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 784:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 894              		.loc 1 784 3 is_stmt 1 view .LVU300
 895              		.loc 1 784 11 is_stmt 0 view .LVU301
 896 0022 9022     		movs	r2, #144
 897 0024 8DF80820 		strb	r2, [sp, #8]
 898              		.loc 1 784 55 view .LVU302
 899 0028 144C     		ldr	r4, .L32+4
 900 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 901              		.loc 1 784 11 view .LVU303
 902 002c 8DF80930 		strb	r3, [sp, #9]
 903 0030 7F23     		movs	r3, #127
 904 0032 8DF80A30 		strb	r3, [sp, #10]
 785:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
 905              		.loc 1 785 3 is_stmt 1 view .LVU304
 906              	.LVL43:
 907              	.LBB23:
 908              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 909              		.loc 2 142 24 view .LVU305
 910              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 911              		.loc 2 144 3 view .LVU306
 144:tinyusb/src/class/midi/midi_device.h **** }
 912              		.loc 2 144 10 is_stmt 0 view .LVU307
 913 0036 0323     		movs	r3, #3
 914 0038 02AA     		add	r2, sp, #8
 915              	.LVL44:
 144:tinyusb/src/class/midi/midi_device.h **** }
 916              		.loc 2 144 10 view .LVU308
 917 003a 0021     		movs	r1, #0
 918 003c 0846     		mov	r0, r1
 919 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 920              	.LVL45:
 144:tinyusb/src/class/midi/midi_device.h **** }
 921              		.loc 2 144 10 view .LVU309
 922              	.LBE24:
 923              	.LBE23:
 786:Core/Src/main.c **** 
 787:Core/Src/main.c ****   // Send Note Off for previous note.
 788:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
 924              		.loc 1 788 3 is_stmt 1 view .LVU310
 925              		.loc 1 788 11 is_stmt 0 view .LVU311
 926 0042 8023     		movs	r3, #128
 927 0044 8DF80430 		strb	r3, [sp, #4]
 928              		.loc 1 788 56 view .LVU312
 929 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 930              		.loc 1 788 11 view .LVU313
 931 004a 8DF80530 		strb	r3, [sp, #5]
 932 004e 0020     		movs	r0, #0
 933 0050 8DF80600 		strb	r0, [sp, #6]
 789:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
ARM GAS  /tmp/ccZKr7F4.s 			page 34


 934              		.loc 1 789 3 is_stmt 1 view .LVU314
 935              	.LVL46:
 936              	.LBB25:
 937              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 938              		.loc 2 142 24 view .LVU315
 939              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 940              		.loc 2 144 3 view .LVU316
 144:tinyusb/src/class/midi/midi_device.h **** }
 941              		.loc 2 144 10 is_stmt 0 view .LVU317
 942 0054 0323     		movs	r3, #3
 943 0056 01AA     		add	r2, sp, #4
 944              	.LVL47:
 144:tinyusb/src/class/midi/midi_device.h **** }
 945              		.loc 2 144 10 view .LVU318
 946 0058 0146     		mov	r1, r0
 947 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 948              	.LVL48:
 144:tinyusb/src/class/midi/midi_device.h **** }
 949              		.loc 2 144 10 view .LVU319
 950              	.LBE26:
 951              	.LBE25:
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   // Increment position
 792:Core/Src/main.c ****   note_pos++;
 952              		.loc 1 792 3 is_stmt 1 view .LVU320
 953              		.loc 1 792 11 is_stmt 0 view .LVU321
 954 005e 064A     		ldr	r2, .L32
 955 0060 1368     		ldr	r3, [r2]
 956 0062 0133     		adds	r3, r3, #1
 957 0064 1360     		str	r3, [r2]
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 795:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 958              		.loc 1 795 3 is_stmt 1 view .LVU322
 959              		.loc 1 795 6 is_stmt 0 view .LVU323
 960 0066 3F2B     		cmp	r3, #63
 961 0068 02D9     		bls	.L24
 962              		.loc 1 795 42 is_stmt 1 discriminator 1 view .LVU324
 963              		.loc 1 795 51 is_stmt 0 discriminator 1 view .LVU325
 964 006a 1346     		mov	r3, r2
 965 006c 0022     		movs	r2, #0
 966 006e 1A60     		str	r2, [r3]
 967              	.L24:
 796:Core/Src/main.c **** }
 968              		.loc 1 796 1 view .LVU326
 969 0070 05B0     		add	sp, sp, #20
 970              	.LCFI9:
 971              		.cfi_remember_state
 972              		.cfi_def_cfa_offset 12
 973              		@ sp needed
 974 0072 30BD     		pop	{r4, r5, pc}
 975              	.LVL49:
 976              	.L31:
 977              	.LCFI10:
 978              		.cfi_restore_state
ARM GAS  /tmp/ccZKr7F4.s 			page 35


 781:Core/Src/main.c **** 
 979              		.loc 1 781 30 view .LVU327
 980 0074 3F25     		movs	r5, #63
 981              	.LVL50:
 781:Core/Src/main.c **** 
 982              		.loc 1 781 30 view .LVU328
 983 0076 D4E7     		b	.L27
 984              	.L33:
 985              		.align	2
 986              	.L32:
 987 0078 00000000 		.word	.LANCHOR1
 988 007c 00000000 		.word	.LANCHOR2
 989              		.cfi_endproc
 990              	.LFE215:
 992              		.section	.text.Error_Handler,"ax",%progbits
 993              		.align	1
 994              		.global	Error_Handler
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu fpv4-sp-d16
 1000              	Error_Handler:
 1001              	.LFB216:
 797:Core/Src/main.c **** 
 798:Core/Src/main.c **** 
 799:Core/Src/main.c **** 
 800:Core/Src/main.c **** /* USER CODE END 4 */
 801:Core/Src/main.c **** 
 802:Core/Src/main.c **** /**
 803:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 804:Core/Src/main.c ****   * @retval None
 805:Core/Src/main.c ****   */
 806:Core/Src/main.c **** void Error_Handler(void)
 807:Core/Src/main.c **** {
 1002              		.loc 1 807 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ Volatile: function does not return.
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 808:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 809:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 810:Core/Src/main.c ****   __disable_irq();
 1008              		.loc 1 810 3 view .LVU330
 1009              	.LBB27:
 1010              	.LBI27:
 1011              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/ccZKr7F4.s 			page 36


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/ccZKr7F4.s 			page 37


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccZKr7F4.s 			page 38


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
ARM GAS  /tmp/ccZKr7F4.s 			page 39


 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1012              		.loc 3 207 27 view .LVU331
 1013              	.LBB28:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1014              		.loc 3 209 3 view .LVU332
 1015              		.syntax unified
 1016              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1017 0000 72B6     		cpsid i
 1018              	@ 0 "" 2
 1019              		.thumb
 1020              		.syntax unified
 1021              	.L35:
 1022              	.LBE28:
 1023              	.LBE27:
 811:Core/Src/main.c ****   while (1)
 1024              		.loc 1 811 3 discriminator 1 view .LVU333
 812:Core/Src/main.c ****   {
 813:Core/Src/main.c ****   }
 1025              		.loc 1 813 3 discriminator 1 view .LVU334
 811:Core/Src/main.c ****   while (1)
 1026              		.loc 1 811 9 discriminator 1 view .LVU335
 1027 0002 FEE7     		b	.L35
 1028              		.cfi_endproc
 1029              	.LFE216:
 1031              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1032              		.align	1
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1036              		.fpu fpv4-sp-d16
 1038              	MX_SPI1_Init:
ARM GAS  /tmp/ccZKr7F4.s 			page 40


 1039              	.LFB205:
 356:Core/Src/main.c **** 
 1040              		.loc 1 356 1 view -0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 0
 1043              		@ frame_needed = 0, uses_anonymous_args = 0
 1044 0000 08B5     		push	{r3, lr}
 1045              	.LCFI11:
 1046              		.cfi_def_cfa_offset 8
 1047              		.cfi_offset 3, -8
 1048              		.cfi_offset 14, -4
 366:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1049              		.loc 1 366 3 view .LVU337
 366:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1050              		.loc 1 366 18 is_stmt 0 view .LVU338
 1051 0002 1048     		ldr	r0, .L40
 1052 0004 104B     		ldr	r3, .L40+4
 1053 0006 0360     		str	r3, [r0]
 367:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1054              		.loc 1 367 3 is_stmt 1 view .LVU339
 367:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1055              		.loc 1 367 19 is_stmt 0 view .LVU340
 1056 0008 4FF48273 		mov	r3, #260
 1057 000c 4360     		str	r3, [r0, #4]
 368:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1058              		.loc 1 368 3 is_stmt 1 view .LVU341
 368:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1059              		.loc 1 368 24 is_stmt 0 view .LVU342
 1060 000e 0023     		movs	r3, #0
 1061 0010 8360     		str	r3, [r0, #8]
 369:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1062              		.loc 1 369 3 is_stmt 1 view .LVU343
 369:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1063              		.loc 1 369 23 is_stmt 0 view .LVU344
 1064 0012 4FF4E062 		mov	r2, #1792
 1065 0016 C260     		str	r2, [r0, #12]
 370:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1066              		.loc 1 370 3 is_stmt 1 view .LVU345
 370:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1067              		.loc 1 370 26 is_stmt 0 view .LVU346
 1068 0018 0361     		str	r3, [r0, #16]
 371:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1069              		.loc 1 371 3 is_stmt 1 view .LVU347
 371:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1070              		.loc 1 371 23 is_stmt 0 view .LVU348
 1071 001a 4361     		str	r3, [r0, #20]
 372:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 1072              		.loc 1 372 3 is_stmt 1 view .LVU349
 372:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 1073              		.loc 1 372 18 is_stmt 0 view .LVU350
 1074 001c 4FF40072 		mov	r2, #512
 1075 0020 8261     		str	r2, [r0, #24]
 373:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1076              		.loc 1 373 3 is_stmt 1 view .LVU351
 373:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1077              		.loc 1 373 32 is_stmt 0 view .LVU352
 1078 0022 2822     		movs	r2, #40
ARM GAS  /tmp/ccZKr7F4.s 			page 41


 1079 0024 C261     		str	r2, [r0, #28]
 374:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1080              		.loc 1 374 3 is_stmt 1 view .LVU353
 374:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1081              		.loc 1 374 23 is_stmt 0 view .LVU354
 1082 0026 8022     		movs	r2, #128
 1083 0028 0262     		str	r2, [r0, #32]
 375:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1084              		.loc 1 375 3 is_stmt 1 view .LVU355
 375:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1085              		.loc 1 375 21 is_stmt 0 view .LVU356
 1086 002a 4362     		str	r3, [r0, #36]
 376:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1087              		.loc 1 376 3 is_stmt 1 view .LVU357
 376:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1088              		.loc 1 376 29 is_stmt 0 view .LVU358
 1089 002c 8362     		str	r3, [r0, #40]
 377:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1090              		.loc 1 377 3 is_stmt 1 view .LVU359
 377:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1091              		.loc 1 377 28 is_stmt 0 view .LVU360
 1092 002e 0722     		movs	r2, #7
 1093 0030 C262     		str	r2, [r0, #44]
 378:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1094              		.loc 1 378 3 is_stmt 1 view .LVU361
 378:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1095              		.loc 1 378 24 is_stmt 0 view .LVU362
 1096 0032 0363     		str	r3, [r0, #48]
 379:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1097              		.loc 1 379 3 is_stmt 1 view .LVU363
 379:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1098              		.loc 1 379 23 is_stmt 0 view .LVU364
 1099 0034 4363     		str	r3, [r0, #52]
 380:Core/Src/main.c ****   {
 1100              		.loc 1 380 3 is_stmt 1 view .LVU365
 380:Core/Src/main.c ****   {
 1101              		.loc 1 380 7 is_stmt 0 view .LVU366
 1102 0036 FFF7FEFF 		bl	HAL_SPI_Init
 1103              	.LVL51:
 380:Core/Src/main.c ****   {
 1104              		.loc 1 380 6 view .LVU367
 1105 003a 00B9     		cbnz	r0, .L39
 388:Core/Src/main.c **** 
 1106              		.loc 1 388 1 view .LVU368
 1107 003c 08BD     		pop	{r3, pc}
 1108              	.L39:
 382:Core/Src/main.c ****   }
 1109              		.loc 1 382 5 is_stmt 1 view .LVU369
 1110 003e FFF7FEFF 		bl	Error_Handler
 1111              	.LVL52:
 1112              	.L41:
 1113 0042 00BF     		.align	2
 1114              	.L40:
 1115 0044 00000000 		.word	.LANCHOR3
 1116 0048 00300140 		.word	1073819648
 1117              		.cfi_endproc
 1118              	.LFE205:
ARM GAS  /tmp/ccZKr7F4.s 			page 42


 1120              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1121              		.align	1
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1125              		.fpu fpv4-sp-d16
 1127              	MX_I2C1_Init:
 1128              	.LFB204:
 308:Core/Src/main.c **** 
 1129              		.loc 1 308 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133 0000 08B5     		push	{r3, lr}
 1134              	.LCFI12:
 1135              		.cfi_def_cfa_offset 8
 1136              		.cfi_offset 3, -8
 1137              		.cfi_offset 14, -4
 317:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1138              		.loc 1 317 3 view .LVU371
 317:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1139              		.loc 1 317 18 is_stmt 0 view .LVU372
 1140 0002 1148     		ldr	r0, .L50
 1141 0004 114B     		ldr	r3, .L50+4
 1142 0006 0360     		str	r3, [r0]
 318:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1143              		.loc 1 318 3 is_stmt 1 view .LVU373
 318:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1144              		.loc 1 318 21 is_stmt 0 view .LVU374
 1145 0008 114B     		ldr	r3, .L50+8
 1146 000a 4360     		str	r3, [r0, #4]
 319:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1147              		.loc 1 319 3 is_stmt 1 view .LVU375
 319:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1148              		.loc 1 319 26 is_stmt 0 view .LVU376
 1149 000c 0023     		movs	r3, #0
 1150 000e 8360     		str	r3, [r0, #8]
 320:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1151              		.loc 1 320 3 is_stmt 1 view .LVU377
 320:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1152              		.loc 1 320 29 is_stmt 0 view .LVU378
 1153 0010 0122     		movs	r2, #1
 1154 0012 C260     		str	r2, [r0, #12]
 321:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1155              		.loc 1 321 3 is_stmt 1 view .LVU379
 321:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1156              		.loc 1 321 30 is_stmt 0 view .LVU380
 1157 0014 0361     		str	r3, [r0, #16]
 322:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1158              		.loc 1 322 3 is_stmt 1 view .LVU381
 322:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1159              		.loc 1 322 26 is_stmt 0 view .LVU382
 1160 0016 4361     		str	r3, [r0, #20]
 323:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1161              		.loc 1 323 3 is_stmt 1 view .LVU383
 323:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1162              		.loc 1 323 31 is_stmt 0 view .LVU384
ARM GAS  /tmp/ccZKr7F4.s 			page 43


 1163 0018 8361     		str	r3, [r0, #24]
 324:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1164              		.loc 1 324 3 is_stmt 1 view .LVU385
 324:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1165              		.loc 1 324 30 is_stmt 0 view .LVU386
 1166 001a C361     		str	r3, [r0, #28]
 325:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1167              		.loc 1 325 3 is_stmt 1 view .LVU387
 325:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1168              		.loc 1 325 28 is_stmt 0 view .LVU388
 1169 001c 0362     		str	r3, [r0, #32]
 326:Core/Src/main.c ****   {
 1170              		.loc 1 326 3 is_stmt 1 view .LVU389
 326:Core/Src/main.c ****   {
 1171              		.loc 1 326 7 is_stmt 0 view .LVU390
 1172 001e FFF7FEFF 		bl	HAL_I2C_Init
 1173              	.LVL53:
 326:Core/Src/main.c ****   {
 1174              		.loc 1 326 6 view .LVU391
 1175 0022 50B9     		cbnz	r0, .L47
 333:Core/Src/main.c ****   {
 1176              		.loc 1 333 3 is_stmt 1 view .LVU392
 333:Core/Src/main.c ****   {
 1177              		.loc 1 333 7 is_stmt 0 view .LVU393
 1178 0024 0021     		movs	r1, #0
 1179 0026 0848     		ldr	r0, .L50
 1180 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1181              	.LVL54:
 333:Core/Src/main.c ****   {
 1182              		.loc 1 333 6 view .LVU394
 1183 002c 38B9     		cbnz	r0, .L48
 340:Core/Src/main.c ****   {
 1184              		.loc 1 340 3 is_stmt 1 view .LVU395
 340:Core/Src/main.c ****   {
 1185              		.loc 1 340 7 is_stmt 0 view .LVU396
 1186 002e 0021     		movs	r1, #0
 1187 0030 0548     		ldr	r0, .L50
 1188 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1189              	.LVL55:
 340:Core/Src/main.c ****   {
 1190              		.loc 1 340 6 view .LVU397
 1191 0036 20B9     		cbnz	r0, .L49
 348:Core/Src/main.c **** 
 1192              		.loc 1 348 1 view .LVU398
 1193 0038 08BD     		pop	{r3, pc}
 1194              	.L47:
 328:Core/Src/main.c ****   }
 1195              		.loc 1 328 5 is_stmt 1 view .LVU399
 1196 003a FFF7FEFF 		bl	Error_Handler
 1197              	.LVL56:
 1198              	.L48:
 335:Core/Src/main.c ****   }
 1199              		.loc 1 335 5 view .LVU400
 1200 003e FFF7FEFF 		bl	Error_Handler
 1201              	.LVL57:
 1202              	.L49:
 342:Core/Src/main.c ****   }
ARM GAS  /tmp/ccZKr7F4.s 			page 44


 1203              		.loc 1 342 5 view .LVU401
 1204 0042 FFF7FEFF 		bl	Error_Handler
 1205              	.LVL58:
 1206              	.L51:
 1207 0046 00BF     		.align	2
 1208              	.L50:
 1209 0048 00000000 		.word	.LANCHOR4
 1210 004c 00540040 		.word	1073763328
 1211 0050 EC9C9010 		.word	277912812
 1212              		.cfi_endproc
 1213              	.LFE204:
 1215              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1216              		.align	1
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1220              		.fpu fpv4-sp-d16
 1222              	MX_USB_OTG_FS_PCD_Init:
 1223              	.LFB208:
 471:Core/Src/main.c **** 
 1224              		.loc 1 471 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228 0000 08B5     		push	{r3, lr}
 1229              	.LCFI13:
 1230              		.cfi_def_cfa_offset 8
 1231              		.cfi_offset 3, -8
 1232              		.cfi_offset 14, -4
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1233              		.loc 1 480 3 view .LVU403
 480:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1234              		.loc 1 480 28 is_stmt 0 view .LVU404
 1235 0002 0B48     		ldr	r0, .L56
 1236 0004 4FF0A043 		mov	r3, #1342177280
 1237 0008 0360     		str	r3, [r0]
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1238              		.loc 1 481 3 is_stmt 1 view .LVU405
 481:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1239              		.loc 1 481 38 is_stmt 0 view .LVU406
 1240 000a 0623     		movs	r3, #6
 1241 000c 4360     		str	r3, [r0, #4]
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1242              		.loc 1 482 3 is_stmt 1 view .LVU407
 482:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1243              		.loc 1 482 30 is_stmt 0 view .LVU408
 1244 000e 0223     		movs	r3, #2
 1245 0010 C360     		str	r3, [r0, #12]
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1246              		.loc 1 483 3 is_stmt 1 view .LVU409
 483:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1247              		.loc 1 483 35 is_stmt 0 view .LVU410
 1248 0012 8361     		str	r3, [r0, #24]
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1249              		.loc 1 484 3 is_stmt 1 view .LVU411
 484:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1250              		.loc 1 484 35 is_stmt 0 view .LVU412
ARM GAS  /tmp/ccZKr7F4.s 			page 45


 1251 0014 0023     		movs	r3, #0
 1252 0016 C361     		str	r3, [r0, #28]
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1253              		.loc 1 485 3 is_stmt 1 view .LVU413
 485:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1254              		.loc 1 485 41 is_stmt 0 view .LVU414
 1255 0018 0362     		str	r3, [r0, #32]
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1256              		.loc 1 486 3 is_stmt 1 view .LVU415
 486:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1257              		.loc 1 486 35 is_stmt 0 view .LVU416
 1258 001a 4362     		str	r3, [r0, #36]
 487:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1259              		.loc 1 487 3 is_stmt 1 view .LVU417
 487:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1260              		.loc 1 487 48 is_stmt 0 view .LVU418
 1261 001c 8362     		str	r3, [r0, #40]
 488:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1262              		.loc 1 488 3 is_stmt 1 view .LVU419
 488:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1263              		.loc 1 488 42 is_stmt 0 view .LVU420
 1264 001e 0363     		str	r3, [r0, #48]
 489:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1265              		.loc 1 489 3 is_stmt 1 view .LVU421
 489:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1266              		.loc 1 489 44 is_stmt 0 view .LVU422
 1267 0020 C362     		str	r3, [r0, #44]
 490:Core/Src/main.c ****   {
 1268              		.loc 1 490 3 is_stmt 1 view .LVU423
 490:Core/Src/main.c ****   {
 1269              		.loc 1 490 7 is_stmt 0 view .LVU424
 1270 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1271              	.LVL59:
 490:Core/Src/main.c ****   {
 1272              		.loc 1 490 6 view .LVU425
 1273 0026 00B9     		cbnz	r0, .L55
 498:Core/Src/main.c **** 
 1274              		.loc 1 498 1 view .LVU426
 1275 0028 08BD     		pop	{r3, pc}
 1276              	.L55:
 492:Core/Src/main.c ****   }
 1277              		.loc 1 492 5 is_stmt 1 view .LVU427
 1278 002a FFF7FEFF 		bl	Error_Handler
 1279              	.LVL60:
 1280              	.L57:
 1281 002e 00BF     		.align	2
 1282              	.L56:
 1283 0030 00000000 		.word	.LANCHOR5
 1284              		.cfi_endproc
 1285              	.LFE208:
 1287              		.section	.text.MX_SPI2_Init,"ax",%progbits
 1288              		.align	1
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1292              		.fpu fpv4-sp-d16
 1294              	MX_SPI2_Init:
ARM GAS  /tmp/ccZKr7F4.s 			page 46


 1295              	.LFB206:
 396:Core/Src/main.c **** 
 1296              		.loc 1 396 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300 0000 08B5     		push	{r3, lr}
 1301              	.LCFI14:
 1302              		.cfi_def_cfa_offset 8
 1303              		.cfi_offset 3, -8
 1304              		.cfi_offset 14, -4
 406:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1305              		.loc 1 406 3 view .LVU429
 406:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 1306              		.loc 1 406 18 is_stmt 0 view .LVU430
 1307 0002 0F48     		ldr	r0, .L62
 1308 0004 0F4B     		ldr	r3, .L62+4
 1309 0006 0360     		str	r3, [r0]
 407:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1310              		.loc 1 407 3 is_stmt 1 view .LVU431
 407:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 1311              		.loc 1 407 19 is_stmt 0 view .LVU432
 1312 0008 4FF48273 		mov	r3, #260
 1313 000c 4360     		str	r3, [r0, #4]
 408:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1314              		.loc 1 408 3 is_stmt 1 view .LVU433
 408:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 1315              		.loc 1 408 24 is_stmt 0 view .LVU434
 1316 000e 0023     		movs	r3, #0
 1317 0010 8360     		str	r3, [r0, #8]
 409:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1318              		.loc 1 409 3 is_stmt 1 view .LVU435
 409:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 1319              		.loc 1 409 23 is_stmt 0 view .LVU436
 1320 0012 4FF4E062 		mov	r2, #1792
 1321 0016 C260     		str	r2, [r0, #12]
 410:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1322              		.loc 1 410 3 is_stmt 1 view .LVU437
 410:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 1323              		.loc 1 410 26 is_stmt 0 view .LVU438
 1324 0018 0361     		str	r3, [r0, #16]
 411:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1325              		.loc 1 411 3 is_stmt 1 view .LVU439
 411:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 1326              		.loc 1 411 23 is_stmt 0 view .LVU440
 1327 001a 4361     		str	r3, [r0, #20]
 412:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1328              		.loc 1 412 3 is_stmt 1 view .LVU441
 412:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1329              		.loc 1 412 18 is_stmt 0 view .LVU442
 1330 001c 4FF40072 		mov	r2, #512
 1331 0020 8261     		str	r2, [r0, #24]
 413:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1332              		.loc 1 413 3 is_stmt 1 view .LVU443
 413:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 1333              		.loc 1 413 32 is_stmt 0 view .LVU444
 1334 0022 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccZKr7F4.s 			page 47


 414:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1335              		.loc 1 414 3 is_stmt 1 view .LVU445
 414:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1336              		.loc 1 414 23 is_stmt 0 view .LVU446
 1337 0024 8022     		movs	r2, #128
 1338 0026 0262     		str	r2, [r0, #32]
 415:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1339              		.loc 1 415 3 is_stmt 1 view .LVU447
 415:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1340              		.loc 1 415 21 is_stmt 0 view .LVU448
 1341 0028 4362     		str	r3, [r0, #36]
 416:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1342              		.loc 1 416 3 is_stmt 1 view .LVU449
 416:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 1343              		.loc 1 416 29 is_stmt 0 view .LVU450
 1344 002a 8362     		str	r3, [r0, #40]
 417:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1345              		.loc 1 417 3 is_stmt 1 view .LVU451
 417:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1346              		.loc 1 417 28 is_stmt 0 view .LVU452
 1347 002c 0722     		movs	r2, #7
 1348 002e C262     		str	r2, [r0, #44]
 418:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1349              		.loc 1 418 3 is_stmt 1 view .LVU453
 418:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 1350              		.loc 1 418 24 is_stmt 0 view .LVU454
 1351 0030 0363     		str	r3, [r0, #48]
 419:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1352              		.loc 1 419 3 is_stmt 1 view .LVU455
 419:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1353              		.loc 1 419 23 is_stmt 0 view .LVU456
 1354 0032 4363     		str	r3, [r0, #52]
 420:Core/Src/main.c ****   {
 1355              		.loc 1 420 3 is_stmt 1 view .LVU457
 420:Core/Src/main.c ****   {
 1356              		.loc 1 420 7 is_stmt 0 view .LVU458
 1357 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1358              	.LVL61:
 420:Core/Src/main.c ****   {
 1359              		.loc 1 420 6 view .LVU459
 1360 0038 00B9     		cbnz	r0, .L61
 428:Core/Src/main.c **** 
 1361              		.loc 1 428 1 view .LVU460
 1362 003a 08BD     		pop	{r3, pc}
 1363              	.L61:
 422:Core/Src/main.c ****   }
 1364              		.loc 1 422 5 is_stmt 1 view .LVU461
 1365 003c FFF7FEFF 		bl	Error_Handler
 1366              	.LVL62:
 1367              	.L63:
 1368              		.align	2
 1369              	.L62:
 1370 0040 00000000 		.word	.LANCHOR6
 1371 0044 00380040 		.word	1073756160
 1372              		.cfi_endproc
 1373              	.LFE206:
 1375              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
ARM GAS  /tmp/ccZKr7F4.s 			page 48


 1376              		.align	1
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1380              		.fpu fpv4-sp-d16
 1382              	MX_USART2_UART_Init:
 1383              	.LFB207:
 436:Core/Src/main.c **** 
 1384              		.loc 1 436 1 view -0
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 0
 1387              		@ frame_needed = 0, uses_anonymous_args = 0
 1388 0000 08B5     		push	{r3, lr}
 1389              	.LCFI15:
 1390              		.cfi_def_cfa_offset 8
 1391              		.cfi_offset 3, -8
 1392              		.cfi_offset 14, -4
 445:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1393              		.loc 1 445 3 view .LVU463
 445:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1394              		.loc 1 445 19 is_stmt 0 view .LVU464
 1395 0002 0B48     		ldr	r0, .L68
 1396 0004 0B4B     		ldr	r3, .L68+4
 1397 0006 0360     		str	r3, [r0]
 446:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1398              		.loc 1 446 3 is_stmt 1 view .LVU465
 446:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1399              		.loc 1 446 24 is_stmt 0 view .LVU466
 1400 0008 4FF4E133 		mov	r3, #115200
 1401 000c 4360     		str	r3, [r0, #4]
 447:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1402              		.loc 1 447 3 is_stmt 1 view .LVU467
 447:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1403              		.loc 1 447 26 is_stmt 0 view .LVU468
 1404 000e 0023     		movs	r3, #0
 1405 0010 8360     		str	r3, [r0, #8]
 448:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1406              		.loc 1 448 3 is_stmt 1 view .LVU469
 448:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1407              		.loc 1 448 24 is_stmt 0 view .LVU470
 1408 0012 C360     		str	r3, [r0, #12]
 449:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1409              		.loc 1 449 3 is_stmt 1 view .LVU471
 449:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1410              		.loc 1 449 22 is_stmt 0 view .LVU472
 1411 0014 0361     		str	r3, [r0, #16]
 450:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1412              		.loc 1 450 3 is_stmt 1 view .LVU473
 450:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1413              		.loc 1 450 20 is_stmt 0 view .LVU474
 1414 0016 0C22     		movs	r2, #12
 1415 0018 4261     		str	r2, [r0, #20]
 451:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1416              		.loc 1 451 3 is_stmt 1 view .LVU475
 451:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1417              		.loc 1 451 25 is_stmt 0 view .LVU476
 1418 001a 8361     		str	r3, [r0, #24]
ARM GAS  /tmp/ccZKr7F4.s 			page 49


 452:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1419              		.loc 1 452 3 is_stmt 1 view .LVU477
 452:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1420              		.loc 1 452 28 is_stmt 0 view .LVU478
 1421 001c C361     		str	r3, [r0, #28]
 453:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1422              		.loc 1 453 3 is_stmt 1 view .LVU479
 453:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1423              		.loc 1 453 30 is_stmt 0 view .LVU480
 1424 001e 0362     		str	r3, [r0, #32]
 454:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1425              		.loc 1 454 3 is_stmt 1 view .LVU481
 454:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1426              		.loc 1 454 38 is_stmt 0 view .LVU482
 1427 0020 4362     		str	r3, [r0, #36]
 455:Core/Src/main.c ****   {
 1428              		.loc 1 455 3 is_stmt 1 view .LVU483
 455:Core/Src/main.c ****   {
 1429              		.loc 1 455 7 is_stmt 0 view .LVU484
 1430 0022 FFF7FEFF 		bl	HAL_UART_Init
 1431              	.LVL63:
 455:Core/Src/main.c ****   {
 1432              		.loc 1 455 6 view .LVU485
 1433 0026 00B9     		cbnz	r0, .L67
 463:Core/Src/main.c **** 
 1434              		.loc 1 463 1 view .LVU486
 1435 0028 08BD     		pop	{r3, pc}
 1436              	.L67:
 457:Core/Src/main.c ****   }
 1437              		.loc 1 457 5 is_stmt 1 view .LVU487
 1438 002a FFF7FEFF 		bl	Error_Handler
 1439              	.LVL64:
 1440              	.L69:
 1441 002e 00BF     		.align	2
 1442              	.L68:
 1443 0030 00000000 		.word	.LANCHOR7
 1444 0034 00440040 		.word	1073759232
 1445              		.cfi_endproc
 1446              	.LFE207:
 1448              		.section	.text.SystemClock_Config,"ax",%progbits
 1449              		.align	1
 1450              		.global	SystemClock_Config
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1454              		.fpu fpv4-sp-d16
 1456              	SystemClock_Config:
 1457              	.LFB203:
 257:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1458              		.loc 1 257 1 view -0
 1459              		.cfi_startproc
 1460              		@ args = 0, pretend = 0, frame = 88
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462 0000 00B5     		push	{lr}
 1463              	.LCFI16:
 1464              		.cfi_def_cfa_offset 4
 1465              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZKr7F4.s 			page 50


 1466 0002 97B0     		sub	sp, sp, #92
 1467              	.LCFI17:
 1468              		.cfi_def_cfa_offset 96
 258:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1469              		.loc 1 258 3 view .LVU489
 258:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1470              		.loc 1 258 22 is_stmt 0 view .LVU490
 1471 0004 4422     		movs	r2, #68
 1472 0006 0021     		movs	r1, #0
 1473 0008 05A8     		add	r0, sp, #20
 1474 000a FFF7FEFF 		bl	memset
 1475              	.LVL65:
 259:Core/Src/main.c **** 
 1476              		.loc 1 259 3 is_stmt 1 view .LVU491
 259:Core/Src/main.c **** 
 1477              		.loc 1 259 22 is_stmt 0 view .LVU492
 1478 000e 0023     		movs	r3, #0
 1479 0010 0093     		str	r3, [sp]
 1480 0012 0193     		str	r3, [sp, #4]
 1481 0014 0293     		str	r3, [sp, #8]
 1482 0016 0393     		str	r3, [sp, #12]
 1483 0018 0493     		str	r3, [sp, #16]
 263:Core/Src/main.c ****   {
 1484              		.loc 1 263 3 is_stmt 1 view .LVU493
 263:Core/Src/main.c ****   {
 1485              		.loc 1 263 7 is_stmt 0 view .LVU494
 1486 001a 4FF40070 		mov	r0, #512
 1487 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1488              	.LVL66:
 263:Core/Src/main.c ****   {
 1489              		.loc 1 263 6 view .LVU495
 1490 0022 28BB     		cbnz	r0, .L75
 271:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1491              		.loc 1 271 3 is_stmt 1 view .LVU496
 271:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1492              		.loc 1 271 36 is_stmt 0 view .LVU497
 1493 0024 1023     		movs	r3, #16
 1494 0026 0593     		str	r3, [sp, #20]
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1495              		.loc 1 272 3 is_stmt 1 view .LVU498
 272:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1496              		.loc 1 272 30 is_stmt 0 view .LVU499
 1497 0028 0122     		movs	r2, #1
 1498 002a 0B92     		str	r2, [sp, #44]
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1499              		.loc 1 273 3 is_stmt 1 view .LVU500
 273:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1500              		.loc 1 273 41 is_stmt 0 view .LVU501
 1501 002c 0023     		movs	r3, #0
 1502 002e 0C93     		str	r3, [sp, #48]
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1503              		.loc 1 274 3 is_stmt 1 view .LVU502
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1504              		.loc 1 274 35 is_stmt 0 view .LVU503
 1505 0030 6023     		movs	r3, #96
 1506 0032 0D93     		str	r3, [sp, #52]
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
ARM GAS  /tmp/ccZKr7F4.s 			page 51


 1507              		.loc 1 275 3 is_stmt 1 view .LVU504
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1508              		.loc 1 275 34 is_stmt 0 view .LVU505
 1509 0034 0223     		movs	r3, #2
 1510 0036 0F93     		str	r3, [sp, #60]
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1511              		.loc 1 276 3 is_stmt 1 view .LVU506
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1512              		.loc 1 276 35 is_stmt 0 view .LVU507
 1513 0038 1092     		str	r2, [sp, #64]
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1514              		.loc 1 277 3 is_stmt 1 view .LVU508
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1515              		.loc 1 277 30 is_stmt 0 view .LVU509
 1516 003a 1192     		str	r2, [sp, #68]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1517              		.loc 1 278 3 is_stmt 1 view .LVU510
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1518              		.loc 1 278 30 is_stmt 0 view .LVU511
 1519 003c 2822     		movs	r2, #40
 1520 003e 1292     		str	r2, [sp, #72]
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1521              		.loc 1 279 3 is_stmt 1 view .LVU512
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1522              		.loc 1 279 30 is_stmt 0 view .LVU513
 1523 0040 0722     		movs	r2, #7
 1524 0042 1392     		str	r2, [sp, #76]
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1525              		.loc 1 280 3 is_stmt 1 view .LVU514
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1526              		.loc 1 280 30 is_stmt 0 view .LVU515
 1527 0044 1493     		str	r3, [sp, #80]
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1528              		.loc 1 281 3 is_stmt 1 view .LVU516
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1529              		.loc 1 281 30 is_stmt 0 view .LVU517
 1530 0046 1593     		str	r3, [sp, #84]
 282:Core/Src/main.c ****   {
 1531              		.loc 1 282 3 is_stmt 1 view .LVU518
 282:Core/Src/main.c ****   {
 1532              		.loc 1 282 7 is_stmt 0 view .LVU519
 1533 0048 05A8     		add	r0, sp, #20
 1534 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1535              	.LVL67:
 282:Core/Src/main.c ****   {
 1536              		.loc 1 282 6 view .LVU520
 1537 004e 88B9     		cbnz	r0, .L76
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1538              		.loc 1 289 3 is_stmt 1 view .LVU521
 289:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1539              		.loc 1 289 31 is_stmt 0 view .LVU522
 1540 0050 0F23     		movs	r3, #15
 1541 0052 0093     		str	r3, [sp]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1542              		.loc 1 291 3 is_stmt 1 view .LVU523
 291:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1543              		.loc 1 291 34 is_stmt 0 view .LVU524
ARM GAS  /tmp/ccZKr7F4.s 			page 52


 1544 0054 0323     		movs	r3, #3
 1545 0056 0193     		str	r3, [sp, #4]
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1546              		.loc 1 292 3 is_stmt 1 view .LVU525
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1547              		.loc 1 292 35 is_stmt 0 view .LVU526
 1548 0058 0023     		movs	r3, #0
 1549 005a 0293     		str	r3, [sp, #8]
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1550              		.loc 1 293 3 is_stmt 1 view .LVU527
 293:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1551              		.loc 1 293 36 is_stmt 0 view .LVU528
 1552 005c 0393     		str	r3, [sp, #12]
 294:Core/Src/main.c **** 
 1553              		.loc 1 294 3 is_stmt 1 view .LVU529
 294:Core/Src/main.c **** 
 1554              		.loc 1 294 36 is_stmt 0 view .LVU530
 1555 005e 0493     		str	r3, [sp, #16]
 296:Core/Src/main.c ****   {
 1556              		.loc 1 296 3 is_stmt 1 view .LVU531
 296:Core/Src/main.c ****   {
 1557              		.loc 1 296 7 is_stmt 0 view .LVU532
 1558 0060 0421     		movs	r1, #4
 1559 0062 6846     		mov	r0, sp
 1560 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1561              	.LVL68:
 296:Core/Src/main.c ****   {
 1562              		.loc 1 296 6 view .LVU533
 1563 0068 30B9     		cbnz	r0, .L77
 300:Core/Src/main.c **** 
 1564              		.loc 1 300 1 view .LVU534
 1565 006a 17B0     		add	sp, sp, #92
 1566              	.LCFI18:
 1567              		.cfi_remember_state
 1568              		.cfi_def_cfa_offset 4
 1569              		@ sp needed
 1570 006c 5DF804FB 		ldr	pc, [sp], #4
 1571              	.L75:
 1572              	.LCFI19:
 1573              		.cfi_restore_state
 265:Core/Src/main.c ****   }
 1574              		.loc 1 265 5 is_stmt 1 view .LVU535
 1575 0070 FFF7FEFF 		bl	Error_Handler
 1576              	.LVL69:
 1577              	.L76:
 284:Core/Src/main.c ****   }
 1578              		.loc 1 284 5 view .LVU536
 1579 0074 FFF7FEFF 		bl	Error_Handler
 1580              	.LVL70:
 1581              	.L77:
 298:Core/Src/main.c ****   }
 1582              		.loc 1 298 5 view .LVU537
 1583 0078 FFF7FEFF 		bl	Error_Handler
 1584              	.LVL71:
 1585              		.cfi_endproc
 1586              	.LFE203:
 1588              		.section	.text.main,"ax",%progbits
ARM GAS  /tmp/ccZKr7F4.s 			page 53


 1589              		.align	1
 1590              		.global	main
 1591              		.syntax unified
 1592              		.thumb
 1593              		.thumb_func
 1594              		.fpu fpv4-sp-d16
 1596              	main:
 1597              	.LFB202:
 116:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1598              		.loc 1 116 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1603              	.LCFI20:
 1604              		.cfi_def_cfa_offset 20
 1605              		.cfi_offset 4, -20
 1606              		.cfi_offset 5, -16
 1607              		.cfi_offset 6, -12
 1608              		.cfi_offset 7, -8
 1609              		.cfi_offset 14, -4
 1610 0002 83B0     		sub	sp, sp, #12
 1611              	.LCFI21:
 1612              		.cfi_def_cfa_offset 32
 124:Core/Src/main.c **** 
 1613              		.loc 1 124 3 view .LVU539
 1614 0004 FFF7FEFF 		bl	HAL_Init
 1615              	.LVL72:
 131:Core/Src/main.c **** 
 1616              		.loc 1 131 3 view .LVU540
 1617 0008 FFF7FEFF 		bl	SystemClock_Config
 1618              	.LVL73:
 138:Core/Src/main.c ****   MX_DMA_Init();
 1619              		.loc 1 138 3 view .LVU541
 1620 000c FFF7FEFF 		bl	MX_GPIO_Init
 1621              	.LVL74:
 139:Core/Src/main.c ****   MX_SPI1_Init();
 1622              		.loc 1 139 3 view .LVU542
 1623 0010 FFF7FEFF 		bl	MX_DMA_Init
 1624              	.LVL75:
 140:Core/Src/main.c ****   MX_I2C1_Init();
 1625              		.loc 1 140 3 view .LVU543
 1626 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1627              	.LVL76:
 141:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1628              		.loc 1 141 3 view .LVU544
 1629 0018 FFF7FEFF 		bl	MX_I2C1_Init
 1630              	.LVL77:
 142:Core/Src/main.c ****   MX_SPI2_Init();
 1631              		.loc 1 142 3 view .LVU545
 1632 001c FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1633              	.LVL78:
 143:Core/Src/main.c ****   MX_USART2_UART_Init();
 1634              		.loc 1 143 3 view .LVU546
 1635 0020 FFF7FEFF 		bl	MX_SPI2_Init
 1636              	.LVL79:
 144:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/ccZKr7F4.s 			page 54


 1637              		.loc 1 144 3 view .LVU547
 1638 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 1639              	.LVL80:
 153:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1640              		.loc 1 153 3 view .LVU548
 153:Core/Src/main.c ****   // CHANNEL SELECT (JUST CHECK CH0 FOR NOW)
 1641              		.loc 1 153 20 is_stmt 0 view .LVU549
 1642 0028 2C4A     		ldr	r2, .L81
 1643 002a 0123     		movs	r3, #1
 1644 002c 1370     		strb	r3, [r2]
 155:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1645              		.loc 1 155 3 is_stmt 1 view .LVU550
 155:Core/Src/main.c ****   // NEED TO SEND THIRD BYTE (FULL DUPLEX), DONT CARE
 1646              		.loc 1 155 20 is_stmt 0 view .LVU551
 1647 002e 8021     		movs	r1, #128
 1648 0030 5170     		strb	r1, [r2, #1]
 157:Core/Src/main.c **** 
 1649              		.loc 1 157 3 is_stmt 1 view .LVU552
 157:Core/Src/main.c **** 
 1650              		.loc 1 157 20 is_stmt 0 view .LVU553
 1651 0032 0021     		movs	r1, #0
 1652 0034 9170     		strb	r1, [r2, #2]
 160:Core/Src/main.c **** 
 1653              		.loc 1 160 3 is_stmt 1 view .LVU554
 1654              	.LVL81:
 165:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1655              		.loc 1 165 3 view .LVU555
 165:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,1,1000); //Sending in Blocking mode
 1656              		.loc 1 165 20 is_stmt 0 view .LVU556
 1657 0036 2A4A     		ldr	r2, .L81+4
 1658 0038 1021     		movs	r1, #16
 1659 003a 1170     		strb	r1, [r2]
 166:Core/Src/main.c ****   
 1660              		.loc 1 166 3 is_stmt 1 view .LVU557
 1661 003c 4FF47A71 		mov	r1, #1000
 1662 0040 0091     		str	r1, [sp]
 1663 0042 5821     		movs	r1, #88
 1664 0044 2748     		ldr	r0, .L81+8
 1665 0046 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1666              	.LVL82:
 1667              	.L79:
 182:Core/Src/main.c ****   {
 1668              		.loc 1 182 3 discriminator 1 view .LVU558
 187:Core/Src/main.c ****     // pull CS low for selecting device (only using one ADC right now)
 1669              		.loc 1 187 5 discriminator 1 view .LVU559
 1670 004a 274C     		ldr	r4, .L81+12
 1671 004c 0122     		movs	r2, #1
 1672 004e 4FF48051 		mov	r1, #4096
 1673 0052 2046     		mov	r0, r4
 1674 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1675              	.LVL83:
 189:Core/Src/main.c ****     // one full duplex interaction
 1676              		.loc 1 189 5 discriminator 1 view .LVU560
 1677 0058 0022     		movs	r2, #0
 1678 005a 4FF48051 		mov	r1, #4096
 1679 005e 2046     		mov	r0, r4
 1680 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccZKr7F4.s 			page 55


 1681              	.LVL84:
 191:Core/Src/main.c ****     // now need to parse data
 1682              		.loc 1 191 5 discriminator 1 view .LVU561
 1683 0064 214C     		ldr	r4, .L81+16
 1684 0066 4FF47A75 		mov	r5, #1000
 1685 006a 0095     		str	r5, [sp]
 1686 006c 0323     		movs	r3, #3
 1687 006e 2246     		mov	r2, r4
 1688 0070 1A49     		ldr	r1, .L81
 1689 0072 1F48     		ldr	r0, .L81+20
 1690 0074 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 1691              	.LVL85:
 193:Core/Src/main.c **** 
 1692              		.loc 1 193 5 discriminator 1 view .LVU562
 193:Core/Src/main.c **** 
 1693              		.loc 1 193 31 is_stmt 0 discriminator 1 view .LVU563
 1694 0078 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 193:Core/Src/main.c **** 
 1695              		.loc 1 193 40 discriminator 1 view .LVU564
 1696 007a 1B02     		lsls	r3, r3, #8
 1697 007c 03F44073 		and	r3, r3, #768
 193:Core/Src/main.c **** 
 1698              		.loc 1 193 58 discriminator 1 view .LVU565
 1699 0080 A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 193:Core/Src/main.c **** 
 1700              		.loc 1 193 44 discriminator 1 view .LVU566
 1701 0082 1343     		orrs	r3, r3, r2
 193:Core/Src/main.c **** 
 1702              		.loc 1 193 13 discriminator 1 view .LVU567
 1703 0084 1B4A     		ldr	r2, .L81+24
 1704 0086 1360     		str	r3, [r2]
 195:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 1705              		.loc 1 195 5 is_stmt 1 discriminator 1 view .LVU568
 195:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0xFF; // data byte, full VREF
 1706              		.loc 1 195 22 is_stmt 0 discriminator 1 view .LVU569
 1707 0088 154C     		ldr	r4, .L81+4
 1708 008a 0026     		movs	r6, #0
 1709 008c 2670     		strb	r6, [r4]
 196:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1710              		.loc 1 196 5 is_stmt 1 discriminator 1 view .LVU570
 196:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1711              		.loc 1 196 22 is_stmt 0 discriminator 1 view .LVU571
 1712 008e FF23     		movs	r3, #255
 1713 0090 6370     		strb	r3, [r4, #1]
 197:Core/Src/main.c ****     HAL_Delay(1000);
 1714              		.loc 1 197 5 is_stmt 1 discriminator 1 view .LVU572
 1715 0092 144F     		ldr	r7, .L81+8
 1716 0094 0095     		str	r5, [sp]
 1717 0096 0223     		movs	r3, #2
 1718 0098 2246     		mov	r2, r4
 1719 009a 5821     		movs	r1, #88
 1720 009c 3846     		mov	r0, r7
 1721 009e FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1722              	.LVL86:
 198:Core/Src/main.c **** 
 1723              		.loc 1 198 5 discriminator 1 view .LVU573
 1724 00a2 2846     		mov	r0, r5
ARM GAS  /tmp/ccZKr7F4.s 			page 56


 1725 00a4 FFF7FEFF 		bl	HAL_Delay
 1726              	.LVL87:
 200:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 1727              		.loc 1 200 5 discriminator 1 view .LVU574
 200:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x80; // data byte, half VREF
 1728              		.loc 1 200 22 is_stmt 0 discriminator 1 view .LVU575
 1729 00a8 2670     		strb	r6, [r4]
 201:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1730              		.loc 1 201 5 is_stmt 1 discriminator 1 view .LVU576
 201:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1731              		.loc 1 201 22 is_stmt 0 discriminator 1 view .LVU577
 1732 00aa 8023     		movs	r3, #128
 1733 00ac 6370     		strb	r3, [r4, #1]
 202:Core/Src/main.c ****     HAL_Delay(1000);
 1734              		.loc 1 202 5 is_stmt 1 discriminator 1 view .LVU578
 1735 00ae 0095     		str	r5, [sp]
 1736 00b0 0223     		movs	r3, #2
 1737 00b2 2246     		mov	r2, r4
 1738 00b4 5821     		movs	r1, #88
 1739 00b6 3846     		mov	r0, r7
 1740 00b8 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1741              	.LVL88:
 203:Core/Src/main.c **** 
 1742              		.loc 1 203 5 discriminator 1 view .LVU579
 1743 00bc 2846     		mov	r0, r5
 1744 00be FFF7FEFF 		bl	HAL_Delay
 1745              	.LVL89:
 205:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x0; // data byte, full VREF
 1746              		.loc 1 205 5 discriminator 1 view .LVU580
 205:Core/Src/main.c ****     I2C_TX_Buffer[1] = 0x0; // data byte, full VREF
 1747              		.loc 1 205 22 is_stmt 0 discriminator 1 view .LVU581
 1748 00c2 2670     		strb	r6, [r4]
 206:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1749              		.loc 1 206 5 is_stmt 1 discriminator 1 view .LVU582
 206:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,I2C_TX_Buffer,2,1000); //Sending in Blocking mode
 1750              		.loc 1 206 22 is_stmt 0 discriminator 1 view .LVU583
 1751 00c4 6670     		strb	r6, [r4, #1]
 207:Core/Src/main.c ****     HAL_Delay(1000);
 1752              		.loc 1 207 5 is_stmt 1 discriminator 1 view .LVU584
 1753 00c6 0095     		str	r5, [sp]
 1754 00c8 0223     		movs	r3, #2
 1755 00ca 2246     		mov	r2, r4
 1756 00cc 5821     		movs	r1, #88
 1757 00ce 3846     		mov	r0, r7
 1758 00d0 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1759              	.LVL90:
 208:Core/Src/main.c **** 
 1760              		.loc 1 208 5 discriminator 1 view .LVU585
 1761 00d4 2846     		mov	r0, r5
 1762 00d6 FFF7FEFF 		bl	HAL_Delay
 1763              	.LVL91:
 182:Core/Src/main.c ****   {
 1764              		.loc 1 182 9 discriminator 1 view .LVU586
 1765 00da B6E7     		b	.L79
 1766              	.L82:
 1767              		.align	2
 1768              	.L81:
ARM GAS  /tmp/ccZKr7F4.s 			page 57


 1769 00dc 00000000 		.word	.LANCHOR8
 1770 00e0 00000000 		.word	.LANCHOR9
 1771 00e4 00000000 		.word	.LANCHOR4
 1772 00e8 00100048 		.word	1207963648
 1773 00ec 00000000 		.word	.LANCHOR10
 1774 00f0 00000000 		.word	.LANCHOR3
 1775 00f4 00000000 		.word	.LANCHOR11
 1776              		.cfi_endproc
 1777              	.LFE202:
 1779              		.global	SPI_RX_Buffer
 1780              		.global	SPI_TX_Buffer
 1781              		.global	adc_val
 1782              		.global	I2C_TX_Buffer
 1783              		.global	hpcd_USB_OTG_FS
 1784              		.global	huart2
 1785              		.global	hdma_spi2_rx
 1786              		.global	hdma_spi1_rx
 1787              		.global	hdma_spi1_tx
 1788              		.global	hspi2
 1789              		.global	hspi1
 1790              		.global	hi2c1
 1791              		.global	note_sequence
 1792              		.global	note_pos
 1793              		.section	.bss.I2C_TX_Buffer,"aw",%nobits
 1794              		.align	2
 1795              		.set	.LANCHOR9,. + 0
 1798              	I2C_TX_Buffer:
 1799 0000 0000     		.space	2
 1800              		.section	.bss.SPI_RX_Buffer,"aw",%nobits
 1801              		.align	2
 1802              		.set	.LANCHOR10,. + 0
 1805              	SPI_RX_Buffer:
 1806 0000 000000   		.space	3
 1807              		.section	.bss.SPI_TX_Buffer,"aw",%nobits
 1808              		.align	2
 1809              		.set	.LANCHOR8,. + 0
 1812              	SPI_TX_Buffer:
 1813 0000 000000   		.space	3
 1814              		.section	.bss.adc_val,"aw",%nobits
 1815              		.align	2
 1816              		.set	.LANCHOR11,. + 0
 1819              	adc_val:
 1820 0000 00000000 		.space	4
 1821              		.section	.bss.blink_interval_ms,"aw",%nobits
 1822              		.align	2
 1823              		.set	.LANCHOR0,. + 0
 1826              	blink_interval_ms:
 1827 0000 00000000 		.space	4
 1828              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1829              		.align	2
 1832              	hdma_spi1_rx:
 1833 0000 00000000 		.space	72
 1833      00000000 
 1833      00000000 
 1833      00000000 
 1833      00000000 
 1834              		.section	.bss.hdma_spi1_tx,"aw",%nobits
ARM GAS  /tmp/ccZKr7F4.s 			page 58


 1835              		.align	2
 1838              	hdma_spi1_tx:
 1839 0000 00000000 		.space	72
 1839      00000000 
 1839      00000000 
 1839      00000000 
 1839      00000000 
 1840              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 1841              		.align	2
 1844              	hdma_spi2_rx:
 1845 0000 00000000 		.space	72
 1845      00000000 
 1845      00000000 
 1845      00000000 
 1845      00000000 
 1846              		.section	.bss.hi2c1,"aw",%nobits
 1847              		.align	2
 1848              		.set	.LANCHOR4,. + 0
 1851              	hi2c1:
 1852 0000 00000000 		.space	84
 1852      00000000 
 1852      00000000 
 1852      00000000 
 1852      00000000 
 1853              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1854              		.align	2
 1855              		.set	.LANCHOR5,. + 0
 1858              	hpcd_USB_OTG_FS:
 1859 0000 00000000 		.space	1292
 1859      00000000 
 1859      00000000 
 1859      00000000 
 1859      00000000 
 1860              		.section	.bss.hspi1,"aw",%nobits
 1861              		.align	2
 1862              		.set	.LANCHOR3,. + 0
 1865              	hspi1:
 1866 0000 00000000 		.space	100
 1866      00000000 
 1866      00000000 
 1866      00000000 
 1866      00000000 
 1867              		.section	.bss.hspi2,"aw",%nobits
 1868              		.align	2
 1869              		.set	.LANCHOR6,. + 0
 1872              	hspi2:
 1873 0000 00000000 		.space	100
 1873      00000000 
 1873      00000000 
 1873      00000000 
 1873      00000000 
 1874              		.section	.bss.huart2,"aw",%nobits
 1875              		.align	2
 1876              		.set	.LANCHOR7,. + 0
 1879              	huart2:
 1880 0000 00000000 		.space	132
 1880      00000000 
ARM GAS  /tmp/ccZKr7F4.s 			page 59


 1880      00000000 
 1880      00000000 
 1880      00000000 
 1881              		.section	.bss.note_pos,"aw",%nobits
 1882              		.align	2
 1883              		.set	.LANCHOR1,. + 0
 1886              	note_pos:
 1887 0000 00000000 		.space	4
 1888              		.section	.data.note_sequence,"aw"
 1889              		.align	2
 1890              		.set	.LANCHOR2,. + 0
 1893              	note_sequence:
 1894 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 1894      5A5D6266 
 1894      393D4245 
 1894      494E5155 
 1894      585C6164 
 1895 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 1895      3D40444A 
 1895      4E51565A 
 1895      5D6266
 1896              		.text
 1897              	.Letext0:
 1898              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1899              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1900              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1901              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1902              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1903              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1904              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1905              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1906              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1907              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1908              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1909              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1910              		.file 16 "tinyusb/src/device/usbd.h"
 1911              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1912              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1913              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1914              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1915              		.file 21 "<built-in>"
ARM GAS  /tmp/ccZKr7F4.s 			page 60


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccZKr7F4.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccZKr7F4.s:595    .text.MX_GPIO_Init:00000000000002a4 $d
     /tmp/ccZKr7F4.s:604    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:610    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccZKr7F4.s:678    .text.MX_DMA_Init:0000000000000050 $d
     /tmp/ccZKr7F4.s:683    .text.tud_mount_cb:0000000000000000 $t
     /tmp/ccZKr7F4.s:690    .text.tud_mount_cb:0000000000000000 tud_mount_cb
     /tmp/ccZKr7F4.s:707    .text.tud_mount_cb:000000000000000c $d
     /tmp/ccZKr7F4.s:712    .text.tud_umount_cb:0000000000000000 $t
     /tmp/ccZKr7F4.s:719    .text.tud_umount_cb:0000000000000000 tud_umount_cb
     /tmp/ccZKr7F4.s:736    .text.tud_umount_cb:0000000000000008 $d
     /tmp/ccZKr7F4.s:741    .text.tud_suspend_cb:0000000000000000 $t
     /tmp/ccZKr7F4.s:748    .text.tud_suspend_cb:0000000000000000 tud_suspend_cb
     /tmp/ccZKr7F4.s:767    .text.tud_suspend_cb:000000000000000c $d
     /tmp/ccZKr7F4.s:772    .text.tud_resume_cb:0000000000000000 $t
     /tmp/ccZKr7F4.s:779    .text.tud_resume_cb:0000000000000000 tud_resume_cb
     /tmp/ccZKr7F4.s:810    .text.tud_resume_cb:0000000000000018 $d
     /tmp/ccZKr7F4.s:815    .text.midi_task:0000000000000000 $t
     /tmp/ccZKr7F4.s:822    .text.midi_task:0000000000000000 midi_task
     /tmp/ccZKr7F4.s:987    .text.midi_task:0000000000000078 $d
     /tmp/ccZKr7F4.s:993    .text.Error_Handler:0000000000000000 $t
     /tmp/ccZKr7F4.s:1000   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccZKr7F4.s:1032   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:1038   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccZKr7F4.s:1115   .text.MX_SPI1_Init:0000000000000044 $d
     /tmp/ccZKr7F4.s:1121   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:1127   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccZKr7F4.s:1209   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccZKr7F4.s:1216   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:1222   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
     /tmp/ccZKr7F4.s:1283   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
     /tmp/ccZKr7F4.s:1288   .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:1294   .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccZKr7F4.s:1370   .text.MX_SPI2_Init:0000000000000040 $d
     /tmp/ccZKr7F4.s:1376   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccZKr7F4.s:1382   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccZKr7F4.s:1443   .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/ccZKr7F4.s:1449   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccZKr7F4.s:1456   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccZKr7F4.s:1589   .text.main:0000000000000000 $t
     /tmp/ccZKr7F4.s:1596   .text.main:0000000000000000 main
     /tmp/ccZKr7F4.s:1769   .text.main:00000000000000dc $d
     /tmp/ccZKr7F4.s:1805   .bss.SPI_RX_Buffer:0000000000000000 SPI_RX_Buffer
     /tmp/ccZKr7F4.s:1812   .bss.SPI_TX_Buffer:0000000000000000 SPI_TX_Buffer
     /tmp/ccZKr7F4.s:1819   .bss.adc_val:0000000000000000 adc_val
     /tmp/ccZKr7F4.s:1798   .bss.I2C_TX_Buffer:0000000000000000 I2C_TX_Buffer
     /tmp/ccZKr7F4.s:1858   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccZKr7F4.s:1879   .bss.huart2:0000000000000000 huart2
     /tmp/ccZKr7F4.s:1844   .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccZKr7F4.s:1832   .bss.hdma_spi1_rx:0000000000000000 hdma_spi1_rx
     /tmp/ccZKr7F4.s:1838   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccZKr7F4.s:1872   .bss.hspi2:0000000000000000 hspi2
     /tmp/ccZKr7F4.s:1865   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccZKr7F4.s:1851   .bss.hi2c1:0000000000000000 hi2c1
ARM GAS  /tmp/ccZKr7F4.s 			page 61


     /tmp/ccZKr7F4.s:1893   .data.note_sequence:0000000000000000 note_sequence
     /tmp/ccZKr7F4.s:1886   .bss.note_pos:0000000000000000 note_pos
     /tmp/ccZKr7F4.s:1794   .bss.I2C_TX_Buffer:0000000000000000 $d
     /tmp/ccZKr7F4.s:1801   .bss.SPI_RX_Buffer:0000000000000000 $d
     /tmp/ccZKr7F4.s:1808   .bss.SPI_TX_Buffer:0000000000000000 $d
     /tmp/ccZKr7F4.s:1815   .bss.adc_val:0000000000000000 $d
     /tmp/ccZKr7F4.s:1822   .bss.blink_interval_ms:0000000000000000 $d
     /tmp/ccZKr7F4.s:1826   .bss.blink_interval_ms:0000000000000000 blink_interval_ms
     /tmp/ccZKr7F4.s:1829   .bss.hdma_spi1_rx:0000000000000000 $d
     /tmp/ccZKr7F4.s:1835   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccZKr7F4.s:1841   .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccZKr7F4.s:1847   .bss.hi2c1:0000000000000000 $d
     /tmp/ccZKr7F4.s:1854   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccZKr7F4.s:1861   .bss.hspi1:0000000000000000 $d
     /tmp/ccZKr7F4.s:1868   .bss.hspi2:0000000000000000 $d
     /tmp/ccZKr7F4.s:1875   .bss.huart2:0000000000000000 $d
     /tmp/ccZKr7F4.s:1882   .bss.note_pos:0000000000000000 $d
     /tmp/ccZKr7F4.s:1889   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_mounted
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_PCD_Init
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_SPI_TransmitReceive
HAL_Delay
