---------  A full adder ------------------

library ieee; 
use ieee.std_logic_1164.all;
library work;


entity fulladder is
   port ( x, y, cin : in std_logic;
          cout, sum : out  std_logic );
end entity;


architecture rtl of fulladder is
begin
  -- c'est n'importe quoi ces equations
  sum <= (x xor y);
  cout <= (x or y) and not cin;
end architecture;
