// Seed: 3612201917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_9 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_20;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    output tri1 id_0,
    input wand id_1,
    output supply0 id_2,
    input supply0 _id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    output tri0 id_8,
    input wor id_9
);
  always @(posedge -1) $unsigned(44);
  ;
  wire id_11;
  assign id_11 = -1;
  parameter id_12 = -1;
  wire id_13;
  parameter id_14 = id_12;
  assign id_8 = -1 == id_4 / -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14,
      id_13,
      id_12,
      id_13,
      id_11,
      id_13,
      id_11,
      id_12,
      id_14,
      id_11,
      id_14,
      id_14,
      id_14,
      id_13,
      id_14,
      id_12,
      id_12
  );
  generate
    logic [1 : id_3  -  -1] id_15;
    ;
  endgenerate
endmodule
