
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: DIVIDE_BY_N[3] (input port clocked by clk)
Endpoint: comb_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.00    1.00 v input external delay
                  0.03    0.02    1.02 v DIVIDE_BY_N[3] (in)
     3    0.01                           DIVIDE_BY_N[3] (net)
                  0.03    0.00    1.02 v _121_/A (sky130_fd_sc_hd__or4_2)
                  0.12    0.71    1.73 v _121_/X (sky130_fd_sc_hd__or4_2)
     2    0.01                           _011_ (net)
                  0.12    0.00    1.73 v _123_/B (sky130_fd_sc_hd__and3_2)
                  0.05    0.24    1.97 v _123_/X (sky130_fd_sc_hd__and3_2)
     2    0.01                           _013_ (net)
                  0.05    0.00    1.97 v _066_/A (sky130_fd_sc_hd__or4_2)
                  0.11    0.70    2.67 v _066_/X (sky130_fd_sc_hd__or4_2)
     2    0.00                           _019_ (net)
                  0.11    0.00    2.67 v _076_/A_N (sky130_fd_sc_hd__and4b_2)
                  0.05    0.30    2.97 ^ _076_/X (sky130_fd_sc_hd__and4b_2)
     1    0.00                           _029_ (net)
                  0.05    0.00    2.97 ^ _077_/A (sky130_fd_sc_hd__buf_1)
                  0.46    0.39    3.36 ^ _077_/X (sky130_fd_sc_hd__buf_1)
     2    0.04                           comb_out (net)
                  0.46    0.00    3.36 ^ comb_out (out)
                                  3.36   data arrival time

                  0.15    5.00    5.00   clock clk (rise edge)
                          0.00    5.00   clock network delay (ideal)
                         -0.25    4.75   clock uncertainty
                          0.00    4.75   clock reconvergence pessimism
                         -1.00    3.75   output external delay
                                  3.75   data required time
-----------------------------------------------------------------------------
                                  3.75   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 81 unannotated drivers.
 DIVIDE_BY_N[0]
 DIVIDE_BY_N[1]
 DIVIDE_BY_N[2]
 DIVIDE_BY_N[3]
 clk
 rst
 _062_/Y
 _063_/X
 _064_/Y
 _065_/Y
 _066_/X
 _067_/X
 _068_/Y
 _069_/X
 _070_/Y
 _071_/Y
 _072_/X
 _073_/X
 _074_/Y
 _075_/Y
 _076_/X
 _077_/X
 _078_/X
 _079_/Y
 _080_/X
 _081_/Y
 _082_/X
 _083_/X
 _084_/Y
 _085_/Y
 _086_/X
 _087_/X
 _088_/Y
 _089_/X
 _090_/X
 _091_/X
 _092_/Y
 _093_/Y
 _094_/X
 _095_/X
 _096_/Y
 _097_/Y
 _098_/X
 _099_/Y
 _100_/X
 _101_/X
 _102_/X
 _103_/Y
 _104_/Y
 _105_/X
 _106_/X
 _107_/Y
 _108_/Y
 _109_/X
 _110_/Y
 _111_/X
 _112_/X
 _113_/Y
 _114_/X
 _115_/X
 _116_/X
 _117_/X
 _118_/X
 _119_/X
 _120_/X
 _121_/X
 _122_/Y
 _123_/X
 _124_/X
 _125_/Q
 _126_/Q
 _127_/Q
 _128_/Q
 _129_/Q
 _130_/Q
 _131_/Q
 _132_/Q
 _133_/Q
 _134_/Q
 _135_/Q
 _136_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
