Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Thu Aug 14 13:25:55 2025
| Host              : DESKTOP-IM3L5OE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.504        0.000                      0                   34        0.104        0.000                      0                   34        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.504        0.000                      0                   34        0.104        0.000                      0                   34        3.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pattern_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.529ns (46.649%)  route 0.605ns (53.351%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 12.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.045ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.955ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.161     2.428    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.542 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.137     2.679    counter_reg[18]
    SLICE_X12Y155        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     2.905 r  led_pattern[3]_i_4/O
                         net (fo=1, routed)           0.115     3.020    led_pattern[3]_i_4_n_0
    SLICE_X12Y153        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     3.209 r  led_pattern[3]_i_1/O
                         net (fo=4, routed)           0.353     3.562    p_0_in
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.914    12.130    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[1]/C
                         clock pessimism              0.176    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X10Y153        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080    12.066    led_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pattern_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.529ns (46.649%)  route 0.605ns (53.351%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 12.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.045ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.955ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.161     2.428    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.542 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.137     2.679    counter_reg[18]
    SLICE_X12Y155        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     2.905 r  led_pattern[3]_i_4/O
                         net (fo=1, routed)           0.115     3.020    led_pattern[3]_i_4_n_0
    SLICE_X12Y153        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     3.209 r  led_pattern[3]_i_1/O
                         net (fo=4, routed)           0.353     3.562    p_0_in
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.914    12.130    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[3]/C
                         clock pessimism              0.176    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X10Y153        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080    12.066    led_pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pattern_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.529ns (46.731%)  route 0.603ns (53.269%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 12.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.045ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.955ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.161     2.428    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.542 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.137     2.679    counter_reg[18]
    SLICE_X12Y155        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     2.905 r  led_pattern[3]_i_4/O
                         net (fo=1, routed)           0.115     3.020    led_pattern[3]_i_4_n_0
    SLICE_X12Y153        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     3.209 r  led_pattern[3]_i_1/O
                         net (fo=4, routed)           0.351     3.560    p_0_in
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.914    12.130    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[0]/C
                         clock pessimism              0.176    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X10Y153        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.065    led_pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pattern_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.529ns (46.731%)  route 0.603ns (53.269%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 12.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.045ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.955ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.161     2.428    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.542 f  counter_reg[18]/Q
                         net (fo=2, routed)           0.137     2.679    counter_reg[18]
    SLICE_X12Y155        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     2.905 r  led_pattern[3]_i_4/O
                         net (fo=1, routed)           0.115     3.020    led_pattern[3]_i_4_n_0
    SLICE_X12Y153        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     3.209 r  led_pattern[3]_i_1/O
                         net (fo=4, routed)           0.351     3.560    p_0_in
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.914    12.130    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[2]/C
                         clock pessimism              0.176    12.306    
                         clock uncertainty           -0.160    12.146    
    SLICE_X10Y153        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    12.065    led_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -3.560    
  -------------------------------------------------------------------
                         slack                                  8.505    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.521ns (51.841%)  route 0.484ns (48.159%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.955ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.267 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.297    counter_reg[16]_i_1_n_0
    SLICE_X11Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     3.403 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.033     3.436    counter_reg[24]_i_1_n_14
    SLICE_X11Y156        FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.938    12.154    clk
    SLICE_X11Y156        FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.232    12.386    
                         clock uncertainty           -0.160    12.226    
    SLICE_X11Y156        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.270    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.493ns (50.512%)  route 0.483ns (49.488%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.154ns = ( 12.154 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.955ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.267 r  counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.297    counter_reg[16]_i_1_n_0
    SLICE_X11Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.375 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.032     3.407    counter_reg[24]_i_1_n_15
    SLICE_X11Y156        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.938    12.154    clk
    SLICE_X11Y156        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.232    12.386    
                         clock uncertainty           -0.160    12.226    
    SLICE_X11Y156        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.270    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.521ns (53.381%)  route 0.455ns (46.619%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     3.373 r  counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.034     3.407    counter_reg[16]_i_1_n_8
    SLICE_X11Y155        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.946    12.162    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.231    12.393    
                         clock uncertainty           -0.160    12.233    
    SLICE_X11Y155        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.277    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.511ns (52.953%)  route 0.454ns (47.047%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     3.363 r  counter_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.033     3.396    counter_reg[16]_i_1_n_10
    SLICE_X11Y155        FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.946    12.162    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.231    12.393    
                         clock uncertainty           -0.160    12.233    
    SLICE_X11Y155        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.277    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.884ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.507ns (52.703%)  route 0.455ns (47.297%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     3.359 r  counter_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.034     3.393    counter_reg[16]_i_1_n_9
    SLICE_X11Y155        FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.946    12.162    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.231    12.393    
                         clock uncertainty           -0.160    12.233    
    SLICE_X11Y155        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.277    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  8.884    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.469ns (50.868%)  route 0.453ns (49.132%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns = ( 12.162 - 10.000 ) 
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 1.045ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.946ns (routing 0.955ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          2.164     2.431    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.545 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.361     2.906    counter_reg[6]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     3.077 r  counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.107    counter_reg[0]_i_1_n_0
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.172 r  counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.202    counter_reg[8]_i_1_n_0
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     3.321 r  counter_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.032     3.353    counter_reg[16]_i_1_n_11
    SLICE_X11Y155        FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.946    12.162    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.231    12.393    
                         clock uncertainty           -0.160    12.233    
    SLICE_X11Y155        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    12.277    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                  8.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 led_pattern_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.082ns (52.564%)  route 0.074ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.162ns (routing 0.572ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.162     1.313    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y153        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.395 r  led_pattern_reg[0]/Q
                         net (fo=2, routed)           0.074     1.469    led_OBUF[0]
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.272     1.459    clk
    SLICE_X10Y153        FDRE                                         r  led_pattern_reg[1]/C
                         clock pessimism             -0.139     1.320    
    SLICE_X10Y153        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     1.365    led_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.103ns (61.677%)  route 0.064ns (38.323%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.623ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.180     1.331    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.415 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.056     1.471    counter_reg[11]
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     1.490 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.498    counter_reg[8]_i_1_n_12
    SLICE_X11Y154        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.290     1.477    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.141     1.336    
    SLICE_X11Y154        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.380    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.103ns (61.677%)  route 0.064ns (38.323%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.181ns (routing 0.572ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.623ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.181     1.332    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.416 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.056     1.472    counter_reg[19]
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.019     1.491 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.499    counter_reg[16]_i_1_n_12
    SLICE_X11Y155        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.291     1.478    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.141     1.337    
    SLICE_X11Y155        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.381    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.104ns (61.538%)  route 0.065ns (38.462%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.182ns (routing 0.572ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.623ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.182     1.333    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.417 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.057     1.474    counter_reg[15]
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.020     1.494 r  counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.502    counter_reg[8]_i_1_n_8
    SLICE_X11Y154        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.294     1.481    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.142     1.339    
    SLICE_X11Y154        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     1.383    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.103ns (61.310%)  route 0.065ns (38.690%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.181ns (routing 0.572ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.623ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.181     1.332    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.416 r  counter_reg[17]/Q
                         net (fo=2, routed)           0.057     1.473    counter_reg[17]
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     1.492 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.500    counter_reg[16]_i_1_n_14
    SLICE_X11Y155        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.291     1.478    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.141     1.337    
    SLICE_X11Y155        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     1.381    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.103ns (61.310%)  route 0.065ns (38.690%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.623ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.180     1.331    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.415 r  counter_reg[1]/Q
                         net (fo=2, routed)           0.057     1.472    counter_reg[1]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     1.491 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.499    counter_reg[0]_i_1_n_14
    SLICE_X11Y153        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.289     1.476    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.140     1.336    
    SLICE_X11Y153        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     1.380    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.104ns (61.538%)  route 0.065ns (38.462%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.183ns (routing 0.572ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.623ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.183     1.334    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y155        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.418 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.057     1.475    counter_reg[23]
    SLICE_X11Y155        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.020     1.495 r  counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.503    counter_reg[16]_i_1_n_8
    SLICE_X11Y155        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.295     1.482    clk
    SLICE_X11Y155        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.142     1.340    
    SLICE_X11Y155        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     1.384    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.103ns (61.310%)  route 0.065ns (38.690%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.177ns (routing 0.572ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.623ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.177     1.328    clk
    SLICE_X11Y156        FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.412 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.057     1.469    counter_reg[25]
    SLICE_X11Y156        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     1.488 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.496    counter_reg[24]_i_1_n_14
    SLICE_X11Y156        FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.287     1.474    clk
    SLICE_X11Y156        FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.141     1.333    
    SLICE_X11Y156        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     1.377    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.104ns (61.538%)  route 0.065ns (38.462%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.182ns (routing 0.572ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.623ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.182     1.333    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.417 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.057     1.474    counter_reg[7]
    SLICE_X11Y153        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.020     1.494 r  counter_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.502    counter_reg[0]_i_1_n_8
    SLICE_X11Y153        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.293     1.480    clk
    SLICE_X11Y153        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.141     1.339    
    SLICE_X11Y153        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.044     1.383    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.103ns (61.310%)  route 0.065ns (38.690%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.180ns (routing 0.572ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.623ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.180     1.331    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.415 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.057     1.472    counter_reg[9]
    SLICE_X11Y154        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     1.491 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.499    counter_reg[8]_i_1_n_14
    SLICE_X11Y154        FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    i_design1/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  i_design1/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=32, routed)          1.290     1.477    clk
    SLICE_X11Y154        FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.141     1.336    
    SLICE_X11Y154        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.044     1.380    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_design1/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y153  counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[12]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[13]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[14]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y154  counter_reg[15]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X11Y155  counter_reg[16]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y153  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y153  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[11]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       i_design1/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y153  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y153  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[10]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X11Y154  counter_reg[11]/C



