Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jun  2 03:34:58 2023
| Host         : LAPTOP-4TN2N2PV running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1005
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U285/din1_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between design_1_i/DNN_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U290/din0_buf1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/conv2_output_U/ram3_reg/DIBDI[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U277/din1_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between design_1_i/DNN_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U290/din0_buf1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/conv1_output_U/ram1_reg/DIBDI[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between design_1_i/DNN_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U290/din0_buf1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/conv1_output_U/ram1_reg/DIBDI[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between design_1_i/DNN_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U290/din0_buf1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/conv2_output_U/ram1_reg/DIBDI[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U286/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U286/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U285/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.253 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U277/din1_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.333 ns between design_1_i/DNN_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U290/din0_buf1_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/conv2_output_U/ram1_reg/DIBDI[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.407 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U277/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U277/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.437 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din1_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.448 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.457 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U278/din0_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.462 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.577 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.596 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U286/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.609 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.627 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.635 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.636 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.637 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.638 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.651 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.653 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.673 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.699 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.700 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.702 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.713 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.723 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.741 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.747 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.748 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.751 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.754 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.764 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.766 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.770 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.781 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din1_buf1_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.790 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.793 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.794 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.803 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.805 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.812 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.817 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.827 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.841 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.853 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.855 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.857 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.862 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.867 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.868 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.869 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.874 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.877 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.900 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.910 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.915 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.920 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.935 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.939 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.953 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.961 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.961 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.962 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.965 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.970 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.980 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.980 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.982 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.987 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.989 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.990 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.991 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.998 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.998 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -10.026 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -10.071 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -10.249 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -10.249 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -10.355 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -10.356 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -10.365 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -10.365 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -10.398 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -10.398 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -10.438 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -10.461 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -10.461 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -10.461 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -2.003 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -2.006 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -2.007 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -2.037 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -2.040 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -2.041 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -2.061 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -2.062 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -2.063 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -2.080 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -2.084 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -2.089 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -2.091 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -2.094 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -2.098 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -2.103 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -2.108 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -2.110 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -2.112 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -2.112 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -2.114 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -2.116 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -2.122 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -2.123 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -2.131 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -2.135 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -2.136 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -2.141 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -2.142 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -2.147 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -2.148 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -2.151 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -2.152 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -2.156 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -2.157 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -2.157 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -2.169 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -2.172 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -2.172 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -2.179 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -2.182 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -2.183 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U304/din0_buf1_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_12_reg_1037_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -2.190 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -2.191 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -2.207 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -2.214 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -2.216 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -2.219 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -2.223 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -2.225 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -2.235 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -2.237 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -2.241 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -2.243 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -2.252 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -2.253 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U303/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U306/din0_buf1_reg[22]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_14_reg_1077_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -2.262 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -2.276 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -2.279 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -2.310 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U302/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_10_reg_788_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -2.323 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -2.336 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_2_reg_817_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -2.347 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -2.353 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -2.359 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -2.365 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -2.382 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -2.383 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U305/din0_buf1_reg[21]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_13_reg_1057_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -2.385 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -2.388 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -2.393 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -2.454 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -2.470 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -2.474 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -2.477 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -2.481 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -2.492 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -2.494 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -2.497 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -2.503 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -2.530 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -2.534 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -2.541 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -2.543 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -2.565 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -2.572 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -2.572 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -2.576 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -2.577 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -2.584 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -2.588 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -2.609 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -2.615 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -2.620 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -2.625 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -2.632 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -2.639 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -2.650 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -2.650 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -2.655 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -2.668 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -2.672 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -2.673 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -2.682 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -2.702 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -2.704 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -2.705 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -2.707 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -2.707 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -2.721 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -2.722 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -2.724 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -2.728 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -2.734 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_2_reg_817_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -2.742 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -2.743 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U287/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -2.751 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -2.757 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -2.758 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -2.762 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -2.772 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -2.775 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -2.775 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -2.780 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -2.784 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -2.792 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -2.799 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -2.800 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -2.801 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -2.806 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -2.806 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -2.809 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -2.814 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -2.815 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -2.817 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -2.829 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -2.833 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -2.836 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -2.852 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -2.853 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -2.860 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -2.863 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -2.867 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_1_reg_812_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -2.880 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -2.881 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -2.895 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -2.901 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -2.904 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din1_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -2.910 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -2.921 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -2.927 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -2.931 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -2.934 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -2.939 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -2.965 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -2.966 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -2.981 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -2.987 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -2.998 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -3.006 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -3.006 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -3.023 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -3.025 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -3.026 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -3.028 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -3.028 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -3.043 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -3.046 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -3.048 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -3.053 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -3.058 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -3.058 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -3.089 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -3.091 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -3.091 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -3.113 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -3.131 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -3.131 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -3.138 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -3.140 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -3.205 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -3.234 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -3.239 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -3.240 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -3.241 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -3.285 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -3.299 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U300/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_9_reg_748_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -3.305 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -3.308 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -3.312 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -3.313 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -3.315 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -3.322 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -3.348 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -3.395 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U279/din1_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -3.476 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -3.498 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/Q_MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -3.504 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -3.515 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -3.529 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U289/din0_buf1_reg[16]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_8_reg_937_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -3.578 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -3.602 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U301/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/mul2_s_reg_768_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -3.627 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -3.679 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -3.679 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -3.684 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -3.730 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -3.730 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U288/din0_buf1_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -3.740 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -3.765 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -3.771 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -3.813 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -3.847 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -3.847 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -3.859 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -3.887 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -3.909 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U281/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -3.914 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -3.918 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U283/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -3.927 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -3.936 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -3.979 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -4.059 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -4.082 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -4.166 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -4.170 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -4.189 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -4.210 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -4.214 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -4.217 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -4.252 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -4.295 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -4.298 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -4.324 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -4.405 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -4.503 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -4.610 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -4.642 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din1_buf1_reg[26]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -4.642 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U287/din1_buf1_reg[29]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -4.880 ns between design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U282/din0_buf1_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -4.912 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U284/din1_buf1_reg[25]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -4.912 ns between design_1_i/DNN_0/inst/ap_CS_fsm_reg[41]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fmul_32ns_32ns_32_2_max_dsp_1_U285/din1_buf1_reg[27]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -4.979 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -4.996 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -5.151 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -5.222 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -5.272 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -5.385 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -5.740 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -6.629 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/Q_MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -6.851 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -6.858 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -6.858 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -6.873 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -6.875 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -6.890 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -6.909 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -6.911 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -6.916 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -6.926 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -6.926 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -6.962 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -6.971 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -6.993 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -7.006 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -7.007 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -7.008 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -7.009 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -7.010 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -7.011 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -7.019 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -7.019 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -7.021 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -7.021 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -7.024 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -7.029 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -7.030 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -7.033 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -7.034 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -7.034 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -7.034 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -7.035 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -7.037 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -7.038 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -7.040 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -7.044 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -7.044 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -7.045 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -7.049 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -7.056 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -7.057 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -7.065 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -7.069 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -7.070 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -7.091 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -7.096 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -7.106 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -7.118 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -7.119 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -7.133 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -7.137 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -7.137 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -7.140 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -7.144 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -7.154 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -7.156 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -7.158 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -7.165 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -7.166 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -7.167 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -7.169 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -7.169 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -7.174 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -7.177 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -7.179 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -7.179 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -7.183 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -7.186 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -7.195 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -7.199 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -7.204 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -7.204 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -7.206 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -7.207 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -7.207 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -7.216 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -7.220 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -7.235 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -7.237 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -7.237 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -7.237 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -7.240 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -7.242 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -7.244 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -7.245 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -7.247 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -7.261 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -7.262 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -7.266 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -7.267 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -7.270 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -7.271 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -7.271 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -7.275 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -7.276 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -7.291 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -7.303 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -7.304 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -7.305 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -7.306 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -7.312 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -7.313 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -7.314 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -7.316 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -7.319 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -7.321 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -7.323 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -7.325 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -7.328 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -7.328 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -7.329 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -7.329 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -7.330 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -7.331 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -7.332 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -7.335 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -7.338 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -7.342 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_8_reg_952_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -7.345 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -7.346 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -7.350 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -7.355 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -7.357 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -7.357 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -7.361 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -7.365 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -7.366 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -7.367 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -7.368 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -7.370 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -7.387 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -7.389 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -7.390 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -7.391 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -7.392 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -7.394 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -7.394 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -7.398 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -7.400 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -7.402 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -7.403 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -7.405 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -7.406 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -7.407 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -7.408 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -7.409 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -7.410 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -7.424 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -7.424 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -7.425 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -7.429 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_14_reg_1082_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -7.435 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -7.439 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -7.451 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -7.452 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -7.456 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -7.464 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -7.465 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -7.470 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -7.474 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -7.476 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_13_reg_1072_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -7.481 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -7.486 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -7.491 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -7.492 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -7.493 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -7.494 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -7.498 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -7.500 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -7.505 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -7.509 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -7.509 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_8_reg_952_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -7.511 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -7.513 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -7.514 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -7.514 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -7.529 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -7.533 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -7.539 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -7.542 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -7.543 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -7.550 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -7.552 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -7.556 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -7.561 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -7.561 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -7.562 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -7.562 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -7.565 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -7.574 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -7.578 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -7.579 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -7.579 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -7.588 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -7.595 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -7.596 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -7.596 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -7.609 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -7.615 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -7.615 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -7.617 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -7.620 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -7.622 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -7.623 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -7.630 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -7.631 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -7.631 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_11_reg_1032_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -7.634 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -7.641 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -7.641 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_10_reg_1012_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -7.641 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -7.642 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -7.645 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -7.653 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -7.658 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -7.664 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -7.664 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -7.664 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -7.685 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -7.695 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -7.699 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -7.706 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -7.707 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -7.716 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -7.717 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -7.718 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -7.722 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -7.728 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -7.729 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -7.730 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -7.734 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -7.735 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -7.737 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -7.742 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -7.749 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -7.750 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -7.752 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -7.759 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -7.764 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -7.764 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -7.766 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -7.770 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -7.781 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -7.783 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -7.787 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -7.787 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -7.788 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -7.791 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -7.793 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -7.808 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -7.809 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -7.813 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -7.813 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -7.814 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -7.816 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -7.829 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -7.831 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -7.831 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -7.831 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -7.831 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -7.833 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -7.834 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -7.852 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -7.853 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -7.855 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -7.857 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -7.859 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -7.862 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -7.865 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -7.870 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -7.878 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -7.880 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_s_reg_783_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -7.884 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -7.892 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -7.899 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -7.901 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -7.902 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -7.905 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -7.908 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -7.909 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -7.915 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -7.917 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -7.920 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -7.935 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -7.941 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -7.949 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -7.958 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -7.966 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -7.967 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -7.967 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -7.967 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -7.968 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -7.969 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -7.985 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -7.986 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -7.995 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -8.009 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -8.014 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -8.017 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/sum_9_12_reg_1052_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -8.026 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -8.034 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -8.037 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -8.040 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -8.040 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[28]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -8.049 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -8.056 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -8.067 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -8.070 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -8.073 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -8.096 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -8.100 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -8.101 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -8.103 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -8.104 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -8.151 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[29]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -8.160 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991/s_fu_34_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -8.161 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -8.172 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -8.189 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[24]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -8.189 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -8.189 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -8.231 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -8.240 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -8.246 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -8.255 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -8.262 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -8.271 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -8.274 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -8.300 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -8.313 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -8.316 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -8.336 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -8.337 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/sum_5_1_reg_812_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -8.353 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -8.357 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -8.360 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -8.376 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -8.383 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -8.393 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -8.436 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -8.450 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -8.452 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -8.471 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -8.475 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -8.491 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -8.551 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -8.565 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -8.568 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -8.586 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -8.590 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -8.606 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -8.622 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -8.640 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -8.645 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -8.648 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -8.654 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -8.660 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -8.680 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -8.682 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -8.701 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -8.705 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -8.721 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -8.762 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -8.764 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -8.769 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -8.771 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -8.772 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -8.775 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -8.795 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -8.816 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -8.821 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -8.821 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997/fdiv_32ns_32ns_32_7_no_dsp_1_U264/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -8.889 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -8.896 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -8.898 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -8.905 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -8.910 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -8.924 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -8.926 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -8.942 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -8.956 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -8.958 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -8.961 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -8.971 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -8.980 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -8.993 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -9.001 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -9.075 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -9.082 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -9.091 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -9.093 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -9.110 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -9.118 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -9.149 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -9.154 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -9.159 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -9.173 ns between design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/sum_11_9_reg_763_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -9.491 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -9.491 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -9.491 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -9.491 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[19]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -9.516 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[20]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -9.521 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK (clocked by clk_fpga_0) and design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led_ctrl1_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led_ctrl2_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led_ctrl3_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led_ctrl4_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/nn_ctrl_0/inst/start_signal_reg cannot be properly analyzed as its control pin design_1_i/nn_ctrl_0/inst/start_signal_reg/G is not reached by a timing clock
Related violations: <none>


