version 3
C:/Users/ERIK/Dropbox/cmpen471/projects/pj2_ea/eaPC.vhd
eaPC
VHDL
VHDL
C:/Users/ERIK/Dropbox/cmpen471/projects/pj2_ea/bun.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A
CLK
B
CLK
C
CLK
Cin
CLK
Cout
CLK
RESET
CLK
SUM
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A_DIFF
C_DIFF
Cout_DIFF
SUM_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
Cin
RESET
B
Cout
A
C
SUM
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
