timestamp 1762629367
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use flashADC_3bit flashADC_3bit_0 1 0 5458 0 1 39648
port "ua[2]" 5 22634 0 22814 200 m4
port "ua[3]" 6 18770 0 18950 200 m4
port "ua[4]" 7 14906 0 15086 200 m4
port "ua[5]" 8 11042 0 11222 200 m4
port "ua[6]" 9 7178 0 7358 200 m4
port "ua[7]" 10 3314 0 3494 200 m4
port "ena" 1 29318 44952 29378 45152 m4
port "clk" 0 28766 44952 28826 45152 m4
port "rst_n" 2 28214 44952 28274 45152 m4
port "ui_in[0]" 11 27662 44952 27722 45152 m4
port "ui_in[1]" 12 27110 44952 27170 45152 m4
port "ui_in[2]" 13 26558 44952 26618 45152 m4
port "ui_in[3]" 14 26006 44952 26066 45152 m4
port "ui_in[4]" 15 25454 44952 25514 45152 m4
port "ui_in[5]" 16 24902 44952 24962 45152 m4
port "ui_in[6]" 17 24350 44952 24410 45152 m4
port "ui_in[7]" 18 23798 44952 23858 45152 m4
port "uio_in[0]" 19 23246 44952 23306 45152 m4
port "uio_in[1]" 20 22694 44952 22754 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21590 44952 21650 45152 m4
port "uio_in[4]" 23 21038 44952 21098 45152 m4
port "uio_in[5]" 24 20486 44952 20546 45152 m4
port "uio_in[6]" 25 19934 44952 19994 45152 m4
port "uio_in[7]" 26 19382 44952 19442 45152 m4
port "uio_out[2]" 37 13310 44952 13370 45152 m4
port "uio_out[3]" 38 12758 44952 12818 45152 m4
port "uio_out[4]" 39 12206 44952 12266 45152 m4
port "uio_out[5]" 40 11654 44952 11714 45152 m4
port "uio_out[6]" 41 11102 44952 11162 45152 m4
port "uio_out[7]" 42 10550 44952 10610 45152 m4
port "uio_oe[0]" 27 9998 44952 10058 45152 m4
port "uio_oe[1]" 28 9446 44952 9506 45152 m4
port "uio_oe[2]" 29 8894 44952 8954 45152 m4
port "uio_oe[3]" 30 8342 44952 8402 45152 m4
port "uio_oe[4]" 31 7790 44952 7850 45152 m4
port "uio_oe[5]" 32 7238 44952 7298 45152 m4
port "uio_oe[6]" 33 6686 44952 6746 45152 m4
port "uio_oe[7]" 34 6134 44952 6194 45152 m4
port "ua[0]" 3 30362 0 30542 200 m4
port "VDPWR" 51 200 1000 600 44152 m4
port "VGND" 52 800 1000 1200 44152 m4
port "uo_out[3]" 46 17174 44952 17234 45152 m4
port "uo_out[4]" 47 16622 44952 16682 45152 m4
port "uo_out[5]" 48 16070 44952 16130 45152 m4
port "uo_out[6]" 49 15518 44952 15578 45152 m4
port "uo_out[7]" 50 14966 44952 15026 45152 m4
port "uio_out[0]" 35 14414 44952 14474 45152 m4
port "uio_out[1]" 36 13862 44952 13922 45152 m4
port "ua[1]" 4 26498 0 26678 200 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[1]" 44 17726 44952 17786 45152 m4
port "uo_out[2]" 45 17726 44952 17786 45152 m4
port "uo_out[0]" 43 18278 44952 18338 45152 m4
port "uo_out[1]" 44 18278 44952 18338 45152 m4
port "uo_out[0]" 43 18830 44952 18890 45152 m4
node "ua[2]" 0 127.121 22634 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[3]" 0 127.121 18770 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[4]" 0 127.121 14906 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[5]" 0 127.121 11042 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[6]" 0 127.121 7178 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ua[7]" 0 128.422 3314 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36000 760 0 0 0 0
node "ena" 0 70.3847 29318 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 42.8754 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 42.8754 28214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[0]" 0 42.8754 27662 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 42.8754 27110 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 42.8754 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 42.8754 26006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 42.8754 25454 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 42.8754 24902 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 42.8754 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 42.8754 23798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 42.8754 23246 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 42.8754 22694 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 42.8754 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 35.4066 21590 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 34.3361 21038 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 33.0974 20486 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 33.0974 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 33.0974 19382 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 37.9567 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 37.9567 12758 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 37.9567 12206 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 37.9567 11654 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 37.9567 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 37.9567 10550 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 37.9567 9998 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 37.9567 9446 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 37.9567 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 37.9567 8342 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 37.9567 7790 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 37.9567 7238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 37.9567 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 65.466 6134 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ua[0]" 11 18304.8 30362 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 630676 4820 12119416 107172 0 0 0 0
node "VDPWR" 8 54921.9 200 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16458164 59496 87927240 208176 0 0 0 0
node "VGND" 8 45193 800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4511688 26996 75044428 203760 0 0 0 0
node "uo_out[3]" 1 666.133 17174 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152788 3680 52792 1340 0 0 0 0
node "uo_out[4]" 1 301.893 16622 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122896 3224 52792 1340 0 0 0 0
node "uo_out[5]" 2 360.02 16070 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 142264 4144 52192 1320 0 0 0 0
node "uo_out[6]" 2 405.819 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160776 4884 52192 1320 0 0 0 0
node "uo_out[7]" 2 464.445 14966 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 185300 5724 51712 1304 0 0 0 0
node "uio_out[0]" 2 555.255 14414 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 247468 6756 51592 1300 0 0 0 0
node "uio_out[1]" 3 1239.61 13862 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 277280 7564 51232 1288 0 0 0 0
node "ua[1]" 11 21591.5 26498 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1262352 5716 1262352 5716 1262352 5716 14758732 108684 0 0 0 0
node "uo_out[0]" 8 2991.43 17726 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77892 2052 21996 656 364860 10108 386688 9864 0 0 0 0
equiv "uo_out[0]" "uo_out[1]"
equiv "uo_out[0]" "uo_out[2]"
node "uo_out[0]" 6 1516.33 18278 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54240 1460 21996 656 256856 7408 276388 7900 0 0 0 0
equiv "uo_out[0]" "uo_out[1]"
node "uo_out[0]" 4 1505.03 18830 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31916 904 21996 656 195192 5188 199812 5444 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "ua[2]" "ua[1]" 17.3717
cap "uio_oe[3]" "uio_oe[2]" 31.0231
cap "uo_out[0]" "uo_out[4]" 0.746103
cap "VGND" "uio_out[2]" 3.71542
cap "uo_out[5]" "uo_out[6]" 854.068
cap "uo_out[7]" "uo_out[6]" 850.219
cap "uio_in[7]" "uo_out[0]" 48.4305
cap "ui_in[0]" "rst_n" 31.0231
cap "uio_out[6]" "uio_out[5]" 31.0231
cap "VGND" "uo_out[0]" 354.771
cap "uio_out[4]" "VGND" 3.71542
cap "uio_oe[4]" "VGND" 3.71542
cap "uio_oe[7]" "uio_oe[6]" 31.0231
cap "uio_oe[0]" "uio_oe[1]" 31.0231
cap "uio_oe[7]" "VGND" 3.71542
cap "uio_oe[4]" "uio_oe[5]" 31.0231
cap "uo_out[0]" "uio_in[4]" 10.2545
cap "VGND" "uio_oe[2]" 3.71542
cap "VGND" "uio_oe[1]" 3.71542
cap "uo_out[0]" "uo_out[3]" 0.696435
cap "uio_out[0]" "uio_out[1]" 986.933
cap "VGND" "ua[0]" 1.10276
cap "uo_out[7]" "uo_out[0]" 0.0223963
cap "uo_out[5]" "uo_out[0]" 0.975299
cap "uio_out[7]" "uio_oe[0]" 31.0231
cap "ua[7]" "ua[1]" 16.2469
cap "uio_out[1]" "VGND" 241.267
cap "ua[4]" "ua[1]" 17.3717
cap "uio_out[7]" "VGND" 3.71542
cap "ua[5]" "ua[1]" 17.3717
cap "uo_out[3]" "uo_out[4]" 341.415
cap "uio_in[5]" "uo_out[0]" 17.4074
cap "VGND" "uio_out[3]" 3.71542
cap "ua[3]" "ua[1]" 17.3717
cap "uio_out[4]" "uio_out[5]" 31.0231
cap "uo_out[0]" "VGND" 5.20168
cap "uio_out[1]" "uo_out[5]" 0.79312
cap "uo_out[7]" "uio_out[1]" 0.412355
cap "VGND" "uio_oe[3]" 3.71542
cap "VGND" "VDPWR" 23834.8
cap "uo_out[0]" "uo_out[0]" 82.0266
cap "uio_in[0]" "ui_in[7]" 31.0231
cap "uio_in[1]" "uio_in[2]" 31.0231
cap "VGND" "uo_out[3]" 181.802
cap "ui_in[4]" "ui_in[3]" 31.0231
cap "ui_in[7]" "ui_in[6]" 31.0231
cap "ui_in[5]" "ui_in[6]" 31.0231
cap "uio_in[7]" "uio_in[6]" 31.0231
cap "uio_in[3]" "uo_out[0]" 7.66115
cap "ua[0]" "ua[1]" 4399.85
cap "ua[6]" "ua[1]" 17.3717
cap "uo_out[6]" "uo_out[0]" 0.49707
cap "VGND" "uo_out[4]" 66.1315
cap "VGND" "uio_oe[0]" 3.71542
cap "uo_out[5]" "uo_out[3]" 0.00905653
cap "uio_in[6]" "uo_out[0]" 17.4074
cap "uio_out[7]" "uio_out[6]" 31.0231
cap "uio_out[0]" "VGND" 98.7783
cap "uio_in[0]" "uio_in[1]" 31.0231
cap "VGND" "uio_oe[6]" 3.71542
cap "uo_out[5]" "uo_out[4]" 732.434
cap "uo_out[7]" "uo_out[4]" 0.0097945
cap "uio_out[1]" "uo_out[6]" 0.418975
cap "ui_in[1]" "ui_in[2]" 31.0231
cap "uio_oe[6]" "uio_oe[5]" 31.0231
cap "uio_out[0]" "uo_out[5]" 10.5621
cap "uo_out[7]" "uio_out[0]" 1009.94
cap "VGND" "uio_oe[5]" 3.71542
cap "uo_out[0]" "uo_out[0]" 1691.59
cap "uio_in[3]" "uio_in[2]" 31.0231
cap "ui_in[2]" "ui_in[3]" 31.0231
cap "clk" "rst_n" 31.0231
cap "uio_in[5]" "uio_in[6]" 31.0231
cap "uo_out[7]" "VGND" 55.9802
cap "VGND" "uo_out[5]" 77.2285
cap "uio_out[1]" "uio_out[2]" 31.0231
cap "uo_out[3]" "uo_out[0]" 0.0681093
cap "uio_in[4]" "uio_in[3]" 31.0231
cap "uio_out[2]" "uio_out[3]" 31.0231
cap "ui_in[4]" "ui_in[5]" 31.0231
cap "uio_oe[1]" "uio_oe[2]" 31.0231
cap "uo_out[7]" "uo_out[5]" 1.10828
cap "VGND" "ua[1]" 389.706
cap "uo_out[6]" "uo_out[4]" 0.0163947
cap "VGND" "uio_out[6]" 3.71542
cap "VGND" "uio_out[5]" 3.71542
cap "uio_in[4]" "uio_in[5]" 31.0231
cap "uio_out[4]" "uio_out[3]" 31.0231
cap "VGND" "uo_out[0]" 120.986
cap "uio_out[0]" "uo_out[6]" 4.67546
cap "uo_out[0]" "uo_out[0]" 2068.2
cap "ena" "clk" 31.0231
cap "ui_in[1]" "ui_in[0]" 31.0231
cap "VDPWR" "uo_out[0]" 25.3672
cap "uio_oe[4]" "uio_oe[3]" 31.0231
cap "VGND" "uo_out[6]" 58.51
cap "uo_out[0]" "uo_out[3]" 91.1087
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" "VGND" 3.73433
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR2/B" 0.712476
cap "VGND" "flashADC_3bit_0/vref" -5.40904
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/B" "flashADC_3bit_0/vref" 13.6237
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR2/B" 0.85215
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/B" "flashADC_3bit_0/vref" 0.791661
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vref" -4.75679
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "flashADC_3bit_0/vref" 77.6191
cap "flashADC_3bit_0/vin" "flashADC_3bit_0/vdd" 1.77636e-15
cap "flashADC_3bit_0/vref" "flashADC_3bit_0/vdd" 22.483
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vin" -0.415532
cap "flashADC_3bit_0/res_ladder_vref_0/XR1/B" "flashADC_3bit_0/vss" 0.483156
cap "flashADC_3bit_0/vref" "flashADC_3bit_0/vss" 15.8087
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "flashADC_3bit_0/vref" 34.1524
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" -2.84217e-14
cap "flashADC_3bit_0/vref" "flashADC_3bit_0/vin" 119.705
cap "flashADC_3bit_0/res_ladder_vref_0/XR1/B" "flashADC_3bit_0/vref" 13.498
cap "flashADC_3bit_0/vbias_generation_0/bias_p" "flashADC_3bit_0/vss" 2.49811
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vbias_generation_0/XMp_bias/B" 3.2552
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vbias_generation_0/bias_p" 18.7337
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_6/vbias_p" 14.2148
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_6/vbias_p" 2.96243
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.499348
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vbias_generation_0/vdd" 0.531461
cap "flashADC_3bit_0/comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/vss" 13.8717
cap "VGND" "flashADC_3bit_0/comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 0.112032
cap "VGND" "flashADC_3bit_0/comp_p_6/vout" 8.32242
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" 23.8071
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" 19.3984
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 17.8554
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 6.52492
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" "VGND" 3.37787
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/B" "VGND" 0.644467
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR3/B" 27.1055
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR3/B" 0.217855
cap "flashADC_3bit_0/vref" "VGND" 375.488
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/B" "flashADC_3bit_0/comp_p_4/vss" 10.9114
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/res_ladder_vref_0/ref6" 259.329
cap "VDPWR" "flashADC_3bit_0/vin" 0.44822
cap "flashADC_3bit_0/vin" "flashADC_3bit_0/res_ladder_vref_0/XR1/B" 1003.3
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR1/B" 0.198707
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "flashADC_3bit_0/res_ladder_vref_0/XR1/B" 145.574
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/res_ladder_vref_0/ref6" 15.6185
cap "flashADC_3bit_0/vbias_generation_0/bias_p" "flashADC_3bit_0/comp_p_4/vss" 1256.01
cap "flashADC_3bit_0/vin" "flashADC_3bit_0/comp_p_4/vss" 57.7734
cap "flashADC_3bit_0/vbias_generation_0/XMp_bias/B" "flashADC_3bit_0/comp_p_4/vss" 12.5806
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/bias_p" 25.7779
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/XR_bias_4/R1" 116.22
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/XR_bias_2/R2" 132.201
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vin" 183.825
cap "flashADC_3bit_0/m1_n1358_n10612#" "flashADC_3bit_0/comp_p_4/vss" 49.6953
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/vdd" 44.397
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/comp_p_6/vinn" 26.6935
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/XR_bias_3/R2" 58.3973
cap "flashADC_3bit_0/comp_p_6/vinp" "flashADC_3bit_0/comp_p_4/vss" 98.74
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/comp_p_6/vbias_p" 15.4586
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vbias_generation_0/vdd" 27.3462
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/tail" -1.43628e-16
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/out_left" 102.592
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/latch_left" 16.7549
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/vinn" 92.0363
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/latch_right" -2.75925e-17
cap "flashADC_3bit_0/comp_p_6/vinp" "flashADC_3bit_0/vbias_generation_0/vdd" 0.0873883
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/tail" 1.12577e-17
cap "flashADC_3bit_0/comp_p_6/vinp" "flashADC_3bit_0/vbias_generation_0/vss" 899.311
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/vbias_p" 3.82756
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/vbias_generation_0/vdd" 1755.71
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_6/tail" 1.10326
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_6/vinn" 53.9328
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_6/out_left" 22.8859
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_6/vdd" 894.671
cap "flashADC_3bit_0/comp_p_6/vinp" "flashADC_3bit_0/comp_p_5/vss" 72.1859
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_6/tail" 189.808
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_6/vbias_p" 22.7903
cap "flashADC_3bit_0/comp_p_6/latch_left" "flashADC_3bit_0/comp_p_5/vss" 92.9124
cap "flashADC_3bit_0/comp_p_6/latch_right" "flashADC_3bit_0/comp_p_5/vss" 141.382
cap "VGND" "flashADC_3bit_0/comp_p_6/vinn" 90.4049
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/comp_p_6/vinn" 0.560558
cap "flashADC_3bit_0/comp_p_6/vinn" "VGND" 10.0621
cap "VGND" "flashADC_3bit_0/comp_p_5/vss" 6.07012
cap "VGND" "flashADC_3bit_0/comp_p_6/tail" 553.916
cap "VGND" "flashADC_3bit_0/comp_p_6/vinn" 10.0642
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/comp_p_6/tail" 1.65184
cap "VGND" "flashADC_3bit_0/comp_p_6/XMp_tail/a_n100_n1097#" 40.1565
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_right" 74.1254
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_left" 69.3428
cap "VGND" "flashADC_3bit_0/comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 20.0012
cap "VGND" "flashADC_3bit_0/comp_p_6/vinp" 151.186
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/comp_p_6/vinp" 1.77214
cap "flashADC_3bit_0/comp_p_6/XMp_out/a_n158_n800#" "VGND" 4.03212
cap "flashADC_3bit_0/comp_p_6/vdd" "VGND" 204.667
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_left" 76.6971
cap "flashADC_3bit_0/comp_p_6/vinn" "VGND" 39.8391
cap "flashADC_3bit_0/comp_p_6/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "VGND" 8.84269
cap "flashADC_3bit_0/comp_p_6/vinp" "VGND" 47.1514
cap "VGND" "flashADC_3bit_0/comp_p_6/vout" 4.148
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_right" 66.6666
cap "VGND" "flashADC_3bit_0/comp_p_6/tail" 105.766
cap "flashADC_3bit_0/comp_p_6/vdd" "VGND" 2265.01
cap "VGND" "flashADC_3bit_0/comp_p_6/XMp_tail/a_n100_n1097#" 13.5123
cap "VGND" "flashADC_3bit_0/comp_p_5/vss" 2.05621
cap "flashADC_3bit_0/comp_p_6/vout" "VGND" 87.5392
cap "VGND" "flashADC_3bit_0/comp_p_6/vinp" 35.8978
cap "flashADC_3bit_0/comp_p_6/latch_right" "VGND" 1.79227e-17
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" 1166.34
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" 1875.08
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" 2035.97
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" 14.3059
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vss" 0.0623103
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" 5.04134
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR4/B" 0.961843
cap "flashADC_3bit_0/res_ladder_vref_0/ref5" "VDPWR" 273.248
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" "VGND" 1.94499
cap "flashADC_3bit_0/res_ladder_vref_0/XR4/B" "VGND" 0.389395
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" "VDPWR" 268.632
cap "flashADC_3bit_0/res_ladder_vref_0/XR4/B" "VDPWR" 55.1865
cap "flashADC_3bit_0/vin" "VDPWR" 17.9867
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "VDPWR" 201.817
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR4/B" 20.082
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/B" "flashADC_3bit_0/vin" -0.0194083
cap "flashADC_3bit_0/res_ladder_vref_0/XR2/B" "VDPWR" 956.81
cap "VDPWR" "flashADC_3bit_0/vin" 642.511
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "flashADC_3bit_0/res_ladder_vref_0/XR2/B" 48.5918
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "VDPWR" 144.131
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "flashADC_3bit_0/comp_p_4/vss" 26.6839
cap "flashADC_3bit_0/res_ladder_vref_0/ref6" "VDPWR" 31.2445
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vss" 1498.48
cap "VDPWR" "flashADC_3bit_0/m1_1376_n10760#" 942.655
cap "flashADC_3bit_0/m1_n1358_n10612#" "flashADC_3bit_0/comp_p_4/vss" 84.9032
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vss" 218.902
cap "flashADC_3bit_0/m1_n1358_n10612#" "VDPWR" 99.0658
cap "VDPWR" "flashADC_3bit_0/vbias_generation_0/XR_bias_4/R1" 33.5566
cap "flashADC_3bit_0/vbias_generation_0/bias_n" "flashADC_3bit_0/vdd" 91.9099
cap "flashADC_3bit_0/vbias_generation_0/bias_n" "flashADC_3bit_0/comp_p_4/vss" 10.0305
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/vdd" 53.3426
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/vss" 1633.65
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/comp_p_4/vss" 45.6052
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vbias_generation_0/vss" 364.036
cap "flashADC_3bit_0/comp_p_6/vinp" "flashADC_3bit_0/vdd" 552.859
cap "flashADC_3bit_0/comp_p_6/out_left" "flashADC_3bit_0/vdd" 61.5036
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/vbias_generation_0/vss" 25.9881
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/latch_left" 8.08114
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/vdd" 9.84876
cap "flashADC_3bit_0/comp_p_6/out_left" "flashADC_3bit_0/vbias_generation_0/vss" 0.273561
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/latch_right" -1.38778e-17
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/vdd" 48.2649
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vbias_generation_0/bias_n" 13.7728
cap "flashADC_3bit_0/comp_p_6/latch_left" "flashADC_3bit_0/comp_p_5/vss" 1.02817
cap "flashADC_3bit_0/comp_p_6/latch_right" "flashADC_3bit_0/vdd" 84.0901
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/vdd" 21.0155
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/vinn" 8.55897
cap "flashADC_3bit_0/comp_p_6/out_left" "flashADC_3bit_0/vdd" 153.484
cap "flashADC_3bit_0/comp_p_6/latch_right" "flashADC_3bit_0/comp_p_5/vss" 39.9096
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/latch_left" 172.513
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vss" 225.581
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/vdd" 24.9565
cap "flashADC_3bit_0/comp_p_6/latch_left" "flashADC_3bit_0/vdd" 189.038
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/vdd" 216.516
cap "flashADC_3bit_0/comp_p_6/vdd" "VGND" 1.16548
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/latch_right" 197.04
cap "flashADC_3bit_0/comp_p_6/latch_left" "VGND" 18.5032
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/vdd" 12.1161
cap "flashADC_3bit_0/comp_p_6/latch_right" "VGND" 9.47496
cap "flashADC_3bit_0/comp_p_6/out_left" "flashADC_3bit_0/vdd" 48.8359
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/XMn_out_right/a_100_n500#" 80.9399
cap "flashADC_3bit_0/comp_p_6/vinn" "VGND" 5.72706
cap "flashADC_3bit_0/comp_p_6/latch_left" "flashADC_3bit_0/vdd" 52.559
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/vdd" 12.2767
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_right" 0.9347
cap "flashADC_3bit_0/comp_p_6/vinn" "flashADC_3bit_0/vdd" 4.99994
cap "flashADC_3bit_0/comp_p_6/latch_right" "flashADC_3bit_0/vdd" 101.039
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vss" 123.269
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" "flashADC_3bit_0/vdd" 87.3995
cap "VGND" "flashADC_3bit_0/comp_p_6/latch_left" 23.3985
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" 7.03604e-17
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" 9.72194
cap "VGND" "flashADC_3bit_0/comp_p_6/vdd" -3.65874e-17
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" "flashADC_3bit_0/vdd" 220.513
cap "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/vdd" -3.33067e-16
cap "flashADC_3bit_0/comp_p_6/latch_right" "flashADC_3bit_0/vdd" 10.5257
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" "VGND" 12.9815
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" "flashADC_3bit_0/vdd" 207.758
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" "VGND" 10.5775
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" "flashADC_3bit_0/vdd" 190.499
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" 175.345
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 1317.44
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref5" 16.5965
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR5/B" 1.62822
cap "VDPWR" "VDPWR" -16.4113
cap "flashADC_3bit_0/res_ladder_vref_0/ref5" "VDPWR" 505.75
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "VDPWR" 0.205716
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref5" 14.551
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "VDPWR" 22.3915
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "flashADC_3bit_0/res_ladder_vref_0/ref5" -0.521192
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "VGND" 0.607302
cap "flashADC_3bit_0/res_ladder_vref_0/ref5" "flashADC_3bit_0/res_ladder_vref_0/ref6" -13.3144
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref6" 104.651
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref5" 152.435
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "VDPWR" 8.6453
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 9.59494
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 10.7563
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" -2.97785
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/B" "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" -8.62607
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref6" 49.3013
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR3/B" 0.189777
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinn" 14.3218
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/res_ladder_vref_0/ref6" 7.10543e-15
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 407.795
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/B" "VDPWR" 652.191
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 14.9981
cap "flashADC_3bit_0/comp_p_4/out_left" "VDPWR" 3.57738
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "flashADC_3bit_0/res_ladder_vref_0/ref6" -5.85835
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "VDPWR" 151.264
cap "flashADC_3bit_0/comp_p_4/latch_left" "VDPWR" 2.90885e-17
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_right" 4.30929
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_right" 6.45522
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/m1_n2904_n7868#" -23.2778
cap "VDPWR" "flashADC_3bit_0/m1_n2904_n7868#" 151.264
cap "flashADC_3bit_0/comp_p_4/out_left" "flashADC_3bit_0/m1_n2904_n7868#" -1.86767
cap "flashADC_3bit_0/m1_1376_n10760#" "flashADC_3bit_0/m1_n2904_n7868#" -5.88217
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vdd" 1.94847
cap "flashADC_3bit_0/comp_p_4/vss" "VDPWR" 1021.81
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/comp_p_4/out_left" "VDPWR" 49.8235
cap "flashADC_3bit_0/comp_p_4/latch_left" "flashADC_3bit_0/m1_n2904_n7868#" -2.35733
cap "VDPWR" "flashADC_3bit_0/m1_1376_n10760#" 609.11
cap "flashADC_3bit_0/comp_p_4/latch_left" "VDPWR" 36.0698
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_left" 0.358582
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_left" 102.427
cap "VDPWR" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" 48.9857
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/vss" -31.7363
cap "flashADC_3bit_0/comp_p_4/latch_right" "VDPWR" 6.13229
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vdd" 6.19967
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/latch_left" -9.26781
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" -2.02807
cap "VDPWR" "flashADC_3bit_0/comp_p_4/out_left" 70.4746
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_right" 84.3739
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/out_left" -2.92183
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/latch_right" -6.87911
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 2.2033
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinn" 0.274053
cap "flashADC_3bit_0/m1_n2904_n7868#" "VDPWR" 151.264
cap "flashADC_3bit_0/comp_p_4/latch_left" "VDPWR" 4.5102
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vss" 179.039
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" 88.0454
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/latch_right" 76.4058
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/latch_right" -8.94597
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" -3.55374
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vdd" 1089.01
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/vdd" 3.33011
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vss" -29.514
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/vdd" 151.264
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/latch_left" 22.1859
cap "flashADC_3bit_0/comp_p_5/tail" "flashADC_3bit_0/vdd" -1.44197e-17
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_5/vinp" -2.90432
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_5/vinn" -20.4434
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" 0.250059
cap "flashADC_3bit_0/comp_p_5/latch_right" "flashADC_3bit_0/vdd" -1.80246e-17
cap "flashADC_3bit_0/comp_p_5/out_left" "flashADC_3bit_0/vdd" 16.9676
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" -3.22198
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vinp" 353.376
cap "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/vdd" 263.706
cap "flashADC_3bit_0/comp_p_4/latch_right" "flashADC_3bit_0/vdd" 8.76676
cap "flashADC_3bit_0/comp_p_5/tail" "flashADC_3bit_0/vdd" -2.25871e-17
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/vdd" 88.2022
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/vdd" 0.52616
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_100_n500#" 143.972
cap "flashADC_3bit_0/comp_p_4/vdd" "flashADC_3bit_0/vdd" 8.10774
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/latch_right" 39.9487
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/out_left" 91.0421
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/d4" 154.475
cap "flashADC_3bit_0/comp_p_4/vdd" "flashADC_3bit_0/vdd" 21.3246
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vinn" 8.49005
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/tail" 6.27751
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vinp" 4.68036
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/latch_left" 103.01
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vss" 154.986
cap "flashADC_3bit_0/comp_p_5/tail" "flashADC_3bit_0/vdd" 8.49288
cap "flashADC_3bit_0/comp_p_5/latch_right" "flashADC_3bit_0/vdd" 109.256
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/vdd" 12.7816
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/vdd" 0.958228
cap "flashADC_3bit_0/comp_p_5/vdd" "flashADC_3bit_0/vdd" 24.9463
cap "VGND" "flashADC_3bit_0/d4" 0.303447
cap "flashADC_3bit_0/comp_p_5/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 49.2572
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/vdd" 181.359
cap "flashADC_3bit_0/comp_p_5/vinp" "flashADC_3bit_0/vdd" 4.77014
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/vdd" 141.164
cap "flashADC_3bit_0/comp_p_5/latch_left" "flashADC_3bit_0/vdd" 94.2888
cap "flashADC_3bit_0/comp_p_5/out_left" "flashADC_3bit_0/vdd" 29.9054
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/tail" 3.66717
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vdd" 12.4573
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/latch_left" 22.7725
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vinn" 5.53471
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/vdd" 87.5596
cap "flashADC_3bit_0/comp_p_5/latch_right" "flashADC_3bit_0/vdd" 65.8936
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vss" 81.3626
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/vinp" 2.15912
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_5/XMn_out_right/a_100_n500#" 51.8696
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/comp_p_5/XMn_out_right/a_100_n500#" 2.71997
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" 84.2818
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/d4" 148.402
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" 172.541
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/comp_p_5/latch_right" -2.26485e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/comp_p_5/vdd" -3.55271e-15
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" 1.9485
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" 269.185
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 0.836143
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" 3.63427
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" 261.774
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" 0.861346
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n8126#" 5.34262
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 937.992
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref5" 7.69481
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR6/B" 0.890595
cap "VDPWR" "VDPWR" -16.4151
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR6/B" 57.7069
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref5" 342.187
cap "flashADC_3bit_0/res_ladder_vref_0/ref3" "VDPWR" 306.373
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref5" 5.75175
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/B" "flashADC_3bit_0/res_ladder_vref_0/ref5" -1.89116
cap "flashADC_3bit_0/res_ladder_vref_0/ref3" "flashADC_3bit_0/res_ladder_vref_0/ref5" -20.117
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/B" "flashADC_3bit_0/res_ladder_vref_0/ref5" -2.94432
cap "flashADC_3bit_0/res_ladder_vref_0/ref5" "VDPWR" 203.321
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 188.044
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 18.9458
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/B" "VDPWR" 20.1093
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/res_ladder_vref_0/ref5" -20.1141
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinp" 786.949
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "flashADC_3bit_0/res_ladder_vref_0/XR4/B" -14.8394
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "flashADC_3bit_0/comp_p_4/vinn" -8.85022
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR4/B" 971.169
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "VDPWR" 201.223
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 94.2946
cap "flashADC_3bit_0/comp_p_4/out_left" "VDPWR" 53.327
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" -4.32432e-14
cap "flashADC_3bit_0/comp_p_2/vdd" "VDPWR" 15.1797
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/res_ladder_vref_0/XR4/B" 1.14259
cap "flashADC_3bit_0/res_ladder_vref_0/XR3/R2" "flashADC_3bit_0/comp_p_4/vinp" -6.21539
cap "flashADC_3bit_0/comp_p_2/vbias_p" "flashADC_3bit_0/m1_n2904_n7868#" -10.5804
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/comp_p_2/vbias_p" "VDPWR" 991.59
cap "flashADC_3bit_0/comp_p_4/latch_left" "flashADC_3bit_0/m1_n2904_n7868#" -2.05054
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/m1_n2904_n7868#" -4.24364
cap "flashADC_3bit_0/comp_p_4/latch_left" "VDPWR" 25.5545
cap "flashADC_3bit_0/comp_p_4/tail" "VDPWR" 46.7629
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/m1_n2904_n7868#" -2.12933
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/m1_n2904_n7868#" -12.915
cap "flashADC_3bit_0/m1_n2904_n7868#" "flashADC_3bit_0/comp_p_4/latch_right" -2.7003
cap "flashADC_3bit_0/comp_p_2/vdd" "VDPWR" 57.3762
cap "VDPWR" "flashADC_3bit_0/m1_n2904_n7868#" 201.223
cap "VDPWR" "flashADC_3bit_0/comp_p_4/latch_right" 17.5733
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/m1_n2904_n7868#" -3.9067
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 12.3282
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 46.2492
cap "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/m1_n2904_n7868#" -20.4958
cap "flashADC_3bit_0/comp_p_4/vss" "VDPWR" 1484.52
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/m1_n2904_n7868#" -2.16133
cap "flashADC_3bit_0/comp_p_4/latch_right" "VDPWR" 34.2438
cap "flashADC_3bit_0/comp_p_4/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/m1_n2904_n7868#" -9.72257
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/m1_n2904_n7868#" -9.42526
cap "VDPWR" "VDPWR" -41.6456
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/m1_n2904_n7868#" -24.5175
cap "VDPWR" "flashADC_3bit_0/comp_p_4/tail" 0.679751
cap "flashADC_3bit_0/comp_p_4/tail" "VDPWR" 502.939
cap "flashADC_3bit_0/comp_p_4/latch_left" "flashADC_3bit_0/m1_n2904_n7868#" -4.44811
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 15.0734
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinp" 0.78989
cap "flashADC_3bit_0/comp_p_4/XMp_tail/a_n100_n1097#" "VDPWR" 7.7077
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 107.442
cap "flashADC_3bit_0/comp_p_2/vdd" "VDPWR" 122.296
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/m1_n2904_n7868#" -5.82852
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/comp_p_4/vss" 0.000659492
cap "flashADC_3bit_0/comp_p_4/latch_left" "VDPWR" 34.6581
cap "flashADC_3bit_0/comp_p_4/vinp" "VDPWR" 3.13512
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinn" 0.257139
cap "flashADC_3bit_0/comp_p_4/latch_right" "flashADC_3bit_0/m1_n2904_n7868#" -4.67633
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 52.4581
cap "flashADC_3bit_0/m1_n2904_n7868#" "VDPWR" 201.223
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/m1_n2904_n7868#" -28.6034
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/comp_p_4/vss" 0.000682233
cap "flashADC_3bit_0/comp_p_4/latch_right" "flashADC_3bit_0/comp_p_2/vdd" 38.7088
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_2/vdd" 183.155
cap "flashADC_3bit_0/comp_p_4/latch_right" "flashADC_3bit_0/comp_p_5/vinn" -3.50456
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/comp_p_2/vdd" 114
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/comp_p_2/vdd" 18.715
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/comp_p_2/vdd" 12.4869
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vinn" -4.57744
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/tail" -8.07337
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/comp_p_2/vdd" 58.4986
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_4/vss" 1526.67
cap "flashADC_3bit_0/comp_p_4/latch_left" "flashADC_3bit_0/comp_p_2/vdd" 27.6298
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/comp_p_5/vinn" -3.41585
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vinp" -5.73868
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vss" -20.752
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/latch_left" -4.61506
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_n260_n698#" 245.003
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/XMn_cs_right1/a_100_n500#" -0.0385305
cap "flashADC_3bit_0/comp_p_4/XMn_cs_right1/a_100_n500#" "flashADC_3bit_0/comp_p_2/vdd" 0.369458
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_5/vinp" -5.95866
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vinn" -1.06784
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/comp_p_2/vdd" 0.0526152
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_5/tail" 0.894999
cap "flashADC_3bit_0/comp_p_5/vinp" "flashADC_3bit_0/comp_p_2/vdd" 664.075
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/comp_p_2/vdd" 21.7502
cap "flashADC_3bit_0/comp_p_4/vout" "flashADC_3bit_0/comp_p_5/vinp" -2.84217e-14
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vinp" -0.971855
cap "flashADC_3bit_0/comp_p_5/latch_left" "flashADC_3bit_0/comp_p_2/vdd" 15.9532
cap "flashADC_3bit_0/comp_p_4/vinp" "flashADC_3bit_0/comp_p_2/vdd" 39.1826
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/tail" -0.033892
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/latch_right" -1.0734
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_2/vdd" 111.897
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/comp_p_2/vdd" 0.637849
cap "flashADC_3bit_0/comp_p_4/latch_right" "flashADC_3bit_0/comp_p_2/vdd" 18.0213
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/vout" -3.38191
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/comp_p_2/vdd" 0.0641549
cap "flashADC_3bit_0/comp_p_4/vout" "flashADC_3bit_0/comp_p_2/vdd" 85.2628
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/tail" -0.158169
cap "flashADC_3bit_0/comp_p_5/out_left" "flashADC_3bit_0/comp_p_2/vdd" 75.0439
cap "flashADC_3bit_0/comp_p_4/tail" "flashADC_3bit_0/comp_p_2/vdd" 1.9126
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_4/XMn_out_right/a_n260_n698#" -2.30578
cap "flashADC_3bit_0/comp_p_5/latch_right" "flashADC_3bit_0/comp_p_3/vdd" 66.2852
cap "flashADC_3bit_0/comp_p_5/vinp" "flashADC_3bit_0/comp_p_3/vdd" 100.699
cap "flashADC_3bit_0/comp_p_5/latch_left" "flashADC_3bit_0/comp_p_3/vdd" 69.2501
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_3/vdd" 38.064
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_3/vdd" 10.7523
cap "flashADC_3bit_0/comp_p_5/out_left" "flashADC_3bit_0/comp_p_3/vdd" 0.337301
cap "flashADC_3bit_0/comp_p_5/tail" "flashADC_3bit_0/comp_p_3/vdd" 158.645
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/comp_p_3/vdd" 13.5445
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/latch_right" 52.3981
cap "flashADC_3bit_0/comp_p_5/vinp" "VGND" 0.000682233
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/out_left" 0.159597
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/latch_left" 47.0939
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/vinn" 10.3081
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 7.7077
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/vinn" 2.58715
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMn_out_right/a_100_n500#" 0.266809
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/vss" 12.4267
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/vinp" 127.714
cap "flashADC_3bit_0/comp_p_5/vinn" "VGND" 0.000659492
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/tail" 521.525
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/vinn" 49.2206
cap "flashADC_3bit_0/comp_p_5/vinp" "flashADC_3bit_0/comp_p_3/vdd" 61.2305
cap "flashADC_3bit_0/comp_p_5/latch_right" "flashADC_3bit_0/comp_p_3/vdd" 49.8178
cap "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/comp_p_3/vdd" 5.86975
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/latch_left" 32.6934
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/d5" 0.195992
cap "flashADC_3bit_0/comp_p_5/vinn" "flashADC_3bit_0/comp_p_3/vdd" 24.0315
cap "flashADC_3bit_0/comp_p_5/tail" "flashADC_3bit_0/comp_p_3/vdd" 84.2743
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 11.6624
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 155.92
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 49.0009
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 482.835
cap "flashADC_3bit_0/comp_p_5/vinp" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 23.7786
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 3.62304
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 7.68465
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/inv_1/vin" 10.018
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" -1.77636e-15
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 17.6257
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 72.3303
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" 91.54
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 24.1314
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/d5" 7.44994
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 45.6312
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 519.797
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 20.9246
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 1304.99
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n8126#" 5.68434e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n8126#" 66.1722
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref3" 5.63544
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR7/B" 1.22016
cap "flashADC_3bit_0/res_ladder_vref_0/ref3" "VDPWR" 431.93
cap "VGND" "VDPWR" -2.20238
cap "flashADC_3bit_0/res_ladder_vref_0/XR7/B" "VDPWR" 20.2867
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref3" 218.043
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR7/B" 8.10738
cap "flashADC_3bit_0/res_ladder_vref_0/XR7/B" "VDPWR" 8.73644
cap "flashADC_3bit_0/res_ladder_vref_0/XR7/B" "flashADC_3bit_0/vss" 6.1284
cap "flashADC_3bit_0/comp_p_2/vinp" "VDPWR" 9.85181
cap "flashADC_3bit_0/res_ladder_vref_0/ref2" "VDPWR" 7.71019
cap "VDPWR" "flashADC_3bit_0/comp_p_4/vinn" 96.4885
cap "flashADC_3bit_0/res_ladder_vref_0/ref2" "flashADC_3bit_0/vss" 60.9852
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/vinn" 8.13222
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "VDPWR" 9.53567
cap "flashADC_3bit_0/res_ladder_vref_0/ref2" "VDPWR" 3.39248
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/vss" 16.7086
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/vss" 3.57818
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/vss" 257.783
cap "flashADC_3bit_0/comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/vss" 4.78787
cap "flashADC_3bit_0/comp_p_4/vinn" "flashADC_3bit_0/comp_p_2/vinp" -7.10543e-15
cap "VDPWR" "flashADC_3bit_0/vss" 558.542
cap "flashADC_3bit_0/comp_p_2/vdd" "VDPWR" 12.085
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/B" "flashADC_3bit_0/vss" 8.01661
cap "flashADC_3bit_0/comp_p_4/vinn" "VDPWR" 45.4894
cap "flashADC_3bit_0/comp_p_2/vinp" "VDPWR" 378.991
cap "VDPWR" "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 37.26
cap "flashADC_3bit_0/res_ladder_vref_0/ref2" "flashADC_3bit_0/vss" 31.367
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vbias_p" 448.762
cap "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "VDPWR" 54.87
cap "flashADC_3bit_0/vss" "VDPWR" 877.061
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vdd" 83.4375
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 13.1318
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 94.857
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vbias_p" 602.681
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 14.9909
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/XMp_tail/a_n100_n1097#" 201.127
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 47.0586
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 182.16
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/XMp_out/a_n158_n800#" 52.5726
cap "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "VDPWR" 77.2889
cap "flashADC_3bit_0/comp_p_4/XMp_out/a_n158_n800#" "VDPWR" 28.7075
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 35.2159
cap "flashADC_3bit_0/comp_p_4/XMp_out/a_n158_n800#" "flashADC_3bit_0/vss" 4.00983
cap "flashADC_3bit_0/comp_p_4/XMp_tail/a_n100_n1097#" "VDPWR" 287.019
cap "flashADC_3bit_0/comp_p_2/vdd" "VDPWR" 186.825
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 15.8529
cap "flashADC_3bit_0/comp_p_4/vout" "flashADC_3bit_0/vss" 6.5905
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_4/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 19.5582
cap "flashADC_3bit_0/comp_p_4/vout" "flashADC_3bit_0/comp_p_2/vdd" 57.996
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/vbias_p" 76.1487
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_3/vbias_p" 102.701
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 54.3865
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vout" 91.9253
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 925.879
cap "flashADC_3bit_0/comp_p_4/vout" "flashADC_3bit_0/comp_p_2/vdd" 66.2376
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vout" 38.8204
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_4/vout" 2.17797
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_3/vinp" 350.922
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 9.20568
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/vinp" 231.092
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/comp_p_2/vdd" 41.1877
cap "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/comp_p_2/vdd" 44.9555
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 766.087
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/vss" 82.3694
cap "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/vss" 0.735529
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/vss" 262.626
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 137.433
cap "flashADC_3bit_0/comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/vss" 246.595
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 36.4945
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_3/vbias_p" 129.477
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/vbias_p" 124.34
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 253.676
cap "VGND" "flashADC_3bit_0/comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 159.922
cap "VGND" "flashADC_3bit_0/comp_p_5/XMp_out/a_n158_n800#" 13.2548
cap "VGND" "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 33.3229
cap "VGND" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 117.954
cap "VGND" "flashADC_3bit_0/comp_p_3/XMp_out/a_n158_n800#" 77.0057
cap "VGND" "flashADC_3bit_0/comp_p_3/vdd" 87.7099
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMp_out/a_n158_n800#" 42.4591
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 63.5373
cap "flashADC_3bit_0/comp_p_3/vout" "VGND" 89.0211
cap "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" "VGND" 0.25923
cap "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "VGND" 14.6302
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 49.5296
cap "flashADC_3bit_0/comp_p_5/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "flashADC_3bit_0/comp_p_3/vdd" 18.0497
cap "flashADC_3bit_0/comp_p_3/vdd" "VGND" 772.615
cap "VGND" "flashADC_3bit_0/comp_p_3/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 53.2408
cap "VGND" "flashADC_3bit_0/d5" 13.7663
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/d5" 60.5162
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 357.75
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 412.701
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 221.164
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" 58.8008
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" 115.713
cap "flashADC_3bit_0/d5" "VGND" 171.97
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" -1.13687e-13
cap "flashADC_3bit_0/comp_p_3/vout" "VGND" 2.91025
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" 78.958
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/d5" 32.377
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" 124.534
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 52.6972
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 1.01495
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" 6.53509
cap "flashADC_3bit_0/d5" "VGND" 3.9668
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/out" "VGND" 7.20312
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" "VGND" 0.764332
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 188.094
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" "VGND" 6.05514
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/inv_1/vin" 8.92539
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "VGND" 591.162
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/d6" -1.77636e-15
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 683.549
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 157.204
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" 257.317
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" 168.624
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" 229.318
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 772.663
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n8126#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 34.5457
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n8126#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" -2.84217e-14
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref3" 1.37806
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR8/B" 0.974797
cap "flashADC_3bit_0/res_ladder_vref_0/ref1" "VGND" 1.06258
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref3" 1147.21
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref1" 19.0194
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR8/B" 23.4035
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vss" 171.193
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/res_ladder_vref_0/ref3" 65.5378
cap "flashADC_3bit_0/res_ladder_vref_0/XR8/B" "flashADC_3bit_0/vss" 10.9114
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/res_ladder_vref_0/XR6/B" 17.6253
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinp" 699.043
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 18.955
cap "flashADC_3bit_0/res_ladder_vref_0/XR5/R2" "flashADC_3bit_0/vss" 65.5378
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/out_left" 57.7391
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinn" 83.7906
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/m1_n2904_n5124#" 65.5378
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 127.072
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/vss" 18.8874
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vss" 6.15429
cap "flashADC_3bit_0/comp_p_2/latch_left" "flashADC_3bit_0/vss" 6.35668
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vss" 3.10793
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinp" 29.414
cap "flashADC_3bit_0/comp_p_2/vbias_p" "flashADC_3bit_0/vss" 959.726
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/vss" 65.5378
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vss" 14.9749
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vss" 8.56939
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/vss" 259.635
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/vss" 52.3649
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/vss" 2.17458
cap "flashADC_3bit_0/comp_p_4/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/vss" 239.711
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/vss" 253.089
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/vss" 4.29217
cap "flashADC_3bit_0/comp_p_2/latch_left" "flashADC_3bit_0/vss" 9.63242
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/tail" 55.5509
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/vss" 181.054
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/latch_right" 10.8641
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vss" 65.5378
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/vss" 81.9532
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_3/vbias_p" 0.0991894
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinp" 43.076
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/latch_left" 5.31174
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinn" 5.66301
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/tail" -1.63348e-17
cap "flashADC_3bit_0/comp_p_3/tail" "flashADC_3bit_0/vss" -2.88393e-17
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vss" 34.4054
cap "flashADC_3bit_0/comp_p_2/vout" "flashADC_3bit_0/vss" 81.0966
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/vss" 632.978
cap "flashADC_3bit_0/comp_p_2/XMn_cs_right1/a_n260_n698#" "flashADC_3bit_0/vss" 0.0349184
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/vss" 0.027466
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vdd" 1339.3
cap "flashADC_3bit_0/comp_p_3/out_left" "flashADC_3bit_0/vss" 81.7791
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/vss" 0.463777
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/latch_left" 0.0431737
cap "flashADC_3bit_0/comp_p_3/latch_right" "flashADC_3bit_0/vss" -4.08371e-17
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vss" 4.91367
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/comp_p_2/vdd" 0.0212555
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/vss" 0.0374935
cap "flashADC_3bit_0/comp_p_3/latch_left" "flashADC_3bit_0/vss" -9.44659e-17
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/vss" 11.1958
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/tail" 0.0500692
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vss" 5.41516
cap "flashADC_3bit_0/comp_p_3/vbias_p" "flashADC_3bit_0/vss" 89.7049
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/vinn" 20.0825
cap "flashADC_3bit_0/comp_p_3/latch_left" "flashADC_3bit_0/vss" 22.0669
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/vss" 844.107
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/XMn_diode_right/a_n260_n574#" 1.13533
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_3/latch_right" 21.6311
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/vss" 74.0784
cap "flashADC_3bit_0/comp_p_3/tail" "flashADC_3bit_0/vss" 72.5951
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_3/vbias_p" 0.0991894
cap "flashADC_3bit_0/comp_p_3/latch_left" "VGND" 15.5185
cap "VGND" "flashADC_3bit_0/comp_p_3/vdd" 274.74
cap "flashADC_3bit_0/comp_p_3/tail" "VGND" 258.327
cap "flashADC_3bit_0/comp_p_3/vinn" "VGND" 2.84173
cap "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/comp_p_3/vdd" 0.588993
cap "VGND" "flashADC_3bit_0/comp_p_3/XMn_diode_left1/a_n260_n574#" 2.08191
cap "VGND" "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" 244.398
cap "VGND" "flashADC_3bit_0/comp_p_3/vinp" 62.413
cap "VGND" "flashADC_3bit_0/comp_p_3/vinn" 16.6641
cap "flashADC_3bit_0/comp_p_3/vinn" "VGND" 1.79083
cap "flashADC_3bit_0/comp_p_3/latch_right" "VGND" 16.712
cap "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/comp_p_3/vdd" 0.0991894
cap "flashADC_3bit_0/comp_p_3/vinn" "VGND" 9.99195
cap "flashADC_3bit_0/comp_p_3/latch_right" "VGND" 12.5638
cap "flashADC_3bit_0/comp_p_5/XMp_tail/a_n100_n1097#" "VGND" 58.5573
cap "flashADC_3bit_0/comp_p_3/vinp" "VGND" 44.4496
cap "VGND" "flashADC_3bit_0/comp_p_3/XMn_cs_left/a_n260_n698#" 0.706137
cap "flashADC_3bit_0/comp_p_3/tail" "VGND" 37.7481
cap "VGND" "flashADC_3bit_0/comp_p_3/vdd" 1774.17
cap "flashADC_3bit_0/comp_p_3/latch_left" "VGND" 10.4035
cap "flashADC_3bit_0/comp_p_3/vout" "VGND" 56.3565
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "VGND" 777.001
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" "VGND" 551.13
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 8.88178e-16
cap "VGND" "flashADC_3bit_0/comp_p_3/vinp" 2.53481
cap "VGND" "flashADC_3bit_0/d6" 285.876
cap "flashADC_3bit_0/comp_p_3/vout" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 4.54747e-13
cap "VGND" "flashADC_3bit_0/comp_p_3/latch_right" 8.96136e-18
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1.91686
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/comp_p_3/vinp" 1.13687e-13
cap "flashADC_3bit_0/d5" "VGND" 255.587
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" "VGND" 48.5368
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "VGND" 1590.6
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" -1.22125e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "VGND" 1.49893
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/comp_p_3/vout" 1.4988e-15
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 21.2154
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" 0.621649
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/m1_n100_n100#" "VGND" 1.59873
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/inv_1/vin" "VGND" 14.5774
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" -4.39648e-14
cap "flashADC_3bit_0/comp_p_3/vout" "VGND" 4.11279
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/out" "VGND" 2.09631
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/out" 140.217
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" 1.15463e-13
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/out" 413.539
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1632.21
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/m1_642_n7858#" 383.242
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/out" 123.711
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" 37.8242
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n5210#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" 64.1779
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR9/B" 2.114
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref1" 7.45469
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" 8.82947
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/B" "VDPWR" 16.6764
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/B" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -0.201951
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/ref1" 4.22272
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" "VDPWR" 67.5703
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/B" "VGND" 0.625209
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" 29.6802
cap "flashADC_3bit_0/res_ladder_vref_0/ref1" "VDPWR" 441.39
cap "flashADC_3bit_0/res_ladder_vref_0/ref1" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -20.946
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vinn" 5.40045
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" "flashADC_3bit_0/res_ladder_vref_0/ref1" -10.0433
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" "VDPWR" 147.499
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" "flashADC_3bit_0/res_ladder_vref_0/XR9/B" 63.0135
cap "flashADC_3bit_0/res_ladder_vref_0/ref1" "VDPWR" 92.9677
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vinp" 4.39226
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -10.2201
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR9/B" 7.68427
cap "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" "flashADC_3bit_0/comp_p_2/vinn" -10.0732
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "VDPWR" 55.1449
cap "flashADC_3bit_0/comp_p_2/vinn" "VDPWR" 16.5141
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -4.43221
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref0" 22.4591
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -4.49687
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/res_ladder_vref_0/XR7/R2" -0.00850588
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" 146.222
cap "flashADC_3bit_0/comp_p_2/latch_left" "VDPWR" 6.17131e-17
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_2/vinn" 2.74563
cap "flashADC_3bit_0/comp_p_2/vinp" "VDPWR" 187.294
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vdd" 1.96488e-15
cap "flashADC_3bit_0/vss" "VDPWR" 316.412
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -7.54952e-15
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" 51.2812
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -6.21035
cap "flashADC_3bit_0/comp_p_2/out_left" "VDPWR" 9.3569
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR7/R2" 49.3811
cap "flashADC_3bit_0/res_ladder_vref_0/XR7/R2" "flashADC_3bit_0/res_ladder_vref_0/XR6/R2" -7.53701
cap "flashADC_3bit_0/comp_p_2/out_left" "VDPWR" 14.0519
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/latch_left" -1.85296
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/m1_n2904_n5124#" 35.6304
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/tail" -0.159579
cap "VDPWR" "flashADC_3bit_0/comp_p_2/latch_left" 19.5366
cap "flashADC_3bit_0/comp_p_2/latch_right" "VDPWR" 14.1632
cap "flashADC_3bit_0/comp_p_0/vss" "VDPWR" 520.885
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/m1_n2904_n5124#" -1.56864
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/vdd" -0.595067
cap "flashADC_3bit_0/m1_1376_n10760#" "flashADC_3bit_0/m1_n2904_n5124#" -9.67584
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/vdd" -12.4763
cap "flashADC_3bit_0/comp_p_2/vinn" "VDPWR" 2.30667
cap "flashADC_3bit_0/m1_n2904_n5124#" "VDPWR" 146.222
cap "flashADC_3bit_0/comp_p_2/out_left" "flashADC_3bit_0/m1_n2904_n5124#" -1.46671
cap "flashADC_3bit_0/m1_1376_n10760#" "VDPWR" 294.968
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_2/latch_right" 1.11032
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vdd" 6.08238
cap "flashADC_3bit_0/comp_p_2/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/m1_n2904_n5124#" -0.399557
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/vdd" -1.82307
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/m1_n2904_n5124#" -9.89316
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vdd" 18.9121
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_2/vinn" 0.0488419
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_0/vss" 37.5282
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vinp" 1.17428
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/XMp_tail/a_n100_n1097#" -11.962
cap "VDPWR" "flashADC_3bit_0/comp_p_2/latch_right" 67.7213
cap "VDPWR" "flashADC_3bit_0/comp_p_2/latch_left" 67.0769
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/out_left" -2.56913
cap "VDPWR" "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" 14.0059
cap "flashADC_3bit_0/comp_p_2/tail" "VDPWR" 1.06536
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/comp_p_0/vss" 0.699923
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_2/latch_left" 0.496344
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/vdd" -18.8782
cap "VDPWR" "flashADC_3bit_0/comp_p_0/vss" 95.3157
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/vinp" -4.03713
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/latch_right" -6.05867
cap "VDPWR" "flashADC_3bit_0/comp_p_2/out_left" 20.1543
cap "VDPWR" "flashADC_3bit_0/comp_p_2/vinn" 8.64245
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/latch_left" -7.96203
cap "flashADC_3bit_0/m1_n2904_n5124#" "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" -1.78223
cap "flashADC_3bit_0/m1_n2904_n5124#" "VDPWR" 146.222
cap "flashADC_3bit_0/comp_p_2/vout" "flashADC_3bit_0/vdd" 25.1633
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/comp_p_2/vinp" -2.68095
cap "flashADC_3bit_0/comp_p_2/latch_left" "flashADC_3bit_0/vdd" 28.6515
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_3/vinn" -16.3789
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vdd" 26.62
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vdd" 3.9423
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_3/vinn" 30.5397
cap "flashADC_3bit_0/comp_p_2/tail" "flashADC_3bit_0/comp_p_3/vinn" -1.32265
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/vdd" 10.3953
cap "flashADC_3bit_0/comp_p_2/vout" "flashADC_3bit_0/comp_p_3/vinn" -3.04408
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vdd" 145.205
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/vdd" 547.851
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_2/latch_left" 1.34363
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/comp_p_2/XMp_tail/a_n100_n1097#" -4.12645
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/comp_p_2/latch_right" -7.10288
cap "flashADC_3bit_0/comp_p_2/vinp" "flashADC_3bit_0/comp_p_3/vinn" -0.449202
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vss" 0.0116637
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/comp_p_3/vinn" -5.45946
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" 109.329
cap "flashADC_3bit_0/comp_p_0/XMn_out_right/a_100_n500#" "flashADC_3bit_0/comp_p_3/vinn" -0.808954
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/vdd" 14.3627
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vdd" 91.1226
cap "flashADC_3bit_0/comp_p_2/vout" "flashADC_3bit_0/vdd" 33.0115
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vss" 15.9696
cap "flashADC_3bit_0/comp_p_3/out_left" "flashADC_3bit_0/vdd" 27.2873
cap "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/comp_p_3/vinn" -13.4188
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vdd" 12.4437
cap "flashADC_3bit_0/comp_p_2/vout" "flashADC_3bit_0/comp_p_3/vinn" -4.68885
cap "flashADC_3bit_0/comp_p_2/vinn" "flashADC_3bit_0/vdd" 0.945976
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vss" 0.106908
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/vdd" 165.648
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vinp" 9.162
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/tail" 10.3788
cap "flashADC_3bit_0/comp_p_3/latch_right" "flashADC_3bit_0/comp_p_1/vss" 2.46164
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/out_left" 39.7945
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_2/vdd" 27.1426
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/latch_right" 50.0798
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vinn" 11.2913
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vss" 91.4443
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/latch_left" 59.3049
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/latch_left" 76.7084
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/tail" 16.217
cap "flashADC_3bit_0/comp_p_1/vss" "flashADC_3bit_0/vdd" 94.8757
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/latch_right" 72.5264
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vdd" 0.169059
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vinn" 1.13853
cap "flashADC_3bit_0/comp_p_3/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 21.3057
cap "flashADC_3bit_0/comp_p_3/vinp" "flashADC_3bit_0/vdd" 8.67094
cap "flashADC_3bit_0/comp_p_3/vinn" "VGND" 0.0488419
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vdd" 32.4545
cap "VGND" "flashADC_3bit_0/comp_p_3/latch_left" 0.800395
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vdd" 15.8696
cap "VGND" "flashADC_3bit_0/comp_p_3/latch_right" 0.395871
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/out_left" 12.8546
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vout" 22.7263
cap "flashADC_3bit_0/comp_p_3/latch_right" "flashADC_3bit_0/vdd" 30.74
cap "flashADC_3bit_0/comp_p_3/latch_left" "flashADC_3bit_0/vdd" 29.8377
cap "flashADC_3bit_0/comp_p_3/latch_left" "VGND" 1.45954
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/vdd" 15.813
cap "flashADC_3bit_0/comp_p_3/tail" "flashADC_3bit_0/vdd" 6.01853
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/vinp" 2.94632
cap "flashADC_3bit_0/comp_p_1/vss" "flashADC_3bit_0/vdd" 52.2516
cap "flashADC_3bit_0/comp_p_3/vinn" "flashADC_3bit_0/vdd" 8.92892
cap "VGND" "flashADC_3bit_0/comp_p_3/vout" 10.3285
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" 8.59242
cap "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 4.44089e-15
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 68.7815
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 81.9413
cap "flashADC_3bit_0/comp_p_3/vout" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 134.479
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/d5" 68.4492
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/comp_p_3/vinp" 1.9984e-15
cap "flashADC_3bit_0/comp_p_3/latch_right" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" -1.14631e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1.91231
cap "flashADC_3bit_0/comp_p_3/vout" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 7.23374
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 5.14563
cap "flashADC_3bit_0/comp_p_3/vout" "VGND" 0.27284
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" 1.34776
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM5/G" 2.58328
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" 136.816
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1.80105
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 4.3965
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" 0.113921
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/m1_n100_n100#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 5.44951
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 132.743
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/B" 98.1766
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 86.1906
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/S" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 100.889
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 63.2461
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1.82313
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 1.14855
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" 18.3184
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/w_800_n5210#" 12.6384
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/dout2" 0.405725
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" 0.443146
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" 465.204
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/inv_1/vin" 0.0879772
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/in" 0.761636
cap "VGND" "flashADC_3bit_0/res_ladder_vref_0/XR9/B" 0.705999
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/R2" "VGND" 3.70038
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/XR9/B" 59.9176
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/R2" "VGND" 1.42764
cap "flashADC_3bit_0/res_ladder_vref_0/ref1" "VDPWR" 729.51
cap "flashADC_3bit_0/res_ladder_vref_0/XR9/R2" "VDPWR" 289
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "VDPWR" 212.147
cap "VDPWR" "flashADC_3bit_0/comp_p_0/vinn" 367.566
cap "VDPWR" "flashADC_3bit_0/comp_p_0/vinp" 23.0116
cap "VDPWR" "flashADC_3bit_0/vss" 23.0474
cap "flashADC_3bit_0/comp_p_0/vinp" "VDPWR" 761.589
cap "flashADC_3bit_0/comp_p_0/latch_left" "VDPWR" 2.90885e-17
cap "flashADC_3bit_0/vss" "VDPWR" 1152.3
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinp" -0.122333
cap "flashADC_3bit_0/comp_p_2/out_left" "VDPWR" 1.2948
cap "flashADC_3bit_0/comp_p_0/vinn" "VDPWR" 169.979
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/comp_p_0/vinn" -0.172953
cap "flashADC_3bit_0/comp_p_0/out_left" "VDPWR" 9.88603
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref0" 158.001
cap "flashADC_3bit_0/comp_p_2/out_left" "VDPWR" 41.8064
cap "flashADC_3bit_0/comp_p_0/latch_right" "VDPWR" 6.09859
cap "flashADC_3bit_0/comp_p_0/latch_left" "VDPWR" 37.4501
cap "VDPWR" "flashADC_3bit_0/m1_1376_n10760#" 1111.46
cap "flashADC_3bit_0/comp_p_2/latch_left" "VDPWR" 21.1709
cap "VDPWR" "flashADC_3bit_0/comp_p_0/vdd" 2.05563
cap "flashADC_3bit_0/comp_p_0/out_left" "VDPWR" 49.8746
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "VDPWR" 81.2346
cap "VDPWR" "flashADC_3bit_0/vss" 1814.54
cap "VDPWR" "flashADC_3bit_0/comp_p_2/out_left" 57.9019
cap "VDPWR" "flashADC_3bit_0/comp_p_0/latch_right" 99.0756
cap "VDPWR" "flashADC_3bit_0/m1_n1358_n1008#" 81.2346
cap "VDPWR" "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" 40.2723
cap "VDPWR" "flashADC_3bit_0/comp_p_2/latch_right" 57.1087
cap "VDPWR" "flashADC_3bit_0/comp_p_0/latch_left" 113.931
cap "VDPWR" "flashADC_3bit_0/comp_p_0/vdd" 6.54065
cap "VDPWR" "flashADC_3bit_0/vss" 285.032
cap "VDPWR" "flashADC_3bit_0/comp_p_0/out_left" 70.0819
cap "VDPWR" "flashADC_3bit_0/comp_p_0/XMn_out_right/a_100_n500#" 48.7976
cap "VDPWR" "flashADC_3bit_0/comp_p_2/latch_left" 67.4778
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_0/latch_right" 79.3238
cap "flashADC_3bit_0/comp_p_0/latch_left" "flashADC_3bit_0/vdd" 17.4166
cap "flashADC_3bit_0/comp_p_0/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 87.6041
cap "flashADC_3bit_0/comp_p_0/vdd" "flashADC_3bit_0/vdd" 3.51326
cap "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 72.7227
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/vdd" 1917.68
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 81.2346
cap "flashADC_3bit_0/comp_p_2/latch_right" "flashADC_3bit_0/vdd" 57.0146
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vinp" -1.00983e-16
cap "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 101.028
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_0/latch_right" 9.20775
cap "flashADC_3bit_0/comp_p_0/vdd" "flashADC_3bit_0/vdd" 10.0304
cap "flashADC_3bit_0/comp_p_3/out_left" "flashADC_3bit_0/vdd" 6.08699
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/out_left" 23.748
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_2/XMn_cs_right1/a_n260_n698#" 477.403
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/tail" -8.16742e-18
cap "flashADC_3bit_0/comp_p_1/tail" "flashADC_3bit_0/vdd" -4.08371e-18
cap "flashADC_3bit_0/comp_p_2/XMn_cs_right1/a_n260_n698#" "flashADC_3bit_0/vin" 1.13687e-13
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 44.4444
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_0/XMn_out_right/a_100_n500#" 117.742
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vin" 653.607
cap "flashADC_3bit_0/comp_p_3/latch_left" "flashADC_3bit_0/vdd" 59.4789
cap "flashADC_3bit_0/comp_p_1/vss" "flashADC_3bit_0/vdd" 252.412
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 9.34151
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/d1" 104.861
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/vdd" 104.592
cap "flashADC_3bit_0/comp_p_1/tail" "flashADC_3bit_0/vdd" 9.20693
cap "flashADC_3bit_0/comp_p_3/out_left" "flashADC_3bit_0/vdd" 73.4626
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/latch_left" 107.873
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_0/vdd" 23.9304
cap "flashADC_3bit_0/comp_p_1/out_left" "flashADC_3bit_0/vdd" 96.83
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/vdd" 8.31014
cap "flashADC_3bit_0/comp_p_1/latch_right" "flashADC_3bit_0/vdd" 32.876
cap "flashADC_3bit_0/comp_p_3/latch_left" "flashADC_3bit_0/vdd" 52.5593
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 1.03165
cap "flashADC_3bit_0/comp_p_1/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 52.2162
cap "flashADC_3bit_0/comp_p_1/tail" "flashADC_3bit_0/vdd" 7.46387
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/tail" 5.29645
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vdd" 28.5388
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/latch_right" 119.605
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/latch_right" 69.1883
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/vdd" 122.949
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/out_left" 31.7695
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vinn" 13.3683
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/XMn_out_right/a_100_n500#" 39.2146
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_3/out_left" 23.8489
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vss" 213.757
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/vdd" 6.42642
cap "flashADC_3bit_0/comp_p_1/latch_left" "flashADC_3bit_0/vdd" 103.409
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/d1" 120.805
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/d3" 41.8507
cap "flashADC_3bit_0/comp_p_1/vss" "flashADC_3bit_0/vdd" 133.881
cap "flashADC_3bit_0/comp_p_1/vdd" "flashADC_3bit_0/vdd" 13.9587
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/vdd" 2.32457
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/vdd" 59.2877
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/latch_right" 68.0517
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d1" "flashADC_3bit_0/vdd" 59.4398
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 7.93107
cap "flashADC_3bit_0/comp_p_1/latch_left" "flashADC_3bit_0/vdd" 18.4872
cap "flashADC_3bit_0/comp_p_1/XMn_out_right/a_100_n500#" "flashADC_3bit_0/vdd" 55.2612
cap "flashADC_3bit_0/comp_p_3/latch_right" "flashADC_3bit_0/vdd" 42.5262
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/tail" 5.33843
cap "flashADC_3bit_0/comp_p_1/XMn_out_right/a_100_n500#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 5.03036
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 581.106
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "flashADC_3bit_0/d2" 2.22045e-16
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 47.5467
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/d4" 272.066
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/comp_p_1/vdd" 3.25784e-15
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 341.011
cap "flashADC_3bit_0/d3" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 318.267
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/d5" 270.324
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/comp_p_1/latch_right" 1.42109e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 90.717
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 561.476
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 124.682
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 14.4395
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 60.391
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/d2" 88.5756
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/out" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 9.56073
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/d1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 4.46325
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 6.6025
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" 58.882
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 1.60262
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/R1/R1" 99.7321
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 14.7823
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/B" 426.056
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" 3.40721
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" 5.74406
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/B" 366.222
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" 117.829
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/m1_646_n4942#" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 372.504
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM5/G" 39.4178
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 12.1834
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" 7.72919
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 25.7127
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/inv_1/vin" "flashADC_3bit_0/dout2" 0.403482
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" "flashADC_3bit_0/dout2" 55.0549
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" 0.218196
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/in" "flashADC_3bit_0/dout2" 1.99964
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 2.09103
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 1444.82
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/in" 61.5892
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/dout1" -1.3633
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/in" -2.84217e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/dout2" 0.195979
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" "flashADC_3bit_0/dout2" 0.0480572
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/dout1" 0.308504
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 1.51009
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 90.9776
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/dout2" 16.2356
cap "VDPWR" "flashADC_3bit_0/dout2" -11.1308
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/in" "flashADC_3bit_0/dout2" 1.82176
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/vdd" "flashADC_3bit_0/dout2" 17.8844
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/dout2" 0.0338813
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/inv_1/vin" "flashADC_3bit_0/dout2" 0.972675
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/vss" 46.7998
cap "flashADC_3bit_0/res_ladder_vref_0/vss" "VDPWR" 0.209738
cap "flashADC_3bit_0/comp_p_0/vinn" "flashADC_3bit_0/res_ladder_vref_0/ref0" -0.888422
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref0" 27.4327
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/vss" 5.72963
cap "flashADC_3bit_0/comp_p_0/vinn" "VDPWR" 6.16742
cap "flashADC_3bit_0/comp_p_0/vinn" "flashADC_3bit_0/res_ladder_vref_0/ref0" -2.03406
cap "VDPWR" "flashADC_3bit_0/vss" 0.193337
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/res_ladder_vref_0/ref0" -3.45835
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/vss" -9.20648
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "VDPWR" 83.5982
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/comp_p_0/latch_left" -2.31277
cap "flashADC_3bit_0/comp_p_0/out_left" "flashADC_3bit_0/res_ladder_vref_0/ref0" -2.03402
cap "flashADC_3bit_0/comp_p_0/vbias_p" "flashADC_3bit_0/res_ladder_vref_0/ref0" -6.8313
cap "VDPWR" "flashADC_3bit_0/comp_p_0/latch_right" 1.90516
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/res_ladder_vref_0/ref0" -23.8538
cap "VDPWR" "flashADC_3bit_0/res_ladder_vref_0/ref0" 81.2346
cap "flashADC_3bit_0/comp_p_2/XMn_out_left/a_n100_n588#" "flashADC_3bit_0/res_ladder_vref_0/ref0" -1.13181
cap "flashADC_3bit_0/comp_p_0/tail" "VDPWR" 0.833146
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_0/latch_left" -9.46156
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_0/latch_right" -7.11518
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_0/XMn_out_right/a_100_n500#" -2.46771
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_2/XMn_out_left/a_n100_n588#" -4.4546
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_0/out_left" -3.55949
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/m1_n1358_n1008#" -23.0597
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinn" 0.12017
cap "flashADC_3bit_0/m1_n1358_n1008#" "flashADC_3bit_0/comp_p_2/XMn_out_right/a_n100_n588#" -3.2492
cap "flashADC_3bit_0/comp_p_0/vinp" "VDPWR" 0.972754
cap "flashADC_3bit_0/m1_n1358_n1008#" "VDPWR" 81.2346
cap "flashADC_3bit_0/comp_p_0/vinn" "VDPWR" 0.662868
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinp" 0.15237
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/comp_p_1/vinn" -8.78465
cap "flashADC_3bit_0/comp_p_2/XMn_out_right/a_n100_n588#" "flashADC_3bit_0/comp_p_1/vinn" -4.45659
cap "flashADC_3bit_0/comp_p_0/latch_left" "flashADC_3bit_0/vdd" 0.916141
cap "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/comp_p_1/vinn" -26.0027
cap "flashADC_3bit_0/comp_p_0/vout" "flashADC_3bit_0/comp_p_1/vinn" -4.2226
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vinn" 81.2346
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/vss" 0.245946
cap "flashADC_3bit_0/comp_p_0/vinn" "flashADC_3bit_0/vss" 0.314673
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_1/vinn" 48.4184
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vss" -19.5732
cap "flashADC_3bit_0/comp_p_2/XMn_out_right/a_100_n500#" "flashADC_3bit_0/comp_p_1/vinn" -1.19811
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/comp_p_1/vinn" -3.37295
cap "flashADC_3bit_0/comp_p_0/vout" "flashADC_3bit_0/comp_p_1/vinn" -3.49338
cap "flashADC_3bit_0/comp_p_1/latch_right" "flashADC_3bit_0/comp_p_1/vss" 0.175957
cap "flashADC_3bit_0/comp_p_1/latch_right" "flashADC_3bit_0/vdd" 2.05091
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/vdd" 0.744525
cap "VGND" "flashADC_3bit_0/comp_p_1/vinn" 0.12017
cap "flashADC_3bit_0/comp_p_1/tail" "flashADC_3bit_0/vdd" 0.657428
cap "VGND" "flashADC_3bit_0/comp_p_1/vinp" 0.163955
cap "flashADC_3bit_0/comp_p_1/vinn" "flashADC_3bit_0/vdd" 0.502319
cap "flashADC_3bit_0/comp_p_1/vdd" "flashADC_3bit_0/comp_p_1/latch_left" 1.73859
cap "flashADC_3bit_0/d1" "VGND" 0.895739
cap "flashADC_3bit_0/d1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 8.42113
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_2/vss" 6.21419
cap "flashADC_3bit_0/d1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 0.290864
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 1.13687e-13
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 0.33048
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 1.20079
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 1.13687e-13
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/B" 1.60893
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" -5.68434e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 0.566011
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" 0.423145
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 4.9154
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" 0.314893
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/dout2" 28.7309
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/dout1" 1.05951
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 1.13687e-13
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 1.27199
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/dout0" 0.443146
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 0.0989548
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/dout1" -0.472727
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" -0.635536
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/Y" 0.0722697
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" -1.13687e-13
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/dout1" 2.81884
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" -0.697011
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" -2.84217e-14
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/dout1" 3.15475
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" 0.542064
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" -0.0402267
cap "flashADC_3bit_0/dout2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" 0.305265
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/dout1" 127.872
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 0.0400582
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/dout2" 26.8548
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/vdd" "flashADC_3bit_0/dout2" 5.95408
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/dout2" 4.67328
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_8/inv_1/vin" "flashADC_3bit_0/dout2" 0.0767975
cap "flashADC_3bit_0/res_ladder_vref_0/ref0" "flashADC_3bit_0/vss" 45.2667
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vdd" -1.13687e-13
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/res_ladder_vref_0/ref0" 18.3038
cap "flashADC_3bit_0/comp_p_0/vinn" "flashADC_3bit_0/vss" -1.51529e-17
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 1.94698
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinp" 12.9003
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/vss" 7.27089
cap "flashADC_3bit_0/comp_p_0/vbias_p" "flashADC_3bit_0/vss" 942.693
cap "flashADC_3bit_0/comp_p_0/vbias_p" "flashADC_3bit_0/comp_p_0/vdd" -2.27374e-13
cap "flashADC_3bit_0/comp_p_0/vdd" "flashADC_3bit_0/vss" 108.88
cap "flashADC_3bit_0/comp_p_0/vinn" "flashADC_3bit_0/vss" 3.75668
cap "flashADC_3bit_0/comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "flashADC_3bit_0/vss" 77.4704
cap "flashADC_3bit_0/comp_p_0/latch_left" "flashADC_3bit_0/vss" 2.99655
cap "flashADC_3bit_0/comp_p_0/tail" "flashADC_3bit_0/vss" 6.8725
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/vss" 2.23063
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinn" 8.99633
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vdd" 295.195
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/vss" 1.22371
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/vss" 5.15692
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/tail" 64.2632
cap "flashADC_3bit_0/comp_p_0/XMp_tail/a_n100_n1097#" "flashADC_3bit_0/vss" 319.911
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/vss" 2.36431
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/XMp_out/a_n158_n800#" 46.4392
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 174.804
cap "flashADC_3bit_0/comp_p_0/latch_left" "flashADC_3bit_0/vss" 5.41459
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/vss" 15.114
cap "flashADC_3bit_0/comp_p_0/tail" "flashADC_3bit_0/vss" 16.474
cap "flashADC_3bit_0/comp_p_0/latch_left" "flashADC_3bit_0/vss" 3.81235
cap "flashADC_3bit_0/comp_p_0/vout" "flashADC_3bit_0/vss" 75.43
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/vss" 5.12138
cap "flashADC_3bit_0/comp_p_0/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "flashADC_3bit_0/vss" 54.3865
cap "flashADC_3bit_0/comp_p_1/vbias_p" "flashADC_3bit_0/vss" 102.119
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 170.98
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinp" 12.2969
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinn" 5.07972
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 1340.89
cap "flashADC_3bit_0/comp_p_0/tail" "flashADC_3bit_0/vss" 0.0179817
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/tail" -8.16742e-18
cap "flashADC_3bit_0/comp_p_1/vinp" "flashADC_3bit_0/vss" 135.645
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/tail" 0.21119
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/vinn" 3.72739
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 38.0651
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/vinn" 1.603
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/tail" 0.0240604
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/tail" -1.44197e-17
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/latch_right" -2.25871e-17
cap "flashADC_3bit_0/comp_p_0/vinp" "flashADC_3bit_0/vss" 2.08901
cap "flashADC_3bit_0/comp_p_0/XMn_cs_right1/a_100_n500#" "flashADC_3bit_0/vss" 0.0325858
cap "flashADC_3bit_0/comp_p_0/vout" "flashADC_3bit_0/vss" 77.644
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_0/tail" 0.013758
cap "flashADC_3bit_0/comp_p_1/latch_left" "flashADC_3bit_0/vss" -3.91982e-19
cap "flashADC_3bit_0/comp_p_0/latch_right" "flashADC_3bit_0/vss" 1.27455
cap "flashADC_3bit_0/comp_p_1/vbias_p" "flashADC_3bit_0/vss" 89.2655
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/latch_left" 8.24911
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/vinn" 10.3326
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/vbias_p" 149.648
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/vinp" 18.774
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" 770.112
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 212.194
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/latch_right" 6.75045
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/comp_p_1/tail" 23.2211
cap "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" "VGND" 248.87
cap "flashADC_3bit_0/vdd" "VGND" 312.489
cap "flashADC_3bit_0/comp_p_1/XMp_out/a_n158_n800#" "VGND" 87.2148
cap "flashADC_3bit_0/comp_p_1/vinn" "VGND" 5.98153
cap "flashADC_3bit_0/comp_p_1/tail" "VGND" 64.2632
cap "flashADC_3bit_0/comp_p_1/vinn" "VGND" 1.00776
cap "flashADC_3bit_0/comp_p_1/latch_right" "VGND" 5.53292
cap "flashADC_3bit_0/comp_p_1/vinp" "VGND" 19.0871
cap "flashADC_3bit_0/comp_p_1/latch_left" "VGND" 5.03859
cap "uio_out[1]" "flashADC_3bit_0/comp_p_1/XMp_out/a_n158_n800#" 1.07039
cap "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" "VGND" 156.249
cap "VGND" "flashADC_3bit_0/comp_p_1/vinn" 1.62191
cap "VGND" "flashADC_3bit_0/comp_p_1/latch_right" 4.72638
cap "VGND" "flashADC_3bit_0/comp_p_1/tail" 12.3839
cap "VGND" "flashADC_3bit_0/comp_p_1/vinp" 12.0318
cap "VGND" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 53.0162
cap "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "flashADC_3bit_0/d6" 0.153934
cap "VGND" "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" 16.952
cap "VGND" "flashADC_3bit_0/comp_p_1/vinn" 4.68793
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" 0.066373
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d6" 1.18534
cap "VGND" "flashADC_3bit_0/d0" 89.2896
cap "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" "flashADC_3bit_0/d4" 0.0718929
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 0.119081
cap "VGND" "flashADC_3bit_0/comp_p_1/latch_left" 3.51831
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" 0.0280094
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d5" 0.813866
cap "VGND" "flashADC_3bit_0/comp_p_1/vdd" 1668.4
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/d0" 0.0857677
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 806.959
cap "VGND" "flashADC_3bit_0/d4" 212.123
cap "VGND" "flashADC_3bit_0/d2" 213.431
cap "VGND" "flashADC_3bit_0/d1" 214.808
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d6" 0.263668
cap "VGND" "flashADC_3bit_0/d6" 264.619
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d3" 0.047154
cap "VGND" "flashADC_3bit_0/d3" 213.431
cap "VGND" "flashADC_3bit_0/d0" 377.259
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/d0" 0.193894
cap "VGND" "flashADC_3bit_0/d5" 210.797
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" -0.255343
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" "uo_out[0]" 0.077151
cap "flashADC_3bit_0/d0" "VGND" 50.8656
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/out" "VGND" 1.83391
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" 37.7068
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 10.2072
cap "flashADC_3bit_0/d1" "VGND" 2.25635
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 0.608341
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/inv_1/vin" 0.385645
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 10.0697
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" 0.0148433
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/vss" "VGND" 33.7599
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "VGND" 1537.47
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" "VGND" 44.1191
cap "VGND" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_0/out" 147.098
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" "VGND" 2.73791
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "uo_out[0]" 3.17161
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 2.20538
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/dout1" 2.16746
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 0.110051
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 252.671
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" 0.100243
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" "flashADC_3bit_0/dout1" 0.0349877
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" 0.0311887
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 10.6466
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/B" 0.200228
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 14.1719
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 39.2783
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 3.84505
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 430.133
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" 0.0541698
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/S" "flashADC_3bit_0/dout1" 0.0201444
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/B" 0.00159507
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 4.33671
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" 0.0471893
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 381.326
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 1.37385
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 1.55641
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/B" "flashADC_3bit_0/dout1" 0.0854228
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/XM5/G" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 31.3558
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/XM5/G" 0.0517017
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "uo_out[0]" 1.21249
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" -1.77636e-15
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "uo_out[0]" 4.17283
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 0.0541698
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/B" 1.67082
cap "flashADC_3bit_0/dout0" "uo_out[0]" 2.44136
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/A" 0.142864
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "uo_out[0]" 0.792212
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 172.09
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 24.9224
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" -0.0391178
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 0.68385
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/dout1" 63.7851
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "flashADC_3bit_0/dout1" 4.35081
cap "flashADC_3bit_0/dout1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 0.0349877
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 99.9957
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "flashADC_3bit_0/dout0" 66.9917
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_3/Y" 5.61494
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/dout1" 10.5366
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 1.46531
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_1/Y" 0.842881
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "flashADC_3bit_0/dout1" 1.42713
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" "flashADC_3bit_0/dout0" 6.12746
cap "flashADC_3bit_0/comp_p_0/vdd" "uio_oe[6]" 0.151955
cap "flashADC_3bit_0/comp_p_0/vdd" "flashADC_3bit_0/vss" 24.4658
cap "uio_oe[7]" "flashADC_3bit_0/vss" 0.0840224
cap "flashADC_3bit_0/comp_p_0/vdd" "uio_oe[7]" 0.151955
cap "flashADC_3bit_0/comp_p_0/vbias_p" "flashADC_3bit_0/vss" 155.781
cap "flashADC_3bit_0/comp_p_0/vdd" "flashADC_3bit_0/vss" 77.8554
cap "uio_oe[5]" "flashADC_3bit_0/comp_p_0/vdd" 0.151955
cap "uio_oe[3]" "flashADC_3bit_0/comp_p_0/vdd" 0.151955
cap "flashADC_3bit_0/comp_p_0/vdd" "uio_oe[4]" 0.151955
cap "flashADC_3bit_0/vss" "flashADC_3bit_0/vdd" 41.8195
cap "flashADC_3bit_0/vss" "uio_oe[0]" 0.00280075
cap "uio_oe[2]" "flashADC_3bit_0/vdd" 0.151955
cap "flashADC_3bit_0/vss" "uio_oe[1]" 0.0840224
cap "uio_oe[0]" "flashADC_3bit_0/vdd" 0.00506517
cap "uio_oe[1]" "flashADC_3bit_0/vdd" 0.151955
cap "uio_out[7]" "flashADC_3bit_0/vdd" 0.151955
cap "uio_out[6]" "flashADC_3bit_0/vdd" 0.360553
cap "uio_oe[0]" "flashADC_3bit_0/vdd" 0.14689
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 236.171
cap "uio_oe[0]" "flashADC_3bit_0/vss" 0.0812216
cap "flashADC_3bit_0/vdd" "uio_out[4]" 0.151955
cap "flashADC_3bit_0/vdd" "uio_out[3]" 0.106369
cap "flashADC_3bit_0/vdd" "flashADC_3bit_0/vss" 160.431
cap "flashADC_3bit_0/vdd" "uio_out[5]" 0.151955
cap "uio_out[1]" "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" 4.00065
cap "flashADC_3bit_0/vdd" "uio_out[3]" 0.0455866
cap "uio_out[1]" "flashADC_3bit_0/vdd" 40.2348
cap "uio_out[1]" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n100_n897#" 9.86764
cap "flashADC_3bit_0/vdd" "VGND" 77.8554
cap "flashADC_3bit_0/vdd" "uio_out[2]" 0.151955
cap "uio_out[1]" "flashADC_3bit_0/comp_p_1/tail" 0.277823
cap "uio_out[1]" "flashADC_3bit_0/comp_p_1/XMp_out/a_n158_n800#" 0.766446
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/comp_p_1/vdd" 12.1409
cap "VGND" "flashADC_3bit_0/comp_p_1/vdd" 296.483
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/comp_p_1/vdd" 5.53419
cap "flashADC_3bit_0/d3" "flashADC_3bit_0/comp_p_1/vdd" 1.58678
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/comp_p_1/XMp_tail/a_n100_n1097#" 2.8485
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/comp_p_1/tail" 0.175383
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/comp_p_1/sky130_fd_pr__pfet_01v8_lvt_5VNMZ8_0/a_n158_n800#" 21.4637
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/comp_p_1/vdd" 271.995
cap "VGND" "flashADC_3bit_0/d6" -36.5234
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d6" 1.73828
cap "flashADC_3bit_0/d4" "VGND" 20.115
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "VGND" 159.34
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/d3" -13.1914
cap "flashADC_3bit_0/d3" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 9.94689
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 9.29605
cap "flashADC_3bit_0/d6" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 103.958
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" -1.46719
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/d5" -13.1466
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 12.4828
cap "flashADC_3bit_0/d1" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 8.51798
cap "flashADC_3bit_0/d3" "VGND" 15.2365
cap "flashADC_3bit_0/d2" "VGND" -4.79496
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/d3" -20.5556
cap "flashADC_3bit_0/d6" "VGND" -7.95369
cap "flashADC_3bit_0/d0" "VGND" 23.2211
cap "flashADC_3bit_0/d1" "VGND" 5.52423
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d6" 0.491222
cap "flashADC_3bit_0/d5" "VGND" -12.0431
cap "flashADC_3bit_0/d1" "flashADC_3bit_0/d2" -38.5634
cap "flashADC_3bit_0/d4" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 10.0633
cap "flashADC_3bit_0/d2" "flashADC_3bit_0/d5" -9.7665
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/d3" -3.86567
cap "flashADC_3bit_0/d5" "flashADC_3bit_0/d6" -38.0571
cap "flashADC_3bit_0/d1" "flashADC_3bit_0/d0" -30.8333
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/d5" 0.106678
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/d0" 87.0657
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "VGND" 72.1741
cap "flashADC_3bit_0/d0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_0/inv_1/vin" 0.0434263
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "uo_out[0]" 3.13733
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "uo_out[0]" 0.872028
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_1/vss" "flashADC_3bit_0/d0" 1.50763
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 2.51862
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 77.8554
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "uio_in[7]" 0.151955
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/dout0" 1.76038
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" 4.34832
cap "uio_in[5]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" 0.151955
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" 52.2899
cap "flashADC_3bit_0/dout0" "uo_out[0]" 2.22804
cap "flashADC_3bit_0/dout0" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" 31.5193
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "uo_out[0]" 11.3175
cap "uio_in[6]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" 0.151955
cap "uo_out[0]" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_7/inv_1/vin" 0.0521492
cap "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_0/vdd" "uo_out[0]" 3.01982
merge "flashADC_3bit_0/comp_p_1/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" -46071.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16458164 -59496 -55538232 -113236 0 0 0 0
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_4/vdd" "flashADC_3bit_0/comp_p_3/vdd"
merge "flashADC_3bit_0/comp_p_3/vdd" "flashADC_3bit_0/comp_p_2/vdd"
merge "flashADC_3bit_0/comp_p_2/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/vdd" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vdd" "flashADC_3bit_0/vdd"
merge "flashADC_3bit_0/vdd" "flashADC_3bit_0/comp_p_6/vdd"
merge "flashADC_3bit_0/comp_p_6/vdd" "flashADC_3bit_0/vbias_generation_0/vdd"
merge "flashADC_3bit_0/vbias_generation_0/vdd" "VDPWR"
merge "flashADC_3bit_0/VSUBS" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "flashADC_3bit_0/res_ladder_vref_0/XR10/B" "flashADC_3bit_0/res_ladder_vref_0/vss" -31529.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4511688 -26996 -40845868 -92932 0 0 0 0
merge "flashADC_3bit_0/res_ladder_vref_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_3/vss" "flashADC_3bit_0/comp_p_1/vss"
merge "flashADC_3bit_0/comp_p_1/vss" "flashADC_3bit_0/comp_p_0/vss"
merge "flashADC_3bit_0/comp_p_0/vss" "flashADC_3bit_0/res_ladder_vref_0/XR9/B"
merge "flashADC_3bit_0/res_ladder_vref_0/XR9/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/vss"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_9/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/tmux_2to1_2/XM6/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/vss" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_5/vss" "flashADC_3bit_0/res_ladder_vref_0/XR6/B"
merge "flashADC_3bit_0/res_ladder_vref_0/XR6/B" "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss"
merge "flashADC_3bit_0/tmux_7therm_to_3bin_0/buffer_6/vss" "flashADC_3bit_0/res_ladder_vref_0/XR4/B"
merge "flashADC_3bit_0/res_ladder_vref_0/XR4/B" "flashADC_3bit_0/comp_p_5/vss"
merge "flashADC_3bit_0/comp_p_5/vss" "flashADC_3bit_0/vbias_generation_0/vss"
merge "flashADC_3bit_0/vbias_generation_0/vss" "flashADC_3bit_0/comp_p_4/vss"
merge "flashADC_3bit_0/comp_p_4/vss" "flashADC_3bit_0/vss"
merge "flashADC_3bit_0/vss" "VGND"
merge "flashADC_3bit_0/res_ladder_vref_0/XR2/R2" "flashADC_3bit_0/vref" -2969.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -517440 -5068 0 0 -517440 -5068 0 0 0 0 0 0
merge "flashADC_3bit_0/vref" "flashADC_3bit_0/m3_n3070_n10912#"
merge "flashADC_3bit_0/m3_n3070_n10912#" "flashADC_3bit_0/res_ladder_vref_0/vref"
merge "flashADC_3bit_0/res_ladder_vref_0/vref" "ua[1]"
merge "flashADC_3bit_0/d0" "uo_out[3]" -110.038 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3720 -244 0 0 0 0 0 0
merge "flashADC_3bit_0/d1" "uo_out[4]" -31.9286 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4588 -272 0 0 0 0 0 0
merge "flashADC_3bit_0/d4" "uo_out[7]" -27.6009 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1560 -172 0 0 0 0 0 0
merge "flashADC_3bit_0/d2" "uo_out[5]" -35.6258 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5704 -308 0 0 0 0 0 0
merge "flashADC_3bit_0/d3" "uo_out[6]" -28.7173 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2480 -204 0 0 0 0 0 0
merge "flashADC_3bit_0/d5" "uio_out[0]" -41.6905 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -328 0 0 0 0 0 0
merge "flashADC_3bit_0/d6" "uio_out[1]" -935.234 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -121120 -3216 -51232 -1288 0 0 0 0
merge "flashADC_3bit_0/dout0" "flashADC_3bit_0/dout1" -3565.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16000 -880 0 0 -294880 -9326 -684664 -18766 0 0 0 0
merge "flashADC_3bit_0/dout1" "flashADC_3bit_0/dout2"
merge "flashADC_3bit_0/dout2" "uo_out[0]"
merge "flashADC_3bit_0/vin" "ua[0]" -202.798 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12312 -476 0 0 0 0 0 0
