{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 19:01:25 2016 " "Info: Processing started: Tue Apr 19 19:01:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_TEST -c VGA_TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 register y\[1\] register G 41.208 ns " "Info: Slack time is 41.208 ns for clock \"pll1:c1\|altpll:altpll_component\|_clk0\" between source register \"y\[1\]\" and destination register \"G\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "113.75 MHz 8.791 ns " "Info: Fmax is 113.75 MHz (period= 8.791 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.774 ns + Largest register register " "Info: + Largest register to register requirement is 49.774 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "49.999 ns + " "Info: + Setup relationship between source and destination is 49.999 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.928 ns " "Info: + Latch edge is 47.928 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:c1\|altpll:altpll_component\|_clk0 49.999 ns -2.071 ns  50 " "Info: Clock period of Destination clock \"pll1:c1\|altpll:altpll_component\|_clk0\" is 49.999 ns with  offset of -2.071 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.071 ns " "Info: - Launch edge is -2.071 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:c1\|altpll:altpll_component\|_clk0 49.999 ns -2.071 ns  50 " "Info: Clock period of Source clock \"pll1:c1\|altpll:altpll_component\|_clk0\" is 49.999 ns with  offset of -2.071 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns + Largest " "Info: + Largest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 destination 2.165 ns + Shortest register " "Info: + Shortest clock path from clock \"pll1:c1\|altpll:altpll_component\|_clk0\" to destination register is 2.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:c1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:c1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:c1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 0.771 ns pll1:c1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.771 ns) + CELL(0.000 ns) = 0.771 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll1:c1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.602 ns) 2.165 ns G 3 REG LCFF_X24_Y13_N1 1 " "Info: 3: + IC(0.792 ns) + CELL(0.602 ns) = 2.165 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 1; REG Node = 'G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { pll1:c1|altpll:altpll_component|_clk0~clkctrl G } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 27.81 % ) " "Info: Total cell delay = 0.602 ns ( 27.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.563 ns ( 72.19 % ) " "Info: Total interconnect delay = 1.563 ns ( 72.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} G {} } { 0.000ns 0.771ns 0.792ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 source 2.151 ns - Longest register " "Info: - Longest clock path from clock \"pll1:c1\|altpll:altpll_component\|_clk0\" to source register is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:c1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:c1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:c1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 0.771 ns pll1:c1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.771 ns) + CELL(0.000 ns) = 0.771 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll1:c1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.151 ns y\[1\] 3 REG LCFF_X19_Y10_N27 14 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.151 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 14; REG Node = 'y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { pll1:c1|altpll:altpll_component|_clk0~clkctrl y[1] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 27.99 % ) " "Info: Total cell delay = 0.602 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 72.01 % ) " "Info: Total interconnect delay = 1.549 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} y[1] {} } { 0.000ns 0.771ns 0.778ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} G {} } { 0.000ns 0.771ns 0.792ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} y[1] {} } { 0.000ns 0.771ns 0.778ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} G {} } { 0.000ns 0.771ns 0.792ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} y[1] {} } { 0.000ns 0.771ns 0.778ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.566 ns - Longest register register " "Info: - Longest register to register delay is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[1\] 1 REG LCFF_X19_Y10_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 14; REG Node = 'y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.545 ns) 1.520 ns LessThan7~1 2 COMB LCCOMB_X20_Y12_N30 1 " "Info: 2: + IC(0.975 ns) + CELL(0.545 ns) = 1.520 ns; Loc. = LCCOMB_X20_Y12_N30; Fanout = 1; COMB Node = 'LessThan7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { y[1] LessThan7~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.521 ns) 3.255 ns LessThan7~2 3 COMB LCCOMB_X24_Y9_N10 2 " "Info: 3: + IC(1.214 ns) + CELL(0.521 ns) = 3.255 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 2; COMB Node = 'LessThan7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { LessThan7~1 LessThan7~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.178 ns) 4.647 ns process_1~13 4 COMB LCCOMB_X21_Y12_N26 1 " "Info: 4: + IC(1.214 ns) + CELL(0.178 ns) = 4.647 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'process_1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { LessThan7~2 process_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.278 ns) 6.298 ns process_1~16 5 COMB LCCOMB_X24_Y11_N28 1 " "Info: 5: + IC(1.373 ns) + CELL(0.278 ns) = 6.298 ns; Loc. = LCCOMB_X24_Y11_N28; Fanout = 1; COMB Node = 'process_1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { process_1~13 process_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.491 ns) 7.082 ns R~16 6 COMB LCCOMB_X24_Y11_N22 3 " "Info: 6: + IC(0.293 ns) + CELL(0.491 ns) = 7.082 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 3; COMB Node = 'R~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { process_1~16 R~16 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.516 ns) 8.470 ns G~0 7 COMB LCCOMB_X24_Y13_N0 1 " "Info: 7: + IC(0.872 ns) + CELL(0.516 ns) = 8.470 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'G~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { R~16 G~0 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.566 ns G 8 REG LCFF_X24_Y13_N1 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 8.566 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 1; REG Node = 'G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { G~0 G } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.625 ns ( 30.64 % ) " "Info: Total cell delay = 2.625 ns ( 30.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.941 ns ( 69.36 % ) " "Info: Total interconnect delay = 5.941 ns ( 69.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { y[1] LessThan7~1 LessThan7~2 process_1~13 process_1~16 R~16 G~0 G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { y[1] {} LessThan7~1 {} LessThan7~2 {} process_1~13 {} process_1~16 {} R~16 {} G~0 {} G {} } { 0.000ns 0.975ns 1.214ns 1.214ns 1.373ns 0.293ns 0.872ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.278ns 0.491ns 0.516ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.165 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} G {} } { 0.000ns 0.771ns 0.792ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} y[1] {} } { 0.000ns 0.771ns 0.778ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { y[1] LessThan7~1 LessThan7~2 process_1~13 process_1~16 R~16 G~0 G } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { y[1] {} LessThan7~1 {} LessThan7~2 {} process_1~13 {} process_1~16 {} R~16 {} G~0 {} G {} } { 0.000ns 0.975ns 1.214ns 1.214ns 1.373ns 0.293ns 0.872ns 0.000ns } { 0.000ns 0.545ns 0.521ns 0.178ns 0.278ns 0.491ns 0.516ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 register x\[10\] register x\[10\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll1:c1\|altpll:altpll_component\|_clk0\" between source register \"x\[10\]\" and destination register \"x\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x\[10\] 1 REG LCFF_X24_Y10_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 20; REG Node = 'x\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[10] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns x~0 2 COMB LCCOMB_X24_Y10_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 1; COMB Node = 'x~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { x[10] x~0 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns x\[10\] 3 REG LCFF_X24_Y10_N17 20 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 20; REG Node = 'x\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { x~0 x[10] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { x[10] x~0 x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { x[10] {} x~0 {} x[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.071 ns " "Info: + Latch edge is -2.071 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll1:c1\|altpll:altpll_component\|_clk0 49.999 ns -2.071 ns  50 " "Info: Clock period of Destination clock \"pll1:c1\|altpll:altpll_component\|_clk0\" is 49.999 ns with  offset of -2.071 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.071 ns " "Info: - Launch edge is -2.071 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll1:c1\|altpll:altpll_component\|_clk0 49.999 ns -2.071 ns  50 " "Info: Clock period of Source clock \"pll1:c1\|altpll:altpll_component\|_clk0\" is 49.999 ns with  offset of -2.071 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 destination 2.157 ns + Longest register " "Info: + Longest clock path from clock \"pll1:c1\|altpll:altpll_component\|_clk0\" to destination register is 2.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:c1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:c1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:c1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 0.771 ns pll1:c1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.771 ns) + CELL(0.000 ns) = 0.771 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll1:c1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.602 ns) 2.157 ns x\[10\] 3 REG LCFF_X24_Y10_N17 20 " "Info: 3: + IC(0.784 ns) + CELL(0.602 ns) = 2.157 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 20; REG Node = 'x\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 27.91 % ) " "Info: Total cell delay = 0.602 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.555 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 source 2.157 ns - Shortest register " "Info: - Shortest clock path from clock \"pll1:c1\|altpll:altpll_component\|_clk0\" to source register is 2.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:c1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:c1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:c1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 0.771 ns pll1:c1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.771 ns) + CELL(0.000 ns) = 0.771 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll1:c1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.602 ns) 2.157 ns x\[10\] 3 REG LCFF_X24_Y10_N17 20 " "Info: 3: + IC(0.784 ns) + CELL(0.602 ns) = 2.157 ns; Loc. = LCFF_X24_Y10_N17; Fanout = 20; REG Node = 'x\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 27.91 % ) " "Info: Total cell delay = 0.602 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.555 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { x[10] x~0 x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { x[10] {} x~0 {} x[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[10] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Hsync x\[3\] 9.104 ns register " "Info: tco from clock \"clk\" to destination pin \"Hsync\" through register \"x\[3\]\" is 9.104 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll1:c1\|altpll:altpll_component\|_clk0 -2.071 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll1:c1\|altpll:altpll_component\|_clk0\" is -2.071 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 7 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll1:c1\|altpll:altpll_component\|_clk0 source 2.157 ns + Longest register " "Info: + Longest clock path from clock \"pll1:c1\|altpll:altpll_component\|_clk0\" to source register is 2.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll1:c1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll1:c1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll1:c1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 0.771 ns pll1:c1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.771 ns) + CELL(0.000 ns) = 0.771 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'pll1:c1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.602 ns) 2.157 ns x\[3\] 3 REG LCFF_X24_Y10_N21 14 " "Info: 3: + IC(0.784 ns) + CELL(0.602 ns) = 2.157 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 14; REG Node = 'x\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { pll1:c1|altpll:altpll_component|_clk0~clkctrl x[3] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 27.91 % ) " "Info: Total cell delay = 0.602 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.555 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.555 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[3] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.741 ns + Longest register pin " "Info: + Longest register to pin delay is 8.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x\[3\] 1 REG LCFF_X24_Y10_N21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N21; Fanout = 14; REG Node = 'x\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.544 ns) 2.191 ns Hsync~2 2 COMB LCCOMB_X20_Y13_N16 1 " "Info: 2: + IC(1.647 ns) + CELL(0.544 ns) = 2.191 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 1; COMB Node = 'Hsync~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { x[3] Hsync~2 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.521 ns) 3.887 ns Hsync~3 3 COMB LCCOMB_X24_Y10_N10 1 " "Info: 3: + IC(1.175 ns) + CELL(0.521 ns) = 3.887 ns; Loc. = LCCOMB_X24_Y10_N10; Fanout = 1; COMB Node = 'Hsync~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Hsync~2 Hsync~3 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.545 ns) 4.739 ns Hsync~4 4 COMB LCCOMB_X24_Y10_N6 1 " "Info: 4: + IC(0.307 ns) + CELL(0.545 ns) = 4.739 ns; Loc. = LCCOMB_X24_Y10_N6; Fanout = 1; COMB Node = 'Hsync~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Hsync~3 Hsync~4 } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(2.850 ns) 8.741 ns Hsync 5 PIN PIN_86 0 " "Info: 5: + IC(1.152 ns) + CELL(2.850 ns) = 8.741 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'Hsync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { Hsync~4 Hsync } "NODE_NAME" } } { "VGA_TEST.vhd" "" { Text "D:/xA/Škola/CST/VGA-TEST/VGA_TEST.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.460 ns ( 51.02 % ) " "Info: Total cell delay = 4.460 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.281 ns ( 48.98 % ) " "Info: Total interconnect delay = 4.281 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { x[3] Hsync~2 Hsync~3 Hsync~4 Hsync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { x[3] {} Hsync~2 {} Hsync~3 {} Hsync~4 {} Hsync {} } { 0.000ns 1.647ns 1.175ns 0.307ns 1.152ns } { 0.000ns 0.544ns 0.521ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 pll1:c1|altpll:altpll_component|_clk0~clkctrl x[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { pll1:c1|altpll:altpll_component|_clk0 {} pll1:c1|altpll:altpll_component|_clk0~clkctrl {} x[3] {} } { 0.000ns 0.771ns 0.784ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.741 ns" { x[3] Hsync~2 Hsync~3 Hsync~4 Hsync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.741 ns" { x[3] {} Hsync~2 {} Hsync~3 {} Hsync~4 {} Hsync {} } { 0.000ns 1.647ns 1.175ns 0.307ns 1.152ns } { 0.000ns 0.544ns 0.521ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 19:01:27 2016 " "Info: Processing ended: Tue Apr 19 19:01:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
