Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p013.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.13-s272_1 (32bit) 04/18/2012 16:36 (Linux 2.6)
@(#)CDS: NanoRoute v10.13-s027 NR120403-1008/10_10_USR3-UB (database version 2.30, 132.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v10.13-s063_1 (32bit) 02/29/2012 09:38:16 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.13-s008 (32bit) 04/18/2012 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.13-s018_1 (32bit) Feb 28 2012 22:08:25 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.13-s225
--- Starting "Encounter v10.13-s272_1" on Fri Jan  6 17:51:23 2017 (mem=46.1M) ---
--- Running on eda25 (x86_64 w/Linux 3.12.21-gentoo-r1) ---
This version was compiled on Wed Apr 18 16:36:14 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - placed.enc.dat/CHIP.conf
**WARN: (ENCLF-119):	the layer 'METAL1' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL2' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL3' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL4' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL5' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL6' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL7' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'METAL8' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA12' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA23' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA34' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA45' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA56' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA67' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-119):	the layer 'VIA78' has been defined, the content other than the antenna data will be ignored.
**WARN: (ENCLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (ENCLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
statement and it is a class CORE macro so it needs a correct SIZE. There
is no SITE statement, so a useful SIZE cannot be computed, so this macro
is not loaded in the Encounter database and cannot be used in the
netlist.
**WARN: (EMS-62):	Message <ENCLF-44> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (EMS-62):	Message <ENCLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the set_message_limit <number> command.
The message limit can be removed by using the unset_message_limit command.
Note that setting a very large number using the set_message_limit command
or removing the message limit using the unset_message_limit command can
significantly increase the log file size.
To suppress a message, use suppress_message command.
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM6 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM7 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM8 GENERATE
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library.
*** End library_loading (cpu=0.05min, mem=7.7M, fe_cpu=0.18min, fe_mem=241.7M) ***
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File LZSS_DC.sdc, Line 22).

Loading preference file placed.enc.dat/enc.pref.tcl ...
Loading mode file placed.enc.dat/CHIP.mode ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File LZSS_DC.sdc, Line 22).

CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

loading place ...
loading route ...
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:02.8, Real Time = 0:00:03.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.9   mem=315.9M  mem(used)=8.2M***
Total net length = 1.605e+06 (7.639e+05 8.409e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 88.9 % ( 321 / 361 )
<CMD> addRing -use_wire_group_bits 15 -spacing_bottom 0.24 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.24 -layer_bottom METAL7 -center 1 -stacked_via_top_layer METAL8 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.23 -offset_bottom 0.23 -layer_top METAL7 -threshold 0.23 -offset_left 0.23 -spacing_right 0.24 -spacing_left 0.24 -offset_right 0.23 -offset_top 0.23 -layer_right METAL6 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL6

The power planner created 120 wires.
*** Ending Ring Generation (totcpu=0:00:00.3, real=0:00:00.0, mem=315.5M) ***
<CMD> sroute -connect { padPin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Fri Jan  6 17:54:18 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/final
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_23355.conf) srouteConnectPowerBump set to false
(from .sroute_23355.conf) routeSelectNet set to "VDD VSS"
(from .sroute_23355.conf) routeSpecial set to true
(from .sroute_23355.conf) srouteConnectBlockPin set to false
(from .sroute_23355.conf) srouteConnectCorePin set to false
(from .sroute_23355.conf) srouteConnectStripe set to false
(from .sroute_23355.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_23355.conf) srouteFollowCorePinEnd set to 3
(from .sroute_23355.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_23355.conf) sroutePadPinAllGeoms set to true
(from .sroute_23355.conf) sroutePadPinAllPorts set to true
(from .sroute_23355.conf) sroutePreserveExistingRoutes set to true
(from .sroute_23355.conf) srouteTopLayerLimit set to 8
(from .sroute_23355.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 562.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 213 used
Read in 278 components
  204 core components: 0 unplaced, 204 placed, 0 fixed
  70 pad components: 0 unplaced, 0 placed, 70 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 412 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 8
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 595.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 72 via definition ...

sroute post-processing starts at Fri Jan  6 17:54:18 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Jan  6 17:54:18 2017

sroute post-processing starts at Fri Jan  6 17:54:18 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Jan  6 17:54:19 2017
sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 7.35 megs
sroute: Total Peak Memory used = 322.81 megs
<CMD> selectInst ipad_rst
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> deselectAll
<CMD> addStripe -use_wire_group_bits 5 -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 100 -split_vias 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL8 -use_wire_group 1 -padcore_ring_top_layer_limit METAL7 -spacing 0.24 -xleft_offset 150 -switch_layer_over_obs 1 -xright_offset 100 -merge_stripes_value 0.23 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD} -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 54 wires.
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -viaOverlap false -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 322.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
  VERIFY GEOMETRY ...... SubArea : 1 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 11.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:13.0  MEM: 73.6M)

<CMD> saveDesign powerplan.enc
Writing Netlist "powerplan.enc.dat/CHIP.v.gz" ...
Saving configuration ...
Saving preference file powerplan.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=395.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=395.0M) ***
Writing DEF file 'powerplan.enc.dat/CHIP.def.gz', current time is Fri Jan  6 19:01:58 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerplan.enc.dat/CHIP.def.gz' is written, current time is Fri Jan  6 19:01:58 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
*** Starting trialRoute (mem=395.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 62
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
Number of multi-gpin terms=7710, multi-gpins=17203, moved blk term=30/30

Phase 1a route (0:00:00.4 395.1M):
Est net length = 2.081e+06um = 1.006e+06H + 1.075e+06V
Usage: (19.6%H 21.2%V) = (1.108e+06um 1.455e+06um) = (479708 394371)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 85 = 0 (0.00% H) + 85 (0.08% V)

Phase 1b route (0:00:00.2 395.1M):
Usage: (19.6%H 21.2%V) = (1.106e+06um 1.455e+06um) = (478770 394364)
Overflow: 77 = 0 (0.00% H) + 77 (0.08% V)

Phase 1c route (0:00:00.2 395.1M):
Usage: (19.6%H 21.2%V) = (1.103e+06um 1.455e+06um) = (477731 394319)
Overflow: 76 = 0 (0.00% H) + 76 (0.07% V)

Phase 1d route (0:00:00.2 395.1M):
Usage: (19.6%H 21.2%V) = (1.103e+06um 1.455e+06um) = (477732 394317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 395.1M):
Usage: (19.6%H 21.2%V) = (1.103e+06um 1.455e+06um) = (477732 394317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (19.6%H 21.2%V) = (1.103e+06um 1.455e+06um) = (477732 394317)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	5	 0.00%
  1:	13	 0.01%	28	 0.03%
  2:	24	 0.02%	597	 0.59%
  3:	801	 0.79%	1713	 1.68%
  4:	29	 0.03%	2194	 2.16%
  5:	61	 0.06%	3385	 3.33%
  6:	990	 0.98%	4923	 4.84%
  7:	195	 0.19%	5844	 5.74%
  8:	410	 0.40%	6429	 6.32%
  9:	883	 0.87%	6785	 6.67%
 10:	682	 0.67%	7115	 6.99%
 11:	1067	 1.05%	5329	 5.23%
 12:	2081	 2.05%	5259	 5.17%
 13:	2296	 2.26%	5084	 4.99%
 14:	6891	 6.79%	2658	 2.61%
 15:	4596	 4.53%	1592	 1.56%
 16:	13220	13.02%	2181	 2.14%
 17:	5567	 5.48%	21297	20.92%
 18:	5824	 5.74%	11	 0.01%
 19:	5237	 5.16%	84	 0.08%
 20:	50631	49.88%	19284	18.94%

Global route (cpu=1.0s real=1.0s 395.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:02.4 395.1M):


*** After '-updateRemainTrks' operation: 

Usage: (20.8%H 23.0%V) = (1.175e+06um 1.573e+06um) = (508907 426354)
Overflow: 11 = 0 (0.00% H) + 11 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	8	 0.01%
--------------------------------------
  0:	1	 0.00%	58	 0.06%
  1:	19	 0.02%	224	 0.22%
  2:	46	 0.05%	1203	 1.18%
  3:	815	 0.80%	2868	 2.82%
  4:	59	 0.06%	3284	 3.23%
  5:	86	 0.08%	4323	 4.25%
  6:	1032	 1.02%	5295	 5.20%
  7:	290	 0.29%	5821	 5.72%
  8:	591	 0.58%	6003	 5.90%
  9:	1099	 1.08%	6019	 5.91%
 10:	971	 0.96%	6312	 6.20%
 11:	1414	 1.39%	4474	 4.40%
 12:	2501	 2.46%	4632	 4.55%
 13:	2726	 2.69%	4634	 4.55%
 14:	7316	 7.21%	2388	 2.35%
 15:	4850	 4.78%	1463	 1.44%
 16:	13599	13.40%	2132	 2.09%
 17:	5551	 5.47%	21278	20.90%
 18:	5593	 5.51%	9	 0.01%
 19:	4832	 4.76%	84	 0.08%
 20:	48107	47.40%	19283	18.94%



*** Completed Phase 1 route (0:00:03.5 395.1M) ***


Total length: 2.145e+06um, number of vias: 294005
M1(H) length: 3.814e+02um, number of vias: 118556
M2(V) length: 3.221e+05um, number of vias: 103723
M3(H) length: 5.000e+05um, number of vias: 41473
M4(V) length: 4.594e+05um, number of vias: 18154
M5(H) length: 4.144e+05um, number of vias: 9719
M6(V) length: 3.394e+05um, number of vias: 1979
M7(H) length: 9.818e+04um, number of vias: 401
M8(V) length: 1.141e+04um
*** Completed Phase 2 route (0:00:02.3 395.1M) ***

*** Finished all Phases (cpu=0:00:05.8 mem=395.1M) ***
Peak Memory Usage was 395.1M 
*** Finished trialRoute (cpu=0:00:05.9 mem=395.1M) ***

Extraction called for design 'CHIP' of instances=32074 and nets=33705 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 395.066M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.369  |  0.369  |  0.499  |  5.625  |  1.441  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (5)       |   -0.253   |      2 (5)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 85.426%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 14.42 sec
Total Real time: 14.0 sec
Total Memory Usage: 395.066406 Mbytes
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  TIEHI TIELO } -maxDistance 100 -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
Options: Max Distance = 100.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 140
INFO: Total Number of Tie Cells (TIELO) placed: 0
<CMD> createClockTreeSpec -bufferList {CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8} -file Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 -file Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
CHIP
Handle Multi Mode on mixed active views: av_scan_mode_min av_func_mode_min av_scan_mode_max av_func_mode_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
Total 1 clock roots are extracted.
DC Corner Delay_Corner_max, is equivalent to Delay_Corner_max.

DC Corner Delay_Corner_min, is equivalent to Delay_Corner_min.

Mem message Memory info before deleting aae data base  (MEM=385.4M)
Mem message Memory info after deleting aae data base  (MEM=385.4M)
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File library/tsmc013.capTbl ...
Cap Table was created using Encounter 04.20-s274_1.
Process name: t013s8ml_fsg.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'library/tsmc013.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
CTE reading timing constraint file 'LZSS_DC.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File LZSS_DC.sdc, Line 22).

INFO (CTE): read_dc_script finished with  1 WARNING
CTE reading timing constraint file 'CHIP_scan_ideal.sdc' ...
CHIP
**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 4).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File CHIP_scan_ideal.sdc, Line 4).

**WARN: (TCLCMD-513):	No matching object found for 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 5).

**ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match '' (File CHIP_scan_ideal.sdc, Line 5).

**WARN: (TCLCMD-513):	No matching object found for 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'CLK' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 7).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK1' (File CHIP_scan_ideal.sdc, Line 8).

INFO (CTE): read_dc_script finished with  3 WARNING and 7 ERROR
Total number of combinational cells: 362
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M) ***
*** End createClockTreeSpec (cpu=0:00:03.1, real=0:00:03.0, mem=385.4M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 385.4M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View av_func_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_max :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_func_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

RC Information for View av_scan_mode_min :
Est. Cap                : 0.158129(V=0.156959 H=0.1593) (ff/um) [7.90646e-05]
Est. Res                : 0.285(V=0.285 H=0.285)(ohm/um) [0.0001425]
Est. Via Res            : 0.544(ohm) [1.03889]
Est. Via Cap            : 0.166752(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.162(ff/um) res=0.544(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.51(ohm) viaCap=0.171257(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.157(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.166752(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.159(ff/um) res=0.285(ohm/um) viaRes=0.528889(ohm) viaCap=0.167651(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.46(um) es=0.72(um) cap=0.152(ff/um) res=0.285(ohm/um) viaRes=0.544(ohm) viaCap=0.164483(ff)
M7(H) w=0.2(um) s=0.21(um) p=0.615(um) es=1.03(um) cap=0.215(ff/um) res=0.1(ohm/um) viaRes=0.326667(ohm) viaCap=0.208027(ff)
M8(V) w=0.44(um) s=0.46(um) p=1.15(um) es=1.86(um) cap=0.152(ff/um) res=0.0455(ohm/um) viaRes=0.3(ohm) viaCap=0.407201(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 av_func_mode_max
#2 av_scan_mode_max
#3 av_func_mode_min
#4 av_scan_mode_min
Default Analysis Views is av_func_mode_max


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (2150) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.4, real=0:00:00.0, mem=385.4M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
*** 1 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 385.387M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 385.387M)

Start to trace clock trees ...
*** Begin Tracer (mem=385.4M) ***
Tracing Clock clk ...
**WARN: (ENCCK-35):	The fanout_load of the cell's pin (PDIDGZ/PAD) is 3.75155. CTS does not support fanout_load which is not equal to 1. Please remove -useLibMaxFanout from setCTSMode.

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=385.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 385.387M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          11.07(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (ENCCK-6003):	The input capacitance of cell PDIDGZ(PAD) is 3.752pF, (timing library tpz013g3wc is 3.752pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================
**WARN: (ENCCK-6325):	Clock clk has instance pin ipad_clk/PAD which is far from any legal placement location. The nearest available placement location is at (326.14, 997.94), which is 126.665 microns away. 
It may be difficult to drive this pin with an acceptable transition time. Check to make sure that the placement of this instance and the floorplan are realistic.

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
| ipad_clk                                                                                 |  av_func_mode_maxs  av_scan_mode_maxs  |
|                                                                                          |  av_func_mode_min  av_scan_mode_mins  |
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKBUFX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX1 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX2 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX3 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX4 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX6 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice CLKINVX8 (library slow clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          11
Check root input transition                       :          0
Check pin capacitance                             :          1
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          1
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          92(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          92(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          667(um) (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          80.9(ps) (derived from CLKINVX20)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          33.190750(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 100(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX1) (CLKBUFX2) (CLKINVX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX6) (CLKINVX6) (CLKBUFX8) (CLKINVX8) (CLKBUFX12) (CLKINVX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 2150
Nr.          Rising  Sync Pins  : 2150
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (ipad_clk/PAD)
Output_Pin: (ipad_clk/C)
Output_Net: (clk_i)   
**** CK_START: TopDown Tree Construction for clk_i (2150-leaf) (mem=385.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
All leaf-to-root paths in the tree has detour at least 140um.
The min-detour path is from leaf LZSS/dict_reg_50__1_/CK to root ipad_clk/PAD with delay 0[891,891]ps.
The path can be displayed by displayClockTreeMinMaxPaths -pin.
Trig. Edge Skew=44[856,900*] trVio=B5(5)ps N2150 B55 G1 A389(389.0) L[5,5] score=106696 cpu=0:00:22.0 mem=385M 

**** CK_END: TopDown Tree Construction for clk_i (cpu=0:00:22.1, real=0:00:22.0, mem=385.4M)



**** CK_START: Update Database (mem=385.4M)
55 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M)
**** CK_START: Macro Models Generation (mem=385.4M)

*buffer: max rise/fall tran=[205,170], (bnd=200ps) 
Macro model: Skew=44[856,900]ps N56 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:03.8, real=0:00:00.0, mem=385.4M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=385.4M)

Total 0 topdown clustering. 
Trig. Edge Skew=44[1178,1223*] trVio=B3551(3551)ps N1 B0 G2 A0(0.0) L[1,1] score=486794 cpu=0:00:00.0 mem=385M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M)



**** CK_START: Update Database (mem=385.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=385.4M)
 func_mode  scan_mode

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 33.190750 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:04.8, Real Time = 0:00:03.0
move report: preRPlace moves 2422 insts, mean move: 0.92 um, max move: 8.76 um
	max move on inst (LZSS/U54604): (948.52, 577.28) --> (947.14, 569.90)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2422 insts, mean move: 0.92 um, max move: 8.76 um
	max move on inst (LZSS/U54604): (948.52, 577.28) --> (947.14, 569.90)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.76 um
  inst (LZSS/U54604) with max move: (948.52, 577.28) -> (947.14, 569.9)
  mean    (X+Y) =         0.92 um
Total instances moved : 2422
*** cpu=0:00:04.8   mem=385.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:04.8  MEM: 385.418M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:04.8 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_39__4_/CK 904.2(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 860.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 860.2~904.2(ps)        0~1000(ps)          
Fall Phase Delay               : 1634.9~1680.7(ps)      0~1000(ps)          
Trig. Edge Skew                : 44(ps)                 100(ps)             
Rise Skew                      : 44(ps)                 
Fall Skew                      : 45.8(ps)               
Max. Rise Buffer Tran.         : 206.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 174.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 124.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 141.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 94.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 106.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 83.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 87.7(ps)               0(ps)               

view av_func_mode_max : skew = 44ps (required = 100ps)
view av_scan_mode_max : skew = 44ps (required = 100ps)
view av_func_mode_min : skew = 38.8ps (required = 100ps)
view av_scan_mode_min : skew = 38.8ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'av_func_mode_max'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'av_func_mode_max' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk_i__L1_I0' from (1268680 1220980) to (993600 1759720)
moving 'clk_i__L4_I14' from (1734200 697000) to (1661520 1014340)
moving 'clk_i__L2_I0' from (1414040 1361200) to (1309160 1457140)
moving 'clk_i__L1_I0' from (993600 1759720) to (941160 1804000)
moving 'clk_i__L3_I2' from (1480280 1287400) to (1487640 1235740)
moving 'clk_i__L1_I0' from (941160 1804000) to (753480 1981120)
moving 'clk_i__L4_I6' from (1267760 1494040) to (1228200 1538320)
moving 'clk_i__L3_I4' from (1146320 1051240) to (1186800 1058620)
moving 'clk_i__L4_I14' from (1661520 1014340) to (1643120 977440)
MaxTriggerDelay: 854.4 (ps)
MinTriggerDelay: 820.9 (ps)
Skew: 33.5 (ps)
*** Finished Latency Reduction ((cpu=0:00:06.1 real=0:00:04.0 mem=385.4M) ***
Reducing the skew of clock tree 'clk' in 'av_func_mode_max' view ...

MaxTriggerDelay: 854.4 (ps)
MinTriggerDelay: 820.9 (ps)
Skew: 33.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=385.4M) ***
Resized (CLKINVX16->CLKINVX20): clk_i__L1_I0
Resized (CLKINVX12->CLKINVX16): clk_i__L4_I8
resized 2 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 9 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:06.1 real=0:00:04.0 mem=385.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:02.0
move report: preRPlace moves 489 insts, mean move: 0.91 um, max move: 6.45 um
	max move on inst (LZSS/U34186): (594.78, 529.31) --> (592.02, 525.62)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 489 insts, mean move: 0.91 um, max move: 6.45 um
	max move on inst (LZSS/U34186): (594.78, 529.31) --> (592.02, 525.62)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.45 um
  inst (LZSS/U34186) with max move: (594.78, 529.31) -> (592.02, 525.62)
  mean    (X+Y) =         0.91 um
Total instances moved : 489
*** cpu=0:00:00.0   mem=385.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 385.418M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_139__7_/CK 854.7(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 821.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 821.2~854.7(ps)        0~1000(ps)          
Fall Phase Delay               : 1605.4~1642.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 33.5(ps)               100(ps)             
Rise Skew                      : 33.5(ps)               
Fall Skew                      : 36.9(ps)               
Max. Rise Buffer Tran.         : 132.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 135.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 120.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 136.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 100(ps)                0(ps)               
Min. Fall Buffer Tran.         : 112.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 83.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 87.7(ps)               0(ps)               

view av_func_mode_max : skew = 33.5ps (required = 100ps)
view av_scan_mode_max : skew = 33.5ps (required = 100ps)
view av_func_mode_min : skew = 28.6ps (required = 100ps)
view av_scan_mode_min : skew = 28.5ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:06.1 real=0:00:09.0 mem=385.4M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=385.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 385.418M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_139__7_/CK 854.7(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 821.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 821.2~854.7(ps)        0~1000(ps)          
Fall Phase Delay               : 1605.4~1642.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 33.5(ps)               100(ps)             
Rise Skew                      : 33.5(ps)               
Fall Skew                      : 36.9(ps)               
Max. Rise Buffer Tran.         : 132.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 135.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 120.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 136.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 100(ps)                0(ps)               
Min. Fall Buffer Tran.         : 112.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 83.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 87.7(ps)               0(ps)               

view av_func_mode_max : skew = 33.5ps (required = 100ps)
view av_scan_mode_max : skew = 33.5ps (required = 100ps)
view av_func_mode_min : skew = 28.6ps (required = 100ps)
view av_scan_mode_min : skew = 28.5ps (required = 100ps)


Clock Analysis (CPU Time 0:00:06.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Fri Jan  6 19:08:43 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 385.00 (Mb)
#WARNING (NRDB-728) PIN QA[0] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[10] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[11] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[12] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[13] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[14] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[15] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[1] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[2] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[3] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[4] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[5] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[6] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[7] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[8] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN QA[9] in CELL_VIEW RF2SH64x16 does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ does not have antenna diff area.
#WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (NRDB-728 Repeated 20 times. Will be suppressed.) PIN PAD in CELL_VIEW PRUW16DGZ does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN data[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Jan  6 19:08:57 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Jan  6 19:08:58 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1544        1693       36864    73.06%
#  Metal 2        V        1366        1520       36864    48.26%
#  Metal 3        H        1539        1698       36864    48.35%
#  Metal 4        V        1375        1512       36864    48.16%
#  Metal 5        H        1542        1696       36864    48.16%
#  Metal 6        V        1200        1687       36864    54.87%
#  Metal 7        H        1346        1891       36864    53.25%
#  Metal 8        V         549         604       36864    48.45%
#  --------------------------------------------------------------
#  Total                  10463      53.93%  294912    52.82%
#
#  57 nets (0.17%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 428.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 57
#Total wire length = 27772 um.
#Total half perimeter of net bounding box = 13947 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 14 um.
#Total wire length on LAYER METAL3 = 14580 um.
#Total wire length on LAYER METAL4 = 13179 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 5747
#Up-Via Summary (total 5747):
#           
#-----------------------
#  Metal 1         2025
#  Metal 2         2024
#  Metal 3         1698
#-----------------------
#                  5747 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:16
#Elapsed time = 00:00:15
#Increased memory = 20.00 (Mb)
#Total memory = 427.00 (Mb)
#Peak memory = 457.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 3.4% of the total area was rechecked for DRC, and 27.3% required routing.
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:19, memory = 433.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 437.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 57
#Total wire length = 28974 um.
#Total half perimeter of net bounding box = 13947 um.
#Total wire length on LAYER METAL1 = 4 um.
#Total wire length on LAYER METAL2 = 821 um.
#Total wire length on LAYER METAL3 = 14222 um.
#Total wire length on LAYER METAL4 = 13928 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 6885
#Up-Via Summary (total 6885):
#           
#-----------------------
#  Metal 1         2273
#  Metal 2         2186
#  Metal 3         2426
#-----------------------
#                  6885 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:20
#Increased memory = 8.00 (Mb)
#Total memory = 435.00 (Mb)
#Peak memory = 457.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:36
#Increased memory = 49.00 (Mb)
#Total memory = 434.00 (Mb)
#Peak memory = 457.00 (Mb)
#Number of warnings = 43
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  6 19:09:19 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 92 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_195__7_/CK 854.4(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 819.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 819.9~854.4(ps)        0~1000(ps)          
Fall Phase Delay               : 1604.4~1640.7(ps)      0~1000(ps)          
Trig. Edge Skew                : 34.5(ps)               100(ps)             
Rise Skew                      : 34.5(ps)               
Fall Skew                      : 36.3(ps)               
Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 137(ps)                200(ps)             
Max. Rise Sink Tran.           : 121.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 137.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 98.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 111(ps)                0(ps)               
Min. Rise Sink Tran.           : 85.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 89.7(ps)               0(ps)               

view av_func_mode_max : skew = 34.5ps (required = 100ps)
view av_scan_mode_max : skew = 34.5ps (required = 100ps)
view av_func_mode_min : skew = 27.6ps (required = 100ps)
view av_scan_mode_min : skew = 27.6ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=434.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=434.8M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_195__7_/CK 854.4(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 819.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 819.9~854.4(ps)        0~1000(ps)          
Fall Phase Delay               : 1604.4~1640.7(ps)      0~1000(ps)          
Trig. Edge Skew                : 34.5(ps)               100(ps)             
Rise Skew                      : 34.5(ps)               
Fall Skew                      : 36.3(ps)               
Max. Rise Buffer Tran.         : 132.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 137(ps)                200(ps)             
Max. Rise Sink Tran.           : 121.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 137.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 98.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 111(ps)                0(ps)               
Min. Rise Sink Tran.           : 85.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 89.7(ps)               0(ps)               

view av_func_mode_max : skew = 34.5ps (required = 100ps)
view av_scan_mode_max : skew = 34.5ps (required = 100ps)
view av_func_mode_min : skew = 27.6ps (required = 100ps)
view av_scan_mode_min : skew = 27.6ps (required = 100ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide CHIP.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:01:15, real=0:01:15, mem=434.8M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=434.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 118
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=7704, multi-gpins=17182, moved blk term=30/30

Phase 1a route (0:00:00.0 434.8M):
Est net length = 2.088e+06um = 1.000e+06H + 1.088e+06V
Usage: (20.5%H 22.3%V) = (1.155e+06um 1.529e+06um) = (500020 414493)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 92 = 0 (0.00% H) + 92 (0.09% V)

Phase 1b route (0:00:00.0 434.8M):
Usage: (20.4%H 22.3%V) = (1.153e+06um 1.529e+06um) = (499064 414489)
Overflow: 80 = 0 (0.00% H) + 80 (0.08% V)

Phase 1c route (0:00:08.1 434.8M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498134 414488)
Overflow: 78 = 0 (0.00% H) + 78 (0.08% V)

Phase 1d route (0:00:00.0 434.8M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498136 414487)
Overflow: 4 = 0 (0.00% H) + 4 (0.00% V)

Phase 1e route (0:00:00.0 434.8M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498139 414491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 434.8M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498139 414491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	16	 0.02%	61	 0.06%
  2:	24	 0.02%	718	 0.71%
  3:	799	 0.79%	1976	 1.94%
  4:	38	 0.04%	2674	 2.63%
  5:	67	 0.07%	3853	 3.78%
  6:	1007	 0.99%	5583	 5.48%
  7:	273	 0.27%	6305	 6.19%
  8:	490	 0.48%	6505	 6.39%
  9:	976	 0.96%	6794	 6.67%
 10:	818	 0.81%	6761	 6.64%
 11:	1334	 1.31%	4989	 4.90%
 12:	2405	 2.37%	4704	 4.62%
 13:	2583	 2.54%	4708	 4.62%
 14:	6889	 6.79%	2347	 2.31%
 15:	4702	 4.63%	1295	 1.27%
 16:	13443	13.24%	1961	 1.93%
 17:	5730	 5.65%	21178	20.80%
 18:	5811	 5.73%	8	 0.01%
 19:	5186	 5.11%	100	 0.10%
 20:	48907	48.19%	19264	18.92%


Global route (cpu=8.1s real=1.0s 434.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 434.8M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.7%H 24.1%V) = (1.224e+06um 1.650e+06um) = (529922 447183)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	2	 0.00%	125	 0.12%
  1:	21	 0.02%	347	 0.34%
  2:	52	 0.05%	1475	 1.45%
  3:	820	 0.81%	3228	 3.17%
  4:	78	 0.08%	3679	 3.61%
  5:	111	 0.11%	4704	 4.62%
  6:	1078	 1.06%	5883	 5.78%
  7:	362	 0.36%	6127	 6.02%
  8:	615	 0.61%	5919	 5.81%
  9:	1283	 1.26%	5979	 5.87%
 10:	1194	 1.18%	5987	 5.88%
 11:	1628	 1.60%	4149	 4.08%
 12:	2840	 2.80%	4106	 4.03%
 13:	2978	 2.93%	4301	 4.23%
 14:	7286	 7.18%	2142	 2.10%
 15:	5046	 4.97%	1187	 1.17%
 16:	13685	13.48%	1922	 1.89%
 17:	5582	 5.50%	21154	20.78%
 18:	5716	 5.63%	8	 0.01%
 19:	4795	 4.72%	98	 0.10%
 20:	46326	45.64%	19264	18.92%



*** Completed Phase 1 route (0:00:08.1 434.8M) ***


Total length: 2.187e+06um, number of vias: 300962
M1(H) length: 3.851e+02um, number of vias: 120208
M2(V) length: 3.252e+05um, number of vias: 105455
M3(H) length: 5.099e+05um, number of vias: 44487
M4(V) length: 4.823e+05um, number of vias: 18395
M5(H) length: 4.167e+05um, number of vias: 9921
M6(V) length: 3.442e+05um, number of vias: 2023
M7(H) length: 9.578e+04um, number of vias: 473
M8(V) length: 1.249e+04um
*** Completed Phase 2 route (0:00:00.0 436.0M) ***

*** Finished all Phases (cpu=0:00:08.1 mem=436.0M) ***
Peak Memory Usage was 434.8M 
*** Finished trialRoute (cpu=0:00:08.1 mem=436.0M) ***

Extraction called for design 'CHIP' of instances=32269 and nets=33900 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 436.004M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree clk.
setting up for view 'av_func_mode_max'...
setting up for view 'av_scan_mode_max'...
setting up for view 'av_func_mode_min'...
setting up for view 'av_scan_mode_min'...
View 'av_scan_mode_max' in clock tree 'clk' is redundant
View 'av_scan_mode_min' in clock tree 'clk' is redundant

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_19__4_/CK 829.5(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 790.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 790.9~829.5(ps)        0~1000(ps)          
Fall Phase Delay               : 1579.4~1617.7(ps)      0~1000(ps)          
Trig. Edge Skew                : 38.6(ps)               100(ps)             
Rise Skew                      : 38.6(ps)               
Fall Skew                      : 38.3(ps)               
Max. Rise Buffer Tran.         : 139.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 155.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 147.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 166.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 99.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 94.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 94.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 98.6(ps)               0(ps)               

view av_func_mode_max : skew = 38.6ps (required = 100ps)
view av_scan_mode_max : skew = 38.6ps (required = 100ps)
view av_func_mode_min : skew = 31.1ps (required = 100ps)
view av_scan_mode_min : skew = 31.1ps (required = 100ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'av_func_mode_max' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=447.1M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=447.5M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=447.2M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'av_func_mode_max' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

# Analysis View: av_func_mode_max
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 2150
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): LZSS/dict_reg_19__4_/CK 829.5(ps)
Min trig. edge delay at sink(R): LZSS/data_queue_reg_1__6_/CK 790.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 790.9~829.5(ps)        0~1000(ps)          
Fall Phase Delay               : 1579.4~1617.7(ps)      0~1000(ps)          
Trig. Edge Skew                : 38.6(ps)               100(ps)             
Rise Skew                      : 38.6(ps)               
Fall Skew                      : 38.3(ps)               
Max. Rise Buffer Tran.         : 139.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 155.7(ps)              200(ps)             
Max. Rise Sink Tran.           : 147.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 166.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 99.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 94.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 94.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 98.6(ps)               0(ps)               

view av_func_mode_max : skew = 38.6ps (required = 100ps)
view av_scan_mode_max : skew = 38.6ps (required = 100ps)
view av_func_mode_min : skew = 31.1ps (required = 100ps)
view av_scan_mode_min : skew = 31.1ps (required = 100ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:08.1, real=0:00:08.0, mem=447.1M) ***
**clockDesign ... cpu = 0:01:24, real = 0:01:23, mem = 447.1M **
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
Clock clk is Gated-Clock. displayClockTree on Gated Clock
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 

Calculating pre-route downstream delay for clock tree 'clk'...

Traversing the clock tree ...

Rebuilding the hierarchical clock tree ...

<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveDesign cts.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "cts.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'cts.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=457.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:02.0 mem=457.1M) ***
Writing DEF file 'cts.enc.dat/CHIP.def.gz', current time is Fri Jan  6 19:12:38 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/CHIP.def.gz' is written, current time is Fri Jan  6 19:12:38 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=457.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 118
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=7704, multi-gpins=17182, moved blk term=30/30

Phase 1a route (0:00:00.4 465.7M):
Est net length = 2.088e+06um = 1.000e+06H + 1.088e+06V
Usage: (20.5%H 22.3%V) = (1.155e+06um 1.529e+06um) = (500020 414493)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 92 = 0 (0.00% H) + 92 (0.09% V)

Phase 1b route (0:00:00.3 466.7M):
Usage: (20.4%H 22.3%V) = (1.153e+06um 1.529e+06um) = (499064 414489)
Overflow: 80 = 0 (0.00% H) + 80 (0.08% V)

Phase 1c route (0:00:00.3 466.7M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498134 414488)
Overflow: 78 = 0 (0.00% H) + 78 (0.08% V)

Phase 1d route (0:00:00.0 466.7M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498136 414487)
Overflow: 4 = 0 (0.00% H) + 4 (0.00% V)

Phase 1e route (0:00:00.4 467.2M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498139 414491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 467.2M):
Usage: (20.4%H 22.3%V) = (1.150e+06um 1.529e+06um) = (498139 414491)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	13	 0.01%
  1:	16	 0.02%	61	 0.06%
  2:	24	 0.02%	718	 0.71%
  3:	799	 0.79%	1976	 1.94%
  4:	38	 0.04%	2674	 2.63%
  5:	67	 0.07%	3853	 3.78%
  6:	1007	 0.99%	5583	 5.48%
  7:	273	 0.27%	6305	 6.19%
  8:	490	 0.48%	6505	 6.39%
  9:	976	 0.96%	6794	 6.67%
 10:	818	 0.81%	6761	 6.64%
 11:	1334	 1.31%	4989	 4.90%
 12:	2405	 2.37%	4704	 4.62%
 13:	2583	 2.54%	4708	 4.62%
 14:	6889	 6.79%	2347	 2.31%
 15:	4702	 4.63%	1295	 1.27%
 16:	13443	13.24%	1961	 1.93%
 17:	5730	 5.65%	21178	20.80%
 18:	5811	 5.73%	8	 0.01%
 19:	5186	 5.11%	100	 0.10%
 20:	48907	48.19%	19264	18.92%


Global route (cpu=1.3s real=1.0s 466.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:02.5 461.5M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.7%H 24.1%V) = (1.224e+06um 1.650e+06um) = (529922 447183)
Overflow: 14 = 0 (0.00% H) + 14 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	1	 0.00%
 -1:	0	 0.00%	11	 0.01%
--------------------------------------
  0:	2	 0.00%	125	 0.12%
  1:	21	 0.02%	347	 0.34%
  2:	52	 0.05%	1475	 1.45%
  3:	820	 0.81%	3228	 3.17%
  4:	78	 0.08%	3679	 3.61%
  5:	111	 0.11%	4704	 4.62%
  6:	1078	 1.06%	5883	 5.78%
  7:	362	 0.36%	6127	 6.02%
  8:	615	 0.61%	5919	 5.81%
  9:	1283	 1.26%	5979	 5.87%
 10:	1194	 1.18%	5987	 5.88%
 11:	1628	 1.60%	4149	 4.08%
 12:	2840	 2.80%	4106	 4.03%
 13:	2978	 2.93%	4301	 4.23%
 14:	7286	 7.18%	2142	 2.10%
 15:	5046	 4.97%	1187	 1.17%
 16:	13685	13.48%	1922	 1.89%
 17:	5582	 5.50%	21154	20.78%
 18:	5716	 5.63%	8	 0.01%
 19:	4795	 4.72%	98	 0.10%
 20:	46326	45.64%	19264	18.92%



*** Completed Phase 1 route (0:00:04.1 459.8M) ***


Total length: 2.187e+06um, number of vias: 300962
M1(H) length: 3.851e+02um, number of vias: 120208
M2(V) length: 3.252e+05um, number of vias: 105455
M3(H) length: 5.099e+05um, number of vias: 44487
M4(V) length: 4.823e+05um, number of vias: 18395
M5(H) length: 4.167e+05um, number of vias: 9921
M6(V) length: 3.442e+05um, number of vias: 2023
M7(H) length: 9.578e+04um, number of vias: 473
M8(V) length: 1.249e+04um
*** Completed Phase 2 route (0:00:02.3 457.1M) ***

*** Finished all Phases (cpu=0:00:06.4 mem=457.1M) ***
Peak Memory Usage was 470.2M 
*** Finished trialRoute (cpu=0:00:06.6 mem=457.1M) ***

Extraction called for design 'CHIP' of instances=32269 and nets=33900 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 457.109M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.222  |  0.222  |  4.499  |  1.562  |  1.457  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      4 (9)       |   -0.396   |      4 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.822%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 15.96 sec
Total Real time: 14.0 sec
Total Memory Usage: 464.492188 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to eda25 42193 0
*** Finished dispatch of slaves (cpu=0:00:01.3) (real=0:00:05.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 470.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=471.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=472.0M) ***

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.222  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4326   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      4 (9)       |   -0.396   |      4 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.822%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 477.8M **
*** Starting optimizing excluded clock nets MEM= 477.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 477.8M) ***
*** Starting optimizing excluded clock nets MEM= 477.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 477.8M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 2 don't touch nets excluded from IPO operation.
Info: 62 io nets excluded
Info: 56 nets with fixed/cover wires excluded.
Info: 57 clock nets excluded from IPO operation.
** Density before transform = 85.822% **

*** starting 1-st resizing pass: 29860 instances 
*** starting 2-nd resizing pass: 28927 instances 
*** starting 3-rd resizing pass: 15594 instances 
*** starting 4-th resizing pass: 1317 instances 
*** starting 5-th resizing pass: 140 instances 
*** starting 6-th resizing pass: 24 instances 
*** starting 7-th resizing pass: 6 instances 


** Summary: Buffer Deletion = 377 Declone = 556 Downsize = 2269 Upsize = 12 **
** Density Change = 5.735% **
** Density after transform = 80.087% **
*** Finish transform (0:00:27.2) ***
density before resizing = 80.087%
* summary of transition time violation fixes:
*summary:    205 instances changed cell type
density after resizing = 80.173%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 78.9 % ( 285 / 361 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:06.1, Real Time = 0:00:02.0
move report: preRPlace moves 418 insts, mean move: 0.49 um, max move: 1.84 um
	max move on inst (LZSS/FE_RC_674_0): (580.06, 529.31) --> (578.22, 529.31)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 418 insts, mean move: 0.49 um, max move: 1.84 um
	max move on inst (LZSS/FE_RC_674_0): (580.06, 529.31) --> (578.22, 529.31)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.84 um
  inst (LZSS/FE_RC_674_0) with max move: (580.06, 529.31) -> (578.22, 529.31)
  mean    (X+Y) =         0.49 um
Total instances moved : 418
*** cpu=0:00:06.1   mem=484.3M  mem(used)=0.1M***
*** Starting trialRoute (mem=481.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 118
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=6188, multi-gpins=13352, moved blk term=30/30

Phase 1a route (0:00:00.0 490.4M):
Est net length = 2.041e+06um = 9.799e+05H + 1.061e+06V
Usage: (20.1%H 21.9%V) = (1.134e+06um 1.498e+06um) = (491118 406126)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 83 = 0 (0.00% H) + 83 (0.08% V)

Phase 1b route (0:00:00.0 491.7M):
Usage: (20.1%H 21.9%V) = (1.132e+06um 1.498e+06um) = (490147 406119)
Overflow: 80 = 0 (0.00% H) + 80 (0.08% V)

Phase 1c route (0:00:00.0 491.7M):
Usage: (20.0%H 21.9%V) = (1.130e+06um 1.498e+06um) = (489186 406118)
Overflow: 77 = 0 (0.00% H) + 77 (0.08% V)

Phase 1d route (0:00:00.0 491.7M):
Usage: (20.0%H 21.9%V) = (1.130e+06um 1.498e+06um) = (489188 406117)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.0 492.2M):
Usage: (20.0%H 21.9%V) = (1.130e+06um 1.498e+06um) = (489188 406118)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 492.2M):
Usage: (20.0%H 21.9%V) = (1.130e+06um 1.498e+06um) = (489188 406118)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	7	 0.01%
  1:	16	 0.02%	58	 0.06%
  2:	24	 0.02%	681	 0.67%
  3:	801	 0.79%	1900	 1.87%
  4:	37	 0.04%	2500	 2.46%
  5:	53	 0.05%	3622	 3.56%
  6:	1008	 0.99%	5198	 5.11%
  7:	259	 0.26%	6037	 5.93%
  8:	513	 0.51%	6507	 6.39%
  9:	947	 0.93%	6810	 6.69%
 10:	790	 0.78%	6937	 6.81%
 11:	1109	 1.09%	5156	 5.06%
 12:	2129	 2.10%	5049	 4.96%
 13:	2330	 2.30%	4842	 4.76%
 14:	6895	 6.79%	2533	 2.49%
 15:	4572	 4.50%	1355	 1.33%
 16:	13453	13.25%	1998	 1.96%
 17:	5581	 5.50%	21226	20.85%
 18:	5957	 5.87%	12	 0.01%
 19:	5306	 5.23%	107	 0.11%
 20:	49718	48.98%	19262	18.92%


Global route (cpu=0.0s real=2.0s 490.9M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 486.3M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.3%H 23.6%V) = (1.202e+06um 1.618e+06um) = (520523 438534)
Overflow: 16 = 0 (0.00% H) + 16 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	13	 0.01%
--------------------------------------
  0:	1	 0.00%	93	 0.09%
  1:	25	 0.02%	324	 0.32%
  2:	45	 0.04%	1412	 1.39%
  3:	803	 0.79%	3007	 2.95%
  4:	83	 0.08%	3528	 3.47%
  5:	110	 0.11%	4526	 4.45%
  6:	1062	 1.05%	5547	 5.45%
  7:	363	 0.36%	5953	 5.85%
  8:	660	 0.65%	5996	 5.89%
  9:	1161	 1.14%	6078	 5.97%
 10:	1061	 1.05%	6030	 5.92%
 11:	1464	 1.44%	4415	 4.34%
 12:	2558	 2.52%	4352	 4.28%
 13:	2791	 2.75%	4452	 4.37%
 14:	7221	 7.11%	2307	 2.27%
 15:	5018	 4.94%	1216	 1.19%
 16:	13658	13.46%	1964	 1.93%
 17:	5588	 5.51%	21206	20.83%
 18:	5769	 5.68%	9	 0.01%
 19:	4953	 4.88%	105	 0.10%
 20:	47104	46.41%	19262	18.92%



*** Completed Phase 1 route (0:00:00.0 484.5M) ***


Total length: 2.139e+06um, number of vias: 297841
M1(H) length: 3.281e+02um, number of vias: 118339
M2(V) length: 3.173e+05um, number of vias: 104854
M3(H) length: 5.085e+05um, number of vias: 44437
M4(V) length: 4.752e+05um, number of vias: 18300
M5(H) length: 4.059e+05um, number of vias: 9696
M6(V) length: 3.329e+05um, number of vias: 1833
M7(H) length: 8.721e+04um, number of vias: 382
M8(V) length: 1.132e+04um
*** Completed Phase 2 route (0:00:06.3 483.6M) ***

*** Finished all Phases (cpu=0:00:06.3 mem=483.6M) ***
Peak Memory Usage was 494.9M 
*** Finished trialRoute (cpu=0:00:06.3 mem=483.6M) ***

Extraction called for design 'CHIP' of instances=31336 and nets=32967 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 483.562M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 479.1M, InitMEM = 479.1M)
Start delay calculation (mem=479.090M)...
Delay calculation completed. (cpu=0:00:07.3 real=0:00:03.0 mem=478.953M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 479.0M, InitMEM = 479.0M)
Start delay calculation (mem=478.953M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=478.953M 0)
*** CDM Built up (cpu=0:00:07.3  real=0:00:05.0  mem= 479.0M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.82min real=0.77min mem=482.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.034  |
|           TNS (ns):| -0.034  |
|    Violating Paths:|    1    |
|          All Paths:|  4326   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.173%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:52, mem = 482.5M **
Started binary server on port 55436
*** Starting optCritPath ***
*info: 2 don't touch nets excluded
*info: 62 io nets excluded
*info: 57 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 56 nets with fixed/cover wires excluded.
Density : 0.8017
Max route overflow : 0.0002
Current slack : -0.034 ns, density : 0.8017  End_Point: LZSS/codeword_reg_5_/D
Current slack : -0.034 ns, density : 0.8017  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_5_/D
Current slack : 0.013 ns, density : 0.8017  End_Point: LZSS/codeword_reg_5_/D
Current slack : 0.044 ns, density : 0.8018  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_3_/D
Current slack : 0.081 ns, density : 0.8018  Worst_View: av_func_mode_max  End_Point: LZSS/dict_reg_198__1_/D
Current slack : 0.086 ns, density : 0.8018  End_Point: LZSS/codeword_reg_2_/D
Current slack : 0.086 ns, density : 0.8018  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_2_/D
Current slack : 0.088 ns, density : 0.8018  End_Point: LZSS/codeword_reg_2_/D
Current slack : 0.088 ns, density : 0.8017  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_2_/D
Current slack : 0.101 ns, density : 0.8017  Worst_View: av_func_mode_max  End_Point: LZSS/codeword_reg_2_/D
*** Starting refinePlace (0:00:15.9 mem=499.2M) ***
default core: bins with density >  0.75 = 79.5 % ( 287 / 361 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:02.0
move report: preRPlace moves 1533 insts, mean move: 0.79 um, max move: 6.91 um
	max move on inst (LZSS/U32701): (654.12, 750.71) --> (657.34, 754.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1533 insts, mean move: 0.79 um, max move: 6.91 um
	max move on inst (LZSS/U32701): (654.12, 750.71) --> (657.34, 754.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.91 um
  inst (LZSS/U32701) with max move: (654.12, 750.71) -> (657.34, 754.4)
  mean    (X+Y) =         0.79 um
Total instances moved : 1533
*** cpu=0:00:00.0   mem=505.1M  mem(used)=1.1M***
*** maximum move = 6.9um ***
*** Finished refinePlace (0:00:15.9 mem=504.6M) ***
*** Starting trialRoute (mem=504.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 139
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=6416, multi-gpins=13933, moved blk term=30/30

Phase 1a route (0:00:00.0 509.3M):
Est net length = 1.986e+06um = 9.525e+05H + 1.034e+06V
Usage: (20.2%H 21.9%V) = (1.137e+06um 1.502e+06um) = (492275 407265)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 83 = 0 (0.00% H) + 83 (0.08% V)

Phase 1b route (0:00:00.0 509.3M):
Usage: (20.1%H 21.9%V) = (1.135e+06um 1.502e+06um) = (491351 407260)
Overflow: 80 = 0 (0.00% H) + 80 (0.08% V)

Phase 1c route (0:00:00.0 509.3M):
Usage: (20.1%H 21.9%V) = (1.133e+06um 1.502e+06um) = (490489 407229)
Overflow: 77 = 0 (0.00% H) + 77 (0.08% V)

Phase 1d route (0:00:07.9 509.3M):
Usage: (20.1%H 21.9%V) = (1.133e+06um 1.502e+06um) = (490490 407229)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.0 510.0M):
Usage: (20.1%H 21.9%V) = (1.133e+06um 1.502e+06um) = (490490 407231)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 510.0M):
Usage: (20.1%H 21.9%V) = (1.133e+06um 1.502e+06um) = (490490 407231)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	7	 0.01%
  1:	16	 0.02%	53	 0.05%
  2:	24	 0.02%	710	 0.70%
  3:	802	 0.79%	1899	 1.87%
  4:	41	 0.04%	2634	 2.59%
  5:	70	 0.07%	3699	 3.63%
  6:	1006	 0.99%	5114	 5.02%
  7:	275	 0.27%	5961	 5.86%
  8:	485	 0.48%	6534	 6.42%
  9:	975	 0.96%	6734	 6.62%
 10:	774	 0.76%	6985	 6.86%
 11:	1084	 1.07%	5201	 5.11%
 12:	2135	 2.10%	5018	 4.93%
 13:	2339	 2.30%	4795	 4.71%
 14:	6817	 6.72%	2514	 2.47%
 15:	4784	 4.71%	1316	 1.29%
 16:	13461	13.26%	2024	 1.99%
 17:	5734	 5.65%	21218	20.84%
 18:	5835	 5.75%	13	 0.01%
 19:	5238	 5.16%	106	 0.10%
 20:	49603	48.87%	19262	18.92%


Global route (cpu=7.9s real=2.0s 510.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 505.3M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.3%H 23.6%V) = (1.202e+06um 1.617e+06um) = (520579 438367)
Overflow: 13 = 0 (0.00% H) + 13 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	13	 0.01%
--------------------------------------
  0:	1	 0.00%	91	 0.09%
  1:	22	 0.02%	319	 0.31%
  2:	45	 0.04%	1396	 1.37%
  3:	826	 0.81%	3103	 3.05%
  4:	86	 0.08%	3413	 3.35%
  5:	99	 0.10%	4519	 4.44%
  6:	1067	 1.05%	5543	 5.45%
  7:	348	 0.34%	5994	 5.89%
  8:	621	 0.61%	5993	 5.89%
  9:	1191	 1.17%	5955	 5.85%
 10:	997	 0.98%	6225	 6.12%
 11:	1463	 1.44%	4392	 4.31%
 12:	2524	 2.49%	4379	 4.30%
 13:	2795	 2.75%	4397	 4.32%
 14:	7296	 7.19%	2294	 2.25%
 15:	5194	 5.12%	1203	 1.18%
 16:	13552	13.35%	1992	 1.96%
 17:	5650	 5.57%	21199	20.82%
 18:	5649	 5.57%	11	 0.01%
 19:	4975	 4.90%	104	 0.10%
 20:	47097	46.40%	19262	18.92%



*** Completed Phase 1 route (0:00:07.9 504.7M) ***


Total length: 2.140e+06um, number of vias: 296963
M1(H) length: 3.368e+02um, number of vias: 118327
M2(V) length: 3.183e+05um, number of vias: 104833
M3(H) length: 5.101e+05um, number of vias: 44328
M4(V) length: 4.774e+05um, number of vias: 18117
M5(H) length: 4.141e+05um, number of vias: 9366
M6(V) length: 3.340e+05um, number of vias: 1644
M7(H) length: 7.767e+04um, number of vias: 348
M8(V) length: 8.240e+03um
*** Completed Phase 2 route (0:00:00.0 504.7M) ***

*** Finished all Phases (cpu=0:00:07.9 mem=504.7M) ***
Peak Memory Usage was 514.0M 
*** Finished trialRoute (cpu=0:00:07.9 mem=504.7M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
*** Starting delays update (0:00:23.9 mem=500.8M) ***
*** Finished delays update (0:00:35.1 mem=500.8M) ***
** Core optimization cpu=0:00:01.8 real=0:00:15.0 (165 evaluations)
*** Done optCritPath (cpu=0:00:36.9 real=0:00:35.0 mem=500.85M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.58min real=0.58min mem=498.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.052  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4326   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.055   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.658%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:28, mem = 498.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:30, real = 0:01:28, mem = 498.8M **
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  3.693  |  1.227  |  1.035  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.055   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.658%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:31, mem = 498.8M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 498.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 43
Num of Inverters  : 19
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=498.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=498.8M) ***

Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.052  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4326   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.055   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.658%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:03, mem = 498.8M **
*** Starting optimizing excluded clock nets MEM= 498.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 498.8M) ***
*** Starting optimizing excluded clock nets MEM= 498.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 498.8M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 2 don't touch nets excluded from IPO operation.
Info: 62 io nets excluded
Info: 56 nets with fixed/cover wires excluded.
Info: 57 clock nets excluded from IPO operation.
** Density before transform = 80.658% **

*** starting 1-st resizing pass: 28921 instances 
*** starting 2-nd resizing pass: 28782 instances 
*** starting 3-rd resizing pass: 11207 instances 
*** starting 4-th resizing pass: 292 instances 
*** starting 5-th resizing pass: 9 instances 


** Summary: Buffer Deletion = 30 Declone = 109 Downsize = 799 Upsize = 10 **
** Density Change = 1.020% **
** Density after transform = 79.639% **
*** Finish transform (0:00:10.3) ***
density before resizing = 79.639%
* summary of transition time violation fixes:
*summary:    167 instances changed cell type
density after resizing = 79.709%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:11.9, Real Time = 0:00:02.0
move report: preRPlace moves 113 insts, mean move: 0.50 um, max move: 3.69 um
	max move on inst (LZSS/U26970): (587.42, 806.06) --> (587.42, 802.37)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 113 insts, mean move: 0.50 um, max move: 3.69 um
	max move on inst (LZSS/U26970): (587.42, 806.06) --> (587.42, 802.37)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.69 um
  inst (LZSS/U26970) with max move: (587.42, 806.06) -> (587.42, 802.37)
  mean    (X+Y) =         0.50 um
Total instances moved : 113
*** cpu=0:00:11.9   mem=498.8M  mem(used)=0.0M***
*** Starting trialRoute (mem=498.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 118
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=6033, multi-gpins=12974, moved blk term=30/30

Phase 1a route (0:00:00.0 503.5M):
Est net length = 2.035e+06um = 9.777e+05H + 1.058e+06V
Usage: (20.1%H 21.8%V) = (1.132e+06um 1.494e+06um) = (490188 404981)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 91 = 0 (0.00% H) + 91 (0.09% V)

Phase 1b route (0:00:00.0 504.5M):
Usage: (20.0%H 21.8%V) = (1.130e+06um 1.494e+06um) = (489231 404976)
Overflow: 85 = 0 (0.00% H) + 85 (0.08% V)

Phase 1c route (0:00:00.0 504.5M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488251 404968)
Overflow: 78 = 0 (0.00% H) + 78 (0.08% V)

Phase 1d route (0:00:00.0 504.5M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404967)
Overflow: 3 = 0 (0.00% H) + 3 (0.00% V)

Phase 1e route (0:00:00.0 505.0M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404969)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 505.0M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404969)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	8	 0.01%
  1:	16	 0.02%	58	 0.06%
  2:	25	 0.02%	709	 0.70%
  3:	803	 0.79%	1882	 1.85%
  4:	47	 0.05%	2545	 2.50%
  5:	67	 0.07%	3532	 3.47%
  6:	1022	 1.01%	4942	 4.85%
  7:	262	 0.26%	6134	 6.03%
  8:	503	 0.50%	6534	 6.42%
  9:	920	 0.91%	6753	 6.63%
 10:	676	 0.67%	6994	 6.87%
 11:	1178	 1.16%	5298	 5.20%
 12:	2111	 2.08%	5013	 4.92%
 13:	2334	 2.30%	4878	 4.79%
 14:	6771	 6.67%	2527	 2.48%
 15:	4742	 4.67%	1372	 1.35%
 16:	13350	13.15%	1992	 1.96%
 17:	5522	 5.44%	21242	20.87%
 18:	5944	 5.86%	13	 0.01%
 19:	5217	 5.14%	109	 0.11%
 20:	49988	49.25%	19262	18.92%


Global route (cpu=0.0s real=1.0s 504.0M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 499.3M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.3%H 23.6%V) = (1.200e+06um 1.613e+06um) = (519507 437355)
Overflow: 19 = 0 (0.00% H) + 19 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	 0.02%
--------------------------------------
  0:	1	 0.00%	87	 0.09%
  1:	23	 0.02%	334	 0.33%
  2:	49	 0.05%	1372	 1.35%
  3:	816	 0.80%	3038	 2.98%
  4:	94	 0.09%	3489	 3.43%
  5:	135	 0.13%	4379	 4.30%
  6:	1060	 1.04%	5515	 5.42%
  7:	343	 0.34%	6076	 5.97%
  8:	633	 0.62%	6004	 5.90%
  9:	1087	 1.07%	5949	 5.84%
 10:	980	 0.97%	6166	 6.06%
 11:	1549	 1.53%	4481	 4.40%
 12:	2493	 2.46%	4302	 4.23%
 13:	2818	 2.78%	4457	 4.38%
 14:	7308	 7.20%	2320	 2.28%
 15:	4981	 4.91%	1248	 1.23%
 16:	13616	13.42%	1959	 1.92%
 17:	5579	 5.50%	21223	20.85%
 18:	5666	 5.58%	11	 0.01%
 19:	4995	 4.92%	106	 0.10%
 20:	47272	46.57%	19262	18.92%



*** Completed Phase 1 route (0:00:00.0 498.8M) ***


Total length: 2.132e+06um, number of vias: 297499
M1(H) length: 3.318e+02um, number of vias: 118049
M2(V) length: 3.166e+05um, number of vias: 104897
M3(H) length: 5.085e+05um, number of vias: 44495
M4(V) length: 4.743e+05um, number of vias: 18275
M5(H) length: 4.047e+05um, number of vias: 9603
M6(V) length: 3.313e+05um, number of vias: 1797
M7(H) length: 8.619e+04um, number of vias: 383
M8(V) length: 1.016e+04um
*** Completed Phase 2 route (0:00:00.0 498.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=498.8M) ***
Peak Memory Usage was 508.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=498.8M) ***

Extraction called for design 'CHIP' of instances=31191 and nets=32822 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 498.844M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 493.3M, InitMEM = 493.3M)
Start delay calculation (mem=493.332M)...
Delay calculation completed. (cpu=0:00:13.4 real=0:00:03.0 mem=493.332M 0)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 493.3M, InitMEM = 493.3M)
Start delay calculation (mem=493.332M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:01.0 mem=493.332M 0)
*** CDM Built up (cpu=0:00:13.4  real=0:00:05.0  mem= 493.3M) ***
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
     Summary (cpu=0.59min real=0.58min mem=493.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.020  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4326   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.709%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:39, mem = 493.6M **
**ERROR: (ENCOPT-612):	'optCritPath' is no more accessible.

Use the 'optDesign {-preCTS | -postCTS } -incr 'command instead.
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
<CMD_INTERNAL> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting trialRoute (mem=489.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 118
There are 57 nets with 1 extra space.
routingBox: (460 410) (2655580 2654750)
coreBox:    (652280 652720) (2003790 2003260)
There are 57 prerouted nets with extraSpace.
Number of multi-gpin terms=6033, multi-gpins=12974, moved blk term=30/30

Phase 1a route (0:00:00.0 496.8M):
Est net length = 2.035e+06um = 9.777e+05H + 1.058e+06V
Usage: (20.1%H 21.8%V) = (1.132e+06um 1.494e+06um) = (490188 404981)
Obstruct: 146027 = 73163 (41.9%H) + 72864 (41.7%V)
Overflow: 91 = 0 (0.00% H) + 91 (0.09% V)

Phase 1b route (0:00:00.0 496.8M):
Usage: (20.0%H 21.8%V) = (1.130e+06um 1.494e+06um) = (489231 404976)
Overflow: 85 = 0 (0.00% H) + 85 (0.08% V)

Phase 1c route (0:00:00.0 496.8M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488251 404968)
Overflow: 78 = 0 (0.00% H) + 78 (0.08% V)

Phase 1d route (0:00:00.0 496.8M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404967)
Overflow: 3 = 0 (0.00% H) + 3 (0.00% V)

Phase 1e route (0:00:00.0 496.8M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404969)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 496.8M):
Usage: (20.0%H 21.8%V) = (1.128e+06um 1.494e+06um) = (488252 404969)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	8	 0.01%
  1:	16	 0.02%	58	 0.06%
  2:	25	 0.02%	709	 0.70%
  3:	803	 0.79%	1882	 1.85%
  4:	47	 0.05%	2545	 2.50%
  5:	67	 0.07%	3532	 3.47%
  6:	1022	 1.01%	4942	 4.85%
  7:	262	 0.26%	6134	 6.03%
  8:	503	 0.50%	6534	 6.42%
  9:	920	 0.91%	6753	 6.63%
 10:	676	 0.67%	6994	 6.87%
 11:	1178	 1.16%	5298	 5.20%
 12:	2111	 2.08%	5013	 4.92%
 13:	2334	 2.30%	4878	 4.79%
 14:	6771	 6.67%	2527	 2.48%
 15:	4742	 4.67%	1372	 1.35%
 16:	13350	13.15%	1992	 1.96%
 17:	5522	 5.44%	21242	20.87%
 18:	5944	 5.86%	13	 0.01%
 19:	5217	 5.14%	109	 0.11%
 20:	49988	49.25%	19262	18.92%


Global route (cpu=0.0s real=2.0s 496.8M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 492.2M):
There are 57 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (21.3%H 23.6%V) = (1.200e+06um 1.613e+06um) = (519507 437355)
Overflow: 19 = 0 (0.00% H) + 19 (0.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	19	 0.02%
--------------------------------------
  0:	1	 0.00%	87	 0.09%
  1:	23	 0.02%	334	 0.33%
  2:	49	 0.05%	1372	 1.35%
  3:	816	 0.80%	3038	 2.98%
  4:	94	 0.09%	3489	 3.43%
  5:	135	 0.13%	4379	 4.30%
  6:	1060	 1.04%	5515	 5.42%
  7:	343	 0.34%	6076	 5.97%
  8:	633	 0.62%	6004	 5.90%
  9:	1087	 1.07%	5949	 5.84%
 10:	980	 0.97%	6166	 6.06%
 11:	1549	 1.53%	4481	 4.40%
 12:	2493	 2.46%	4302	 4.23%
 13:	2818	 2.78%	4457	 4.38%
 14:	7308	 7.20%	2320	 2.28%
 15:	4981	 4.91%	1248	 1.23%
 16:	13616	13.42%	1959	 1.92%
 17:	5579	 5.50%	21223	20.85%
 18:	5666	 5.58%	11	 0.01%
 19:	4995	 4.92%	106	 0.10%
 20:	47272	46.57%	19262	18.92%



*** Completed Phase 1 route (0:00:00.0 492.2M) ***


Total length: 2.132e+06um, number of vias: 297499
M1(H) length: 3.318e+02um, number of vias: 118049
M2(V) length: 3.166e+05um, number of vias: 104897
M3(H) length: 5.085e+05um, number of vias: 44495
M4(V) length: 4.743e+05um, number of vias: 18275
M5(H) length: 4.047e+05um, number of vias: 9603
M6(V) length: 3.313e+05um, number of vias: 1797
M7(H) length: 8.619e+04um, number of vias: 383
M8(V) length: 1.016e+04um
*** Completed Phase 2 route (0:00:12.2 489.5M) ***

*** Finished all Phases (cpu=0:00:12.2 mem=489.5M) ***
Peak Memory Usage was 500.8M 
*** Finished trialRoute (cpu=0:00:12.2 mem=489.5M) ***

Extraction called for design 'CHIP' of instances=31191 and nets=32822 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 485.000M)
Found active setup analysis view av_func_mode_max
Found active setup analysis view av_scan_mode_max
Found active hold analysis view av_func_mode_min
Found active hold analysis view av_scan_mode_min

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.020  |  3.801  |  1.186  |  0.986  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  4326   |  2149   |  2225   |   26    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.709%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 12.24 sec
Total Real time: 16.0 sec
Total Memory Usage: 486.753906 Mbytes
<CMD> sroute -connect { corePin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
*** Begin SPECIAL ROUTE on Fri Jan  6 19:17:15 2017 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /net/home/ywtseng/cvsd/final
SPECIAL ROUTE ran on machine: eda25 (Linux 3.12.21-gentoo-r1 Xeon 1.60Ghz)

Begin option processing ...
(from .sroute_23355.conf) srouteConnectPowerBump set to false
(from .sroute_23355.conf) routeSelectNet set to "VDD VSS"
(from .sroute_23355.conf) routeSpecial set to true
(from .sroute_23355.conf) srouteConnectBlockPin set to false
(from .sroute_23355.conf) srouteConnectPadPin set to false
(from .sroute_23355.conf) srouteConnectStripe set to false
(from .sroute_23355.conf) srouteCrossoverViaTopLayer set to 8
(from .sroute_23355.conf) srouteFollowCorePinEnd set to 3
(from .sroute_23355.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_23355.conf) sroutePadPinAllPorts set to true
(from .sroute_23355.conf) sroutePreserveExistingRoutes set to true
(from .sroute_23355.conf) srouteTopLayerLimit set to 8
(from .sroute_23355.conf) srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 733.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 674 macros, 191 used
Read in 31191 components
  31117 core components: 0 unplaced, 28912 placed, 2205 fixed
  70 pad components: 0 unplaced, 0 placed, 70 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 62 logical pins
Read in 62 nets
Read in 2 special nets, 2 routed
Read in 62238 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 368
  Number of Followpin connections: 184
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 774.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 84 via definition ...

sroute post-processing starts at Fri Jan  6 19:17:16 2017
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Jan  6 19:17:16 2017

sroute post-processing starts at Fri Jan  6 19:17:16 2017
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Jan  6 19:17:17 2017
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:3
sroute: Total Memory used = 17.98 megs
sroute: Total Peak Memory used = 504.73 megs
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
  Spread Effort: high, standalone mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=504.7M  mem(used)=0.0M***
Total net length = 1.551e+06 (7.316e+05 8.196e+05) (ext = 0.000e+00)
default core: bins with density >  0.75 = 55.4 % ( 200 / 361 )
<CMD> verifyConnectivity -type special -noUnroutedNet -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Jan  6 19:17:58 2017

Design Name: CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1327.8950, 1327.6300)
Error Limit = 1000; Warning Limit = 50
Check specified nets
**** 19:17:59 **** Processed 5000 nets (Total 32822)
**** 19:17:59 **** Processed 10000 nets (Total 32822)
**** 19:17:59 **** Processed 15000 nets (Total 32822)
**** 19:17:59 **** Processed 20000 nets (Total 32822)
**** 19:17:59 **** Processed 25000 nets (Total 32822)
**** 19:17:59 **** Processed 30000 nets (Total 32822)
Time Elapsed: 0:00:02.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Jan  6 19:18:00 2017
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.031M)

couldn't read file "addIoFille_rpz.cmd": no such file or directory
couldn't read file "addIoFiller_rpz.cmd": no such file or directory
<CMD> addIoFiller -cell PFEED20Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED20Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED20Z' on top side.
Added 0 of filler cell 'PFEED20Z' on left side.
Added 0 of filler cell 'PFEED20Z' on bottom side.
Added 0 of filler cell 'PFEED20Z' on right side.
<CMD> addIoFiller -cell PFEED10Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED10Z', expected cell with class 'PAD SPACER'.
Added 19 of filler cell 'PFEED10Z' on top side.
Added 19 of filler cell 'PFEED10Z' on left side.
Added 18 of filler cell 'PFEED10Z' on bottom side.
Added 18 of filler cell 'PFEED10Z' on right side.
<CMD> addIoFiller -cell PFEED5Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED5Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED5Z' on top side.
Added 0 of filler cell 'PFEED5Z' on left side.
Added 0 of filler cell 'PFEED5Z' on bottom side.
Added 0 of filler cell 'PFEED5Z' on right side.
<CMD> addIoFiller -cell PFEED1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED1Z', expected cell with class 'PAD SPACER'.
Added 0 of filler cell 'PFEED1Z' on top side.
Added 0 of filler cell 'PFEED1Z' on left side.
Added 54 of filler cell 'PFEED1Z' on bottom side.
Added 54 of filler cell 'PFEED1Z' on right side.
<CMD> addIoFiller -cell PFEED0_1Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_1Z', expected cell with class 'PAD SPACER'.
Added 152 of filler cell 'PFEED0_1Z' on top side.
Added 152 of filler cell 'PFEED0_1Z' on left side.
Added 54 of filler cell 'PFEED0_1Z' on bottom side.
Added 54 of filler cell 'PFEED0_1Z' on right side.
<CMD> addIoFiller -cell PFEED0_01Z -prefix IOFILLER
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_01Z', expected cell with class 'PAD SPACER'.
Added 63 of filler cell 'PFEED0_01Z' on top side.
Added 38 of filler cell 'PFEED0_01Z' on left side.
Added 144 of filler cell 'PFEED0_01Z' on bottom side.
Added 120 of filler cell 'PFEED0_01Z' on right side.
<CMD> addIoFiller -cell PFEED0_005Z -prefix IOFILLER -fillAnyGap
**WARN: (ENCFP-127):	Incorrect LEF class of cell 'PFEED0_005Z', expected cell with class 'PAD SPACER'.
Added 13 of filler cell 'PFEED0_005Z' on top side.
Added 10 of filler cell 'PFEED0_005Z' on left side.
Added 11 of filler cell 'PFEED0_005Z' on bottom side.
Added 6 of filler cell 'PFEED0_005Z' on right side.
<CMD> redraw
<CMD> selectInst IOFILLER_N_105
<CMD> saveDesign powerroute.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "powerroute.enc.dat/CHIP.v.gz" ...
Saving clock tree spec file 'powerroute.enc.dat/CHIP.ctstch' ...
Saving configuration ...
Saving preference file powerroute.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=504.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=504.8M) ***
Writing DEF file 'powerroute.enc.dat/CHIP.def.gz', current time is Fri Jan  6 19:19:47 2017 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'powerroute.enc.dat/CHIP.def.gz' is written, current time is Fri Jan  6 19:19:47 2017 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
No integration constraint in the design.
*** Setting net attribute for specified net group...
*** setAttribute -net {@clock}  -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N43 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N42 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N41 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N40 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N39 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N38 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N37 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N36 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N35 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N34 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N33 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N32 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N31 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N30 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N29 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N28 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N27 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N26 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N25 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N24 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N23 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N22 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N21 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N20 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N19 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N18 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N17 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N16 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N15 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N14 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N13 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N12 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N11 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N10 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N9 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N8 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N7 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N6 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N5 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N4 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N3 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N2 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L4_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N7 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N6 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N5 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N4 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N3 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N2 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L3_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L2_N1 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L2_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i__L1_N0 -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk -avoid_detour true -weight 10 -preferred_extra_space 1
<CMD> setAttribute -net clk_i -avoid_detour true -weight 10 -preferred_extra_space 1
*** Total 57 nets has been processed.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=504.9M, init mem=504.9M)
*info: Placed = 31117
*info: Unplaced = 0
Placement Density:79.71%(363717/456307)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=504.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (56) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=504.9M) ***
	Net clk has less one routable term.
Start route 29 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=504.9M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan  6 19:21:44 2017
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) NET clk_i__L4_N43 has logical connectivity at (679.190 663.995 M1) that is not on pin geometry(679.520 663.993). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N42 has logical connectivity at (528.310 748.865 M1) that is not on pin geometry(529.205 748.898). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N42 has logical connectivity at (519.570 741.485 M1) that is not on pin geometry(520.925 741.518). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N39 has logical connectivity at (771.190 719.345 M1) that is not on pin geometry(770.600 719.347). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N39 has logical connectivity at (786.370 652.925 M1) that is not on pin geometry(786.745 652.952). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N38 has logical connectivity at (674.590 420.045 M1) that is not on pin geometry(674.910 420.077). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N38 has logical connectivity at (645.150 346.655 M1) that is not on pin geometry(646.505 346.623). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N37 has logical connectivity at (344.310 387.655 M1) that is not on pin geometry(345.188 387.620). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N36 has logical connectivity at (624.910 368.795 M1) that is not on pin geometry(626.265 368.762). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N36 has logical connectivity at (640.090 342.965 M1) that is not on pin geometry(640.985 342.998). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N36 has logical connectivity at (632.270 394.625 M1) that is not on pin geometry(633.165 394.658). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N36 has logical connectivity at (622.610 398.315 M1) that is not on pin geometry(623.217 398.252). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N34 has logical connectivity at (505.770 413.075 M1) that is not on pin geometry(506.665 413.043). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N32 has logical connectivity at (481.850 741.485 M1) that is not on pin geometry(481.305 741.513). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) NET clk_i__L4_N29 has logical connectivity at (342.930 803.805 M1) that is not on pin geometry(343.348 803.840). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N29 has logical connectivity at (351.210 785.765 M1) that is not on pin geometry(352.000 785.768). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N29 has logical connectivity at (355.350 778.795 M1) that is not on pin geometry(355.853 778.760). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N29 has logical connectivity at (340.170 786.175 M1) that is not on pin geometry(341.048 786.140). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682) NET clk_i__L4_N29 has logical connectivity at (331.890 774.285 M1) that is not on pin geometry(332.767 774.320). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRDB-682 Repeated 20 times. Will be suppressed.) NET clk_i__L4_N29 has logical connectivity at (331.890 771.415 M1) that is not on pin geometry(332.308 771.380). This could be due to edited wires or imported data problem. Please check the layout in this location for FIXED or misaligned routing connections.
#WARNING (NRIG-44) imported NET clk_i__L4_N29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) imported NET clk_i__L4_N25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) imported NET clk_i__L4_N4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-733) PIN busy in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[1] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[2] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[3] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[4] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[5] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[6] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[7] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[8] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN codeword[9] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[0] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[10] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[11] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[12] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[13] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733) PIN data[14] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN data[15] in CELL_VIEW CHIP,init does not have physical port
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (950.545 852.560) on METAL1 for NET clk_i__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (894.600 608.645) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (969.995 582.785) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (980.115 586.530) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (977.815 575.405) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (981.955 590.165) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (956.440 534.845) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (945.615 542.250) on METAL1 for NET clk_i__L4_N11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (843.080 966.570) on METAL1 for NET clk_i__L4_N16. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (787.665 822.690) on METAL1 for NET clk_i__L4_N17. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (850.440 848.490) on METAL1 for NET clk_i__L4_N17. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (840.320 848.490) on METAL1 for NET clk_i__L4_N17. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (850.855 844.830) on METAL1 for NET clk_i__L4_N17. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (737.010 914.535) on METAL1 for NET clk_i__L4_N20. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (728.365 911.600) on METAL1 for NET clk_i__L4_N20. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (736.820 848.490) on METAL1 for NET clk_i__L4_N20. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (727.530 848.120) on METAL1 for NET clk_i__L4_N20. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (747.770 848.120) on METAL1 for NET clk_i__L4_N20. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CK at (810.665 368.765) on METAL1 for NET clk_i__L4_N22. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CK at (773.360 368.790) on METAL1 for NET clk_i__L4_N22. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#30 routed nets are extracted.
#    29 (0.09%) extracted nets are partially routed.
#26 routed nets are imported.
#32766 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32822.
#Number of eco nets is 29
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Jan  6 19:21:46 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Jan  6 19:21:46 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1304        1934       36864    84.92%
#  Metal 2        V        1152        1734       36864    64.89%
#  Metal 3        H        1299        1939       36864    60.68%
#  Metal 4        V        1161        1726       36864    64.78%
#  Metal 5        H        1302        1936       36864    60.48%
#  Metal 6        V         986        1901       36864    67.19%
#  Metal 7        H        1106        2131       36864    65.58%
#  Metal 8        V         468         686       36864    60.29%
#  --------------------------------------------------------------
#  Total                   8779      61.30%  294912    66.10%
#
#  57 nets (0.17%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 511.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 513.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1     10(0.14%)      0(0.00%)   (0.14%)
#   Metal 2     42(0.29%)      5(0.03%)   (0.32%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     21(0.14%)     12(0.08%)   (0.23%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     73(0.07%)     17(0.02%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 57
#Total wire length = 28965 um.
#Total half perimeter of net bounding box = 13947 um.
#Total wire length on LAYER METAL1 = 4 um.
#Total wire length on LAYER METAL2 = 820 um.
#Total wire length on LAYER METAL3 = 14217 um.
#Total wire length on LAYER METAL4 = 13924 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 6853
#Up-Via Summary (total 6853):
#           
#-----------------------
#  Metal 1         2258
#  Metal 2         2178
#  Metal 3         2417
#-----------------------
#                  6853 
#
#Max overcon = 2 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.23%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.00 (Mb)
#Total memory = 508.00 (Mb)
#Peak memory = 539.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 16.4% of the total area was rechecked for DRC, and 6.2% required routing.
#    number of violations = 110
#    number of violations = 419
#cpu time = 00:00:18, elapsed time = 00:00:19, memory = 515.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 419
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 419
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 516.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 57
#Total wire length = 29088 um.
#Total half perimeter of net bounding box = 13947 um.
#Total wire length on LAYER METAL1 = 3 um.
#Total wire length on LAYER METAL2 = 815 um.
#Total wire length on LAYER METAL3 = 14295 um.
#Total wire length on LAYER METAL4 = 13975 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 7021
#Up-Via Summary (total 7021):
#           
#-----------------------
#  Metal 1         2275
#  Metal 2         2195
#  Metal 3         2551
#-----------------------
#                  7021 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:22
#Increased memory = 5.00 (Mb)
#Total memory = 513.00 (Mb)
#Peak memory = 539.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:25
#Increased memory = 3.00 (Mb)
#Total memory = 507.00 (Mb)
#Peak memory = 539.00 (Mb)
#Number of warnings = 82
#Total number of warnings = 125
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  6 19:22:09 2017
#

globalDetailRoute

#Start globalDetailRoute on Fri Jan  6 19:22:09 2017
#
#Generating timing graph information, please wait...
#32820 total nets, 56 already routed, 56 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
#Write timing file took: cpu time = 00:00:11, elapsed time = 00:00:10, memory = 507.00 (Mb)
#Done generating timing graph information.
#WARNING (NRDB-976) The step 0.410000 for preferred direction tracks is smaller than the pitch 0.615000 for LAYER METAL7. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_23355.tif.gz ...
#Read in timing information for 62 ports, 31179 instances from timing file .timing_file_23355.tif.gz.
#NanoRoute Version v10.13-s027 NR120403-1008/10_10_USR3-UB
# METAL1       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.365
# METAL2       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL3       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL4       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL5       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL6       V   Track-Pitch = 0.460    Line-2-Via Pitch = 0.410
# METAL7       H   Track-Pitch = 0.410    Line-2-Via Pitch = 0.410
# METAL8       V   Track-Pitch = 1.150    Line-2-Via Pitch = 0.950
#Merging special wires...
#Using S.M.A.R.T. routing technology.
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.460.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Jan  6 19:22:28 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Jan  6 19:22:29 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1304        1934       36864    84.92%
#  Metal 2        V        1152        1734       36864    64.89%
#  Metal 3        H        1299        1939       36864    60.68%
#  Metal 4        V        1161        1726       36864    64.78%
#  Metal 5        H        1302        1936       36864    60.48%
#  Metal 6        V         986        1901       36864    67.19%
#  Metal 7        H        1106        2131       36864    65.58%
#  Metal 8        V         468         686       36864    60.29%
#  --------------------------------------------------------------
#  Total                   8779      61.30%  294912    66.10%
#
#  57 nets (0.17%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 507.00 (Mb)
#
#start global routing iteration 1...
#
#setting timing driven routing constraints ...
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 507.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:14, elapsed time = 00:00:13, memory = 549.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:21, elapsed time = 00:00:20, memory = 554.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:17, elapsed time = 00:00:16, memory = 555.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:32, elapsed time = 00:00:30, memory = 555.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-5)        (6-11)       (12-16)       (17-22)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      3(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 2   2592(17.9%)    566(3.90%)    152(1.05%)     20(0.14%)   (23.0%)
#   Metal 3    850(5.85%)      2(0.01%)      0(0.00%)      0(0.00%)   (5.87%)
#   Metal 4    356(2.45%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.45%)
#   Metal 5      2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6     10(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#   Metal 7      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   3814(3.63%)    568(0.54%)    152(0.14%)     20(0.02%)   (4.34%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 22
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1066
#Total wire length = 2393283 um.
#Total half perimeter of net bounding box = 1614604 um.
#Total wire length on LAYER METAL1 = 35703 um.
#Total wire length on LAYER METAL2 = 280575 um.
#Total wire length on LAYER METAL3 = 465106 um.
#Total wire length on LAYER METAL4 = 430280 um.
#Total wire length on LAYER METAL5 = 407128 um.
#Total wire length on LAYER METAL6 = 397744 um.
#Total wire length on LAYER METAL7 = 247296 um.
#Total wire length on LAYER METAL8 = 129451 um.
#Total number of vias = 264218
#Up-Via Summary (total 264218):
#           
#-----------------------
#  Metal 1        93803
#  Metal 2        77029
#  Metal 3        41976
#  Metal 4        24487
#  Metal 5        15492
#  Metal 6         7687
#  Metal 7         3744
#-----------------------
#                264218 
#
#Max overcon = 22 tracks.
#Total overcon = 4.34%.
#Worst layer Gcell overcon rate = 5.87%.
#Cpu time = 00:01:32
#Elapsed time = 00:01:26
#Increased memory = 0.00 (Mb)
#Total memory = 507.00 (Mb)
#Peak memory = 579.00 (Mb)
#Worst slack with path group effect -0.029099
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to high
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 227
#cpu time = 00:05:02, elapsed time = 00:05:00, memory = 520.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 93
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:06, memory = 520.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 90
#    number of process antenna violations = 635
#cpu time = 00:00:13, elapsed time = 00:00:02, memory = 521.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 69
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 521.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 63
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 521.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 54
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 521.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 40
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 523.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 24
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 526.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 29
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 526.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 19
#    number of process antenna violations = 637
#cpu time = 00:00:13, elapsed time = 00:00:01, memory = 526.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 18
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 526.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 529.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 5
#    number of process antenna violations = 637
#cpu time = 00:00:00, elapsed time = 00:00:05, memory = 532.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 316
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 531.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 5
#    number of process antenna violations = 307
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 531.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 296
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 532.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 306
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1066
#Total wire length = 2384226 um.
#Total half perimeter of net bounding box = 1614604 um.
#Total wire length on LAYER METAL1 = 55013 um.
#Total wire length on LAYER METAL2 = 368779 um.
#Total wire length on LAYER METAL3 = 497161 um.
#Total wire length on LAYER METAL4 = 411686 um.
#Total wire length on LAYER METAL5 = 358133 um.
#Total wire length on LAYER METAL6 = 357627 um.
#Total wire length on LAYER METAL7 = 222597 um.
#Total wire length on LAYER METAL8 = 113230 um.
#Total number of vias = 345325
#Up-Via Summary (total 345325):
#           
#-----------------------
#  Metal 1       118511
#  Metal 2       116839
#  Metal 3        50931
#  Metal 4        28055
#  Metal 5        17836
#  Metal 6         9348
#  Metal 7         3805
#-----------------------
#                345325 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#start routing for process antenna violation fix ...
#Worst slack with path group effect -0.029099
#cpu time = 00:00:12, elapsed time = 00:00:04, memory = 526.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 1066
#Total wire length = 2384307 um.
#Total half perimeter of net bounding box = 1614604 um.
#Total wire length on LAYER METAL1 = 55013 um.
#Total wire length on LAYER METAL2 = 368779 um.
#Total wire length on LAYER METAL3 = 497014 um.
#Total wire length on LAYER METAL4 = 411476 um.
#Total wire length on LAYER METAL5 = 358189 um.
#Total wire length on LAYER METAL6 = 357846 um.
#Total wire length on LAYER METAL7 = 222714 um.
#Total wire length on LAYER METAL8 = 113275 um.
#Total number of vias = 345633
#Up-Via Summary (total 345633):
#           
#-----------------------
#  Metal 1       118511
#  Metal 2       116839
#  Metal 3        50959
#  Metal 4        28155
#  Metal 5        17892
#  Metal 6         9426
#  Metal 7         3851
#-----------------------
#                345633 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# 1 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 525.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 1066
#Total wire length = 2384312 um.
#Total half perimeter of net bounding box = 1614608 um.
#Total wire length on LAYER METAL1 = 55013 um.
#Total wire length on LAYER METAL2 = 368783 um.
#Total wire length on LAYER METAL3 = 497015 um.
#Total wire length on LAYER METAL4 = 411476 um.
#Total wire length on LAYER METAL5 = 358189 um.
#Total wire length on LAYER METAL6 = 357846 um.
#Total wire length on LAYER METAL7 = 222714 um.
#Total wire length on LAYER METAL8 = 113275 um.
#Total number of vias = 345636
#Up-Via Summary (total 345636):
#           
#-----------------------
#  Metal 1       118512
#  Metal 2       116841
#  Metal 3        50959
#  Metal 4        28155
#  Metal 5        17892
#  Metal 6         9426
#  Metal 7         3851
#-----------------------
#                345636 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Total number of violations on LAYER METAL8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:05:51
#Elapsed time = 00:05:47
#Increased memory = 18.00 (Mb)
#Total memory = 525.00 (Mb)
#Peak memory = 596.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:41
#Elapsed time = 00:07:32
#Increased memory = 18.00 (Mb)
#Total memory = 525.00 (Mb)
#Peak memory = 596.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 126
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan  6 19:29:40 2017
#
