Qflow placement logfile created on Mon Dec 25 10:58:45 PM CET 2023
Running blif2cel to generate input files for graywolf
blif2cel.tcl --blif /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.blif --lef /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef --lef  /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef --cel /home/exotic/Desktop/ASIC_ADC/verilog/layout/therm.cel 
Opened BLIF file (/home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.blif) for reading ...
Opened CEL file (/home/exotic/Desktop/ASIC_ADC/verilog/layout/therm.cel) for writing...
Loaded /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef file for reading...
Loaded /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef file for reading...
1st pass of blif file /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.blif. . .
Reading macros and/or technology data from LEF file. . .
Reading macros and/or technology data from LEF file. . .
Parsing macro sky130_fd_sc_hd__a32oi_1
Parsing macro sky130_fd_sc_hd__a41oi_1
Parsing macro sky130_fd_sc_hd__and2_2
Parsing macro sky130_fd_sc_hd__buf_2
Parsing macro sky130_fd_sc_hd__clkinv_1
Parsing macro sky130_fd_sc_hd__dfrtp_1
Parsing macro sky130_fd_sc_hd__diode_2
Parsing macro sky130_fd_sc_hd__nand2_1
Parsing macro sky130_fd_sc_hd__nand3_1
Parsing macro sky130_fd_sc_hd__nand4_1
Parsing macro sky130_fd_sc_hd__nor2_1
Parsing macro sky130_fd_sc_hd__nor3_1
Parsing macro sky130_fd_sc_hd__nor3_4
Parsing macro sky130_fd_sc_hd__nor3b_1
Parsing macro sky130_fd_sc_hd__nor4_1
Parsing macro sky130_fd_sc_hd__o2bb2ai_1
Parsing macro sky130_fd_sc_hd__o21ai_0
Parsing macro sky130_fd_sc_hd__o211ai_1
Parsing macro sky130_fd_sc_hd__o221ai_1
Parsing macro sky130_fd_sc_hd__o2111ai_1
Parsing macro sky130_fd_sc_hd__or2_2
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No therm.cel1 file found for project. . . no partial blockages to apply to layout.
Preparing pin placement hints from therm.cel2
Running GrayWolf placement
graywolf  therm

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :75
Total cell width   :3.23e+04
Total cell height  :4.08e+04
Total cell area    :1.76e+07
Total core area    :1.76e+07
Average cell height:5.44e+02


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Splitting therm.cel into therm.scel and therm.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 
 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   43
 tracks =  38 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   43
 tracks =  39 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   48
 tracks =  40 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   44
 tracks =  41 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   45
 tracks =  41 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   46
 tracks =  39 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   45
 tracks =  40 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -139
 the longest block length is 3404
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:3   Its length is:3404
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =   49
 tracks =  45 at attempts =  1000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 38
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getfillcell to determine cell to use for fill.
getfillcell.tcl therm  /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef sky130_fd_sc_hd__fill_
Using cell sky130_fd_sc_hd__fill_ for fill
Running place2def to translate graywolf output to DEF format.
place2def.tcl therm sky130_fd_sc_hd__fill_ 5 antennapin=vpb antennacell=sky130_fd_sc_hd__diode_
Running place2def.tcl
DEF database: 200 units per micron
Limits: xbot = -339.0 ybot = -320.0 xtop = 3467.0 ytop = 5420.0
Core values: 46.0 34.0 3450.0 5474.0
Offsets: 46.0 34.0
5 routing layers
li1: 44 vertical tracks from -0.92um with 0.46um pitch
met1: 86 vertical tracks from -1.02um with 0.34um pitch
met2: 44 vertical tracks from -0.92um with 0.46um pitch
met3: 43 vertical tracks from -0.68um with 0.68um pitch
met4: 22 vertical tracks from -0.92um with 0.92um pitch
Summary: Total components = 75
  Fill cells  = 0
  Other cells = 75
Done with place2def.tcl
Running addspacers to generate power stripes and align cell right edge
addspacers.tcl -techlef /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef -stripe 2.5 150.0 PG therm  /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef sky130_fd_sc_hd__fill_
Reading technology LEF file /usr/local/share/pdk/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef.
Reading sky130_fd_sc_hd__fill_ macros from LEF file.
Unexpected input in LEF file:  Only macro defs were expected!
Line is:   NOWIREEXTENSIONATPIN ON ;Reading DEF file therm.def. . .
Number of rows is 10
Longest row has width 17.25 um
addspacers:  No room for stripes, pitch reduced from 29992.0 to 1748.0.
addspacers:  Inserting 2 stripes of width 2.3 um (2.5 um requested)
  Pitch 8.74 um, offset 4.14 um
stretch:  Number of components is 134
Analysis of DEF file:
Number of components = 75
New number of components = 134
Number of rows = 10
Adjusting obstructions for power striping
Done with addspacers.tcl
Running arrangepins to adjust pin positions for optimal routing.
arrangepins.tcl  therm
Reading info file therm.info. . .
Reading DEF file therm.def. . .
Recalculating pin positions
Writing DEF file therm_mod.def. . .
Done with arrangepins.tcl
blifanno.tcl /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.blif therm.def /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm_anno.blif
Running blifanno.tcl
Reading DEF file therm.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /home/exotic/Desktop/ASIC_ADC/verilog/synthesis
Files:
   Verilog: /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.rtl.v
   Verilog: /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.rtlnopwr.v
   Verilog: /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.rtlbb.v
   Spice:   /home/exotic/Desktop/ASIC_ADC/verilog/synthesis/therm.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on Mon Dec 25 10:58:53 PM CET 2023
