{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734056619198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734056619198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "switch 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"switch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734056619215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734056619248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734056619248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734056619509 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734056619519 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734056619593 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1126 1126 " "No exact pin location assignment(s) for 1126 pins of 1126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734056619930 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "318 256 " "There are 318 IO input pads in the design, but only 256 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1734056619935 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "808 256 " "There are 808 IO output pads in the design, but only 256 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1734056619935 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734056619936 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "594 " "Following 594 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[40\] GND " "Pin sent_frame\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[41\] GND " "Pin sent_frame\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[42\] GND " "Pin sent_frame\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[43\] GND " "Pin sent_frame\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[44\] GND " "Pin sent_frame\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[45\] GND " "Pin sent_frame\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[46\] GND " "Pin sent_frame\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[47\] GND " "Pin sent_frame\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[48\] GND " "Pin sent_frame\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[49\] GND " "Pin sent_frame\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[50\] GND " "Pin sent_frame\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[52\] GND " "Pin sent_frame\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[53\] GND " "Pin sent_frame\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[54\] GND " "Pin sent_frame\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[55\] GND " "Pin sent_frame\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[154\] GND " "Pin sent_frame\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[156\] GND " "Pin sent_frame\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[158\] GND " "Pin sent_frame\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[161\] GND " "Pin sent_frame\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[163\] GND " "Pin sent_frame\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[165\] GND " "Pin sent_frame\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sent_frame\[167\] GND " "Pin sent_frame\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sent_frame[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[0\] GND " "Pin dest_port\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[1\] GND " "Pin dest_port\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[2\] GND " "Pin dest_port\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_port\[3\] GND " "Pin dest_port\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_port[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[0\] GND " "Pin dest_mac\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[1\] GND " "Pin dest_mac\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[2\] GND " "Pin dest_mac\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[3\] GND " "Pin dest_mac\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[4\] GND " "Pin dest_mac\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[5\] GND " "Pin dest_mac\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[6\] GND " "Pin dest_mac\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[7\] GND " "Pin dest_mac\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[8\] GND " "Pin dest_mac\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[8] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[9\] GND " "Pin dest_mac\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[9] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[10\] GND " "Pin dest_mac\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[10] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[11\] GND " "Pin dest_mac\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[11] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[12\] GND " "Pin dest_mac\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[12] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[13\] GND " "Pin dest_mac\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[13] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[14\] GND " "Pin dest_mac\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[14] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[15\] GND " "Pin dest_mac\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[15] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[16\] GND " "Pin dest_mac\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[16] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[17\] GND " "Pin dest_mac\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[17] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[18\] GND " "Pin dest_mac\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[18] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[19\] GND " "Pin dest_mac\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[19] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[20\] GND " "Pin dest_mac\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[20] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[21\] GND " "Pin dest_mac\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[21] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[22\] GND " "Pin dest_mac\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[22] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[23\] GND " "Pin dest_mac\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[23] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[24\] GND " "Pin dest_mac\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[24] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[25\] GND " "Pin dest_mac\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[25] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[26\] GND " "Pin dest_mac\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[26] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[27\] GND " "Pin dest_mac\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[27] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[28\] GND " "Pin dest_mac\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[28] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[29\] GND " "Pin dest_mac\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[29] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[30\] GND " "Pin dest_mac\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[30] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[31\] GND " "Pin dest_mac\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[31] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[32\] GND " "Pin dest_mac\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[32] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[33\] GND " "Pin dest_mac\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[33] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[34\] GND " "Pin dest_mac\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[34] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[35\] GND " "Pin dest_mac\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[35] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[36\] GND " "Pin dest_mac\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[36] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[37\] GND " "Pin dest_mac\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[37] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[38\] GND " "Pin dest_mac\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[38] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[39\] GND " "Pin dest_mac\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[39] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[40\] GND " "Pin dest_mac\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[41\] GND " "Pin dest_mac\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[42\] GND " "Pin dest_mac\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[43\] GND " "Pin dest_mac\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[44\] GND " "Pin dest_mac\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[45\] GND " "Pin dest_mac\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[46\] GND " "Pin dest_mac\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dest_mac\[47\] GND " "Pin dest_mac\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { dest_mac[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 152 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[0\] GND " "Pin fa01_FrameOut\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[1\] GND " "Pin fa01_FrameOut\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[2\] GND " "Pin fa01_FrameOut\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[3\] GND " "Pin fa01_FrameOut\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[4\] GND " "Pin fa01_FrameOut\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[5\] GND " "Pin fa01_FrameOut\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[6\] GND " "Pin fa01_FrameOut\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[7\] GND " "Pin fa01_FrameOut\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[8\] GND " "Pin fa01_FrameOut\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[8] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[9\] GND " "Pin fa01_FrameOut\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[9] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[10\] GND " "Pin fa01_FrameOut\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[10] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[11\] GND " "Pin fa01_FrameOut\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[11] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[12\] GND " "Pin fa01_FrameOut\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[12] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[13\] GND " "Pin fa01_FrameOut\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[13] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[14\] GND " "Pin fa01_FrameOut\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[14] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[15\] GND " "Pin fa01_FrameOut\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[15] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[16\] GND " "Pin fa01_FrameOut\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[16] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[17\] GND " "Pin fa01_FrameOut\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[17] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[18\] GND " "Pin fa01_FrameOut\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[18] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[19\] GND " "Pin fa01_FrameOut\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[19] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[20\] GND " "Pin fa01_FrameOut\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[20] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[21\] GND " "Pin fa01_FrameOut\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[21] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[22\] GND " "Pin fa01_FrameOut\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[22] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[23\] GND " "Pin fa01_FrameOut\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[23] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[24\] GND " "Pin fa01_FrameOut\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[24] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[25\] GND " "Pin fa01_FrameOut\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[25] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[26\] GND " "Pin fa01_FrameOut\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[26] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[27\] GND " "Pin fa01_FrameOut\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[27] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[28\] GND " "Pin fa01_FrameOut\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[28] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[29\] GND " "Pin fa01_FrameOut\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[29] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[30\] GND " "Pin fa01_FrameOut\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[30] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[31\] GND " "Pin fa01_FrameOut\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[31] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[32\] GND " "Pin fa01_FrameOut\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[32] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[33\] GND " "Pin fa01_FrameOut\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[33] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[34\] GND " "Pin fa01_FrameOut\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[34] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[35\] GND " "Pin fa01_FrameOut\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[35] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[36\] GND " "Pin fa01_FrameOut\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[36] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[37\] GND " "Pin fa01_FrameOut\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[37] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[38\] GND " "Pin fa01_FrameOut\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[38] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[39\] GND " "Pin fa01_FrameOut\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[39] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[40\] GND " "Pin fa01_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[41\] GND " "Pin fa01_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[42\] GND " "Pin fa01_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[43\] GND " "Pin fa01_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[44\] GND " "Pin fa01_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[45\] GND " "Pin fa01_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[46\] GND " "Pin fa01_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[47\] GND " "Pin fa01_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[48\] GND " "Pin fa01_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[49\] GND " "Pin fa01_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[50\] GND " "Pin fa01_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[51\] GND " "Pin fa01_FrameOut\[51\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[51] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[52\] GND " "Pin fa01_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[53\] GND " "Pin fa01_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[54\] GND " "Pin fa01_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[55\] GND " "Pin fa01_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[56\] GND " "Pin fa01_FrameOut\[56\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[56] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[57\] GND " "Pin fa01_FrameOut\[57\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[57] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[58\] GND " "Pin fa01_FrameOut\[58\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[58] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[59\] GND " "Pin fa01_FrameOut\[59\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[59] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[60\] GND " "Pin fa01_FrameOut\[60\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[60] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[61\] GND " "Pin fa01_FrameOut\[61\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[61] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[62\] GND " "Pin fa01_FrameOut\[62\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[62] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[63\] GND " "Pin fa01_FrameOut\[63\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[63] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[64\] GND " "Pin fa01_FrameOut\[64\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[64] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[65\] GND " "Pin fa01_FrameOut\[65\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[65] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[66\] GND " "Pin fa01_FrameOut\[66\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[66] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[67\] GND " "Pin fa01_FrameOut\[67\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[67] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[68\] GND " "Pin fa01_FrameOut\[68\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[68] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[69\] GND " "Pin fa01_FrameOut\[69\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[69] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[70\] GND " "Pin fa01_FrameOut\[70\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[70] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[71\] GND " "Pin fa01_FrameOut\[71\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[71] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[72\] GND " "Pin fa01_FrameOut\[72\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[72] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[73\] GND " "Pin fa01_FrameOut\[73\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[73] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[74\] GND " "Pin fa01_FrameOut\[74\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[74] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[75\] GND " "Pin fa01_FrameOut\[75\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[75] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[76\] GND " "Pin fa01_FrameOut\[76\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[76] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[77\] GND " "Pin fa01_FrameOut\[77\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[77] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[78\] GND " "Pin fa01_FrameOut\[78\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[78] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[79\] GND " "Pin fa01_FrameOut\[79\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[79] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[80\] GND " "Pin fa01_FrameOut\[80\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[80] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[81\] GND " "Pin fa01_FrameOut\[81\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[81] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[82\] GND " "Pin fa01_FrameOut\[82\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[82] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[83\] GND " "Pin fa01_FrameOut\[83\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[83] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[84\] GND " "Pin fa01_FrameOut\[84\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[84] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[85\] GND " "Pin fa01_FrameOut\[85\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[85] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[86\] GND " "Pin fa01_FrameOut\[86\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[86] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[87\] GND " "Pin fa01_FrameOut\[87\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[87] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[88\] GND " "Pin fa01_FrameOut\[88\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[88] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[89\] GND " "Pin fa01_FrameOut\[89\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[89] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[90\] GND " "Pin fa01_FrameOut\[90\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[90] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[91\] GND " "Pin fa01_FrameOut\[91\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[91] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[92\] GND " "Pin fa01_FrameOut\[92\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[92] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[93\] GND " "Pin fa01_FrameOut\[93\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[93] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[94\] GND " "Pin fa01_FrameOut\[94\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[94] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[95\] GND " "Pin fa01_FrameOut\[95\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[95] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[96\] GND " "Pin fa01_FrameOut\[96\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[96] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[97\] GND " "Pin fa01_FrameOut\[97\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[97] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[98\] GND " "Pin fa01_FrameOut\[98\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[98] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[99\] GND " "Pin fa01_FrameOut\[99\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[99] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[100\] GND " "Pin fa01_FrameOut\[100\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[100] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[101\] GND " "Pin fa01_FrameOut\[101\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[101] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[102\] GND " "Pin fa01_FrameOut\[102\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[102] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[103\] GND " "Pin fa01_FrameOut\[103\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[103] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[104\] GND " "Pin fa01_FrameOut\[104\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[104] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[105\] GND " "Pin fa01_FrameOut\[105\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[105] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[106\] GND " "Pin fa01_FrameOut\[106\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[106] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[107\] GND " "Pin fa01_FrameOut\[107\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[107] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[108\] GND " "Pin fa01_FrameOut\[108\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[108] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[109\] GND " "Pin fa01_FrameOut\[109\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[109] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[110\] GND " "Pin fa01_FrameOut\[110\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[110] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[111\] GND " "Pin fa01_FrameOut\[111\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[111] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[112\] GND " "Pin fa01_FrameOut\[112\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[112] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[113\] GND " "Pin fa01_FrameOut\[113\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[113] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[114\] GND " "Pin fa01_FrameOut\[114\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[114] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[115\] GND " "Pin fa01_FrameOut\[115\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[115] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[116\] GND " "Pin fa01_FrameOut\[116\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[116] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[117\] GND " "Pin fa01_FrameOut\[117\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[117] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[118\] GND " "Pin fa01_FrameOut\[118\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[118] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[119\] GND " "Pin fa01_FrameOut\[119\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[119] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[120\] GND " "Pin fa01_FrameOut\[120\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[120] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[121\] GND " "Pin fa01_FrameOut\[121\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[121] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[122\] GND " "Pin fa01_FrameOut\[122\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[122] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[123\] GND " "Pin fa01_FrameOut\[123\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[123] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[124\] GND " "Pin fa01_FrameOut\[124\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[124] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[125\] GND " "Pin fa01_FrameOut\[125\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[125] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[126\] GND " "Pin fa01_FrameOut\[126\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[126] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[127\] GND " "Pin fa01_FrameOut\[127\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[127] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[128\] GND " "Pin fa01_FrameOut\[128\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[128] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[129\] GND " "Pin fa01_FrameOut\[129\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[129] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[130\] GND " "Pin fa01_FrameOut\[130\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[130] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[131\] GND " "Pin fa01_FrameOut\[131\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[131] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[132\] GND " "Pin fa01_FrameOut\[132\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[132] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[133\] GND " "Pin fa01_FrameOut\[133\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[133] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[134\] GND " "Pin fa01_FrameOut\[134\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[134] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[135\] GND " "Pin fa01_FrameOut\[135\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[135] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[136\] GND " "Pin fa01_FrameOut\[136\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[136] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[137\] GND " "Pin fa01_FrameOut\[137\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[137] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[138\] GND " "Pin fa01_FrameOut\[138\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[138] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[139\] GND " "Pin fa01_FrameOut\[139\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[139] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[140\] GND " "Pin fa01_FrameOut\[140\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[140] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[141\] GND " "Pin fa01_FrameOut\[141\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[141] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[142\] GND " "Pin fa01_FrameOut\[142\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[142] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[143\] GND " "Pin fa01_FrameOut\[143\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[143] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[144\] GND " "Pin fa01_FrameOut\[144\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[144] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[145\] GND " "Pin fa01_FrameOut\[145\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[145] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[146\] GND " "Pin fa01_FrameOut\[146\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[146] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[147\] GND " "Pin fa01_FrameOut\[147\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[147] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[148\] GND " "Pin fa01_FrameOut\[148\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[148] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[149\] GND " "Pin fa01_FrameOut\[149\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[149] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[150\] GND " "Pin fa01_FrameOut\[150\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[150] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[151\] GND " "Pin fa01_FrameOut\[151\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[151] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[152\] GND " "Pin fa01_FrameOut\[152\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[152] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[153\] GND " "Pin fa01_FrameOut\[153\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[153] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[154\] GND " "Pin fa01_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[155\] GND " "Pin fa01_FrameOut\[155\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[155] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[156\] GND " "Pin fa01_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[157\] GND " "Pin fa01_FrameOut\[157\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[157] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[158\] GND " "Pin fa01_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[159\] GND " "Pin fa01_FrameOut\[159\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[159] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[160\] GND " "Pin fa01_FrameOut\[160\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[160] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[161\] GND " "Pin fa01_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[162\] GND " "Pin fa01_FrameOut\[162\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[162] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[163\] GND " "Pin fa01_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[164\] GND " "Pin fa01_FrameOut\[164\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[164] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[165\] GND " "Pin fa01_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[166\] GND " "Pin fa01_FrameOut\[166\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[166] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa01_FrameOut\[167\] GND " "Pin fa01_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa01_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[0\] GND " "Pin fa02_DataIn\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[1\] GND " "Pin fa02_DataIn\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[2\] GND " "Pin fa02_DataIn\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[3\] GND " "Pin fa02_DataIn\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[4\] GND " "Pin fa02_DataIn\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[5\] GND " "Pin fa02_DataIn\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[6\] GND " "Pin fa02_DataIn\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_DataIn\[7\] GND " "Pin fa02_DataIn\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_DataIn[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[0\] GND " "Pin fa02_FrameOut\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[1\] GND " "Pin fa02_FrameOut\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[2\] GND " "Pin fa02_FrameOut\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[3\] GND " "Pin fa02_FrameOut\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[4\] GND " "Pin fa02_FrameOut\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[5\] GND " "Pin fa02_FrameOut\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[6\] GND " "Pin fa02_FrameOut\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[7\] GND " "Pin fa02_FrameOut\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[8\] GND " "Pin fa02_FrameOut\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[8] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[9\] GND " "Pin fa02_FrameOut\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[9] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[10\] GND " "Pin fa02_FrameOut\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[10] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[11\] GND " "Pin fa02_FrameOut\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[11] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[12\] GND " "Pin fa02_FrameOut\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[12] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[13\] GND " "Pin fa02_FrameOut\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[13] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[14\] GND " "Pin fa02_FrameOut\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[14] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[15\] GND " "Pin fa02_FrameOut\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[15] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[16\] GND " "Pin fa02_FrameOut\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[16] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[17\] GND " "Pin fa02_FrameOut\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[17] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[18\] GND " "Pin fa02_FrameOut\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[18] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[19\] GND " "Pin fa02_FrameOut\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[19] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[20\] GND " "Pin fa02_FrameOut\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[20] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[21\] GND " "Pin fa02_FrameOut\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[21] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[22\] GND " "Pin fa02_FrameOut\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[22] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[23\] GND " "Pin fa02_FrameOut\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[23] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[24\] GND " "Pin fa02_FrameOut\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[24] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[25\] GND " "Pin fa02_FrameOut\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[25] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[26\] GND " "Pin fa02_FrameOut\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[26] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[27\] GND " "Pin fa02_FrameOut\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[27] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[28\] GND " "Pin fa02_FrameOut\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[28] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[29\] GND " "Pin fa02_FrameOut\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[29] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[30\] GND " "Pin fa02_FrameOut\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[30] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[31\] GND " "Pin fa02_FrameOut\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[31] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[32\] GND " "Pin fa02_FrameOut\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[32] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[33\] GND " "Pin fa02_FrameOut\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[33] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[34\] GND " "Pin fa02_FrameOut\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[34] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[35\] GND " "Pin fa02_FrameOut\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[35] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[36\] GND " "Pin fa02_FrameOut\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[36] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[37\] GND " "Pin fa02_FrameOut\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[37] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[38\] GND " "Pin fa02_FrameOut\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[38] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[39\] GND " "Pin fa02_FrameOut\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[39] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[40\] GND " "Pin fa02_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[41\] GND " "Pin fa02_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[42\] GND " "Pin fa02_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[43\] GND " "Pin fa02_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[44\] GND " "Pin fa02_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[45\] GND " "Pin fa02_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[46\] GND " "Pin fa02_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[47\] GND " "Pin fa02_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[48\] GND " "Pin fa02_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[49\] GND " "Pin fa02_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[50\] GND " "Pin fa02_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[51\] GND " "Pin fa02_FrameOut\[51\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[51] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[52\] GND " "Pin fa02_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[53\] GND " "Pin fa02_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[54\] GND " "Pin fa02_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[55\] GND " "Pin fa02_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[56\] GND " "Pin fa02_FrameOut\[56\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[56] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[57\] GND " "Pin fa02_FrameOut\[57\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[57] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[58\] GND " "Pin fa02_FrameOut\[58\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[58] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[59\] GND " "Pin fa02_FrameOut\[59\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[59] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[60\] GND " "Pin fa02_FrameOut\[60\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[60] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[61\] GND " "Pin fa02_FrameOut\[61\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[61] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[62\] GND " "Pin fa02_FrameOut\[62\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[62] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[63\] GND " "Pin fa02_FrameOut\[63\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[63] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[64\] GND " "Pin fa02_FrameOut\[64\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[64] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[65\] GND " "Pin fa02_FrameOut\[65\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[65] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[66\] GND " "Pin fa02_FrameOut\[66\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[66] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[67\] GND " "Pin fa02_FrameOut\[67\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[67] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[68\] GND " "Pin fa02_FrameOut\[68\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[68] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[69\] GND " "Pin fa02_FrameOut\[69\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[69] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[70\] GND " "Pin fa02_FrameOut\[70\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[70] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[71\] GND " "Pin fa02_FrameOut\[71\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[71] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[72\] GND " "Pin fa02_FrameOut\[72\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[72] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[73\] GND " "Pin fa02_FrameOut\[73\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[73] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[74\] GND " "Pin fa02_FrameOut\[74\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[74] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[75\] GND " "Pin fa02_FrameOut\[75\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[75] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[76\] GND " "Pin fa02_FrameOut\[76\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[76] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[77\] GND " "Pin fa02_FrameOut\[77\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[77] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[78\] GND " "Pin fa02_FrameOut\[78\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[78] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[79\] GND " "Pin fa02_FrameOut\[79\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[79] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[80\] GND " "Pin fa02_FrameOut\[80\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[80] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[81\] GND " "Pin fa02_FrameOut\[81\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[81] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[82\] GND " "Pin fa02_FrameOut\[82\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[82] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[83\] GND " "Pin fa02_FrameOut\[83\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[83] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[84\] GND " "Pin fa02_FrameOut\[84\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[84] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[85\] GND " "Pin fa02_FrameOut\[85\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[85] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[86\] GND " "Pin fa02_FrameOut\[86\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[86] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[87\] GND " "Pin fa02_FrameOut\[87\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[87] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[88\] GND " "Pin fa02_FrameOut\[88\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[88] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[89\] GND " "Pin fa02_FrameOut\[89\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[89] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[90\] GND " "Pin fa02_FrameOut\[90\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[90] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[91\] GND " "Pin fa02_FrameOut\[91\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[91] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[92\] GND " "Pin fa02_FrameOut\[92\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[92] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[93\] GND " "Pin fa02_FrameOut\[93\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[93] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[94\] GND " "Pin fa02_FrameOut\[94\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[94] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[95\] GND " "Pin fa02_FrameOut\[95\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[95] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[96\] GND " "Pin fa02_FrameOut\[96\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[96] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[97\] GND " "Pin fa02_FrameOut\[97\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[97] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[98\] GND " "Pin fa02_FrameOut\[98\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[98] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[99\] GND " "Pin fa02_FrameOut\[99\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[99] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[100\] GND " "Pin fa02_FrameOut\[100\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[100] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[101\] GND " "Pin fa02_FrameOut\[101\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[101] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[102\] GND " "Pin fa02_FrameOut\[102\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[102] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[103\] GND " "Pin fa02_FrameOut\[103\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[103] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[104\] GND " "Pin fa02_FrameOut\[104\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[104] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[105\] GND " "Pin fa02_FrameOut\[105\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[105] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[106\] GND " "Pin fa02_FrameOut\[106\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[106] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[107\] GND " "Pin fa02_FrameOut\[107\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[107] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[108\] GND " "Pin fa02_FrameOut\[108\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[108] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[109\] GND " "Pin fa02_FrameOut\[109\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[109] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[110\] GND " "Pin fa02_FrameOut\[110\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[110] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[111\] GND " "Pin fa02_FrameOut\[111\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[111] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[112\] GND " "Pin fa02_FrameOut\[112\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[112] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[113\] GND " "Pin fa02_FrameOut\[113\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[113] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[114\] GND " "Pin fa02_FrameOut\[114\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[114] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[115\] GND " "Pin fa02_FrameOut\[115\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[115] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[116\] GND " "Pin fa02_FrameOut\[116\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[116] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[117\] GND " "Pin fa02_FrameOut\[117\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[117] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[118\] GND " "Pin fa02_FrameOut\[118\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[118] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[119\] GND " "Pin fa02_FrameOut\[119\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[119] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[120\] GND " "Pin fa02_FrameOut\[120\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[120] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[121\] GND " "Pin fa02_FrameOut\[121\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[121] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[122\] GND " "Pin fa02_FrameOut\[122\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[122] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[123\] GND " "Pin fa02_FrameOut\[123\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[123] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[124\] GND " "Pin fa02_FrameOut\[124\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[124] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[125\] GND " "Pin fa02_FrameOut\[125\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[125] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[126\] GND " "Pin fa02_FrameOut\[126\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[126] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[127\] GND " "Pin fa02_FrameOut\[127\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[127] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[128\] GND " "Pin fa02_FrameOut\[128\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[128] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[129\] GND " "Pin fa02_FrameOut\[129\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[129] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[130\] GND " "Pin fa02_FrameOut\[130\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[130] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[131\] GND " "Pin fa02_FrameOut\[131\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[131] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[132\] GND " "Pin fa02_FrameOut\[132\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[132] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[133\] GND " "Pin fa02_FrameOut\[133\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[133] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[134\] GND " "Pin fa02_FrameOut\[134\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[134] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[135\] GND " "Pin fa02_FrameOut\[135\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[135] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[136\] GND " "Pin fa02_FrameOut\[136\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[136] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[137\] GND " "Pin fa02_FrameOut\[137\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[137] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[138\] GND " "Pin fa02_FrameOut\[138\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[138] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[139\] GND " "Pin fa02_FrameOut\[139\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[139] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[140\] GND " "Pin fa02_FrameOut\[140\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[140] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[141\] GND " "Pin fa02_FrameOut\[141\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[141] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[142\] GND " "Pin fa02_FrameOut\[142\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[142] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[143\] GND " "Pin fa02_FrameOut\[143\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[143] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[144\] GND " "Pin fa02_FrameOut\[144\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[144] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[145\] GND " "Pin fa02_FrameOut\[145\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[145] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[146\] GND " "Pin fa02_FrameOut\[146\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[146] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[147\] GND " "Pin fa02_FrameOut\[147\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[147] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[148\] GND " "Pin fa02_FrameOut\[148\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[148] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[149\] GND " "Pin fa02_FrameOut\[149\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[149] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[150\] GND " "Pin fa02_FrameOut\[150\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[150] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[151\] GND " "Pin fa02_FrameOut\[151\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[151] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[152\] GND " "Pin fa02_FrameOut\[152\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[152] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[153\] GND " "Pin fa02_FrameOut\[153\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[153] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[154\] GND " "Pin fa02_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[155\] GND " "Pin fa02_FrameOut\[155\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[155] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[156\] GND " "Pin fa02_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[157\] GND " "Pin fa02_FrameOut\[157\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[157] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[158\] GND " "Pin fa02_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[159\] GND " "Pin fa02_FrameOut\[159\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[159] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[160\] GND " "Pin fa02_FrameOut\[160\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[160] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[161\] GND " "Pin fa02_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[162\] GND " "Pin fa02_FrameOut\[162\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[162] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[163\] GND " "Pin fa02_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[164\] GND " "Pin fa02_FrameOut\[164\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[164] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[165\] GND " "Pin fa02_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[166\] GND " "Pin fa02_FrameOut\[166\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[166] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa02_FrameOut\[167\] GND " "Pin fa02_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa02_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[0\] GND " "Pin fa03_DataIn\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[1\] GND " "Pin fa03_DataIn\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[2\] GND " "Pin fa03_DataIn\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[3\] GND " "Pin fa03_DataIn\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[4\] GND " "Pin fa03_DataIn\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[5\] GND " "Pin fa03_DataIn\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[6\] GND " "Pin fa03_DataIn\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_DataIn\[7\] GND " "Pin fa03_DataIn\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_DataIn[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[0\] GND " "Pin fa03_FrameOut\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[0] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[1\] GND " "Pin fa03_FrameOut\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[1] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[2\] GND " "Pin fa03_FrameOut\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[2] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[3\] GND " "Pin fa03_FrameOut\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[3] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[4\] GND " "Pin fa03_FrameOut\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[4] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[5\] GND " "Pin fa03_FrameOut\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[5] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[6\] GND " "Pin fa03_FrameOut\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[6] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[7\] GND " "Pin fa03_FrameOut\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[7] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[8\] GND " "Pin fa03_FrameOut\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[8] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[9\] GND " "Pin fa03_FrameOut\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[9] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[10\] GND " "Pin fa03_FrameOut\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[10] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[11\] GND " "Pin fa03_FrameOut\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[11] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[12\] GND " "Pin fa03_FrameOut\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[12] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[13\] GND " "Pin fa03_FrameOut\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[13] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[14\] GND " "Pin fa03_FrameOut\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[14] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[15\] GND " "Pin fa03_FrameOut\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[15] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[16\] GND " "Pin fa03_FrameOut\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[16] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[17\] GND " "Pin fa03_FrameOut\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[17] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[18\] GND " "Pin fa03_FrameOut\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[18] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[19\] GND " "Pin fa03_FrameOut\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[19] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[20\] GND " "Pin fa03_FrameOut\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[20] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[21\] GND " "Pin fa03_FrameOut\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[21] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[22\] GND " "Pin fa03_FrameOut\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[22] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[23\] GND " "Pin fa03_FrameOut\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[23] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[24\] GND " "Pin fa03_FrameOut\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[24] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[25\] GND " "Pin fa03_FrameOut\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[25] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[26\] GND " "Pin fa03_FrameOut\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[26] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[27\] GND " "Pin fa03_FrameOut\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[27] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[28\] GND " "Pin fa03_FrameOut\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[28] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[29\] GND " "Pin fa03_FrameOut\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[29] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[30\] GND " "Pin fa03_FrameOut\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[30] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[31\] GND " "Pin fa03_FrameOut\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[31] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[32\] GND " "Pin fa03_FrameOut\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[32] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[33\] GND " "Pin fa03_FrameOut\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[33] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[34\] GND " "Pin fa03_FrameOut\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[34] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[35\] GND " "Pin fa03_FrameOut\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[35] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[36\] GND " "Pin fa03_FrameOut\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[36] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[37\] GND " "Pin fa03_FrameOut\[37\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[37] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[38\] GND " "Pin fa03_FrameOut\[38\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[38] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[39\] GND " "Pin fa03_FrameOut\[39\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[39] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[40\] GND " "Pin fa03_FrameOut\[40\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[40] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[41\] GND " "Pin fa03_FrameOut\[41\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[41] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[42\] GND " "Pin fa03_FrameOut\[42\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[42] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[43\] GND " "Pin fa03_FrameOut\[43\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[43] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[44\] GND " "Pin fa03_FrameOut\[44\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[44] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[45\] GND " "Pin fa03_FrameOut\[45\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[45] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[46\] GND " "Pin fa03_FrameOut\[46\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[46] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[47\] GND " "Pin fa03_FrameOut\[47\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[47] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[48\] GND " "Pin fa03_FrameOut\[48\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[48] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[49\] GND " "Pin fa03_FrameOut\[49\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[49] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[50\] GND " "Pin fa03_FrameOut\[50\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[50] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[51\] GND " "Pin fa03_FrameOut\[51\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[51] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[52\] GND " "Pin fa03_FrameOut\[52\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[52] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[53\] GND " "Pin fa03_FrameOut\[53\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[53] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[54\] GND " "Pin fa03_FrameOut\[54\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[54] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[55\] GND " "Pin fa03_FrameOut\[55\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[55] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[56\] GND " "Pin fa03_FrameOut\[56\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[56] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[57\] GND " "Pin fa03_FrameOut\[57\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[57] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[58\] GND " "Pin fa03_FrameOut\[58\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[58] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[59\] GND " "Pin fa03_FrameOut\[59\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[59] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[60\] GND " "Pin fa03_FrameOut\[60\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[60] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[61\] GND " "Pin fa03_FrameOut\[61\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[61] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[62\] GND " "Pin fa03_FrameOut\[62\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[62] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[63\] GND " "Pin fa03_FrameOut\[63\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[63] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[64\] GND " "Pin fa03_FrameOut\[64\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[64] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[65\] GND " "Pin fa03_FrameOut\[65\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[65] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[66\] GND " "Pin fa03_FrameOut\[66\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[66] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[67\] GND " "Pin fa03_FrameOut\[67\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[67] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[68\] GND " "Pin fa03_FrameOut\[68\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[68] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[69\] GND " "Pin fa03_FrameOut\[69\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[69] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[70\] GND " "Pin fa03_FrameOut\[70\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[70] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[71\] GND " "Pin fa03_FrameOut\[71\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[71] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[72\] GND " "Pin fa03_FrameOut\[72\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[72] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[73\] GND " "Pin fa03_FrameOut\[73\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[73] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[74\] GND " "Pin fa03_FrameOut\[74\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[74] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[75\] GND " "Pin fa03_FrameOut\[75\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[75] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[76\] GND " "Pin fa03_FrameOut\[76\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[76] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[77\] GND " "Pin fa03_FrameOut\[77\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[77] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[78\] GND " "Pin fa03_FrameOut\[78\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[78] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[79\] GND " "Pin fa03_FrameOut\[79\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[79] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[80\] GND " "Pin fa03_FrameOut\[80\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[80] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[81\] GND " "Pin fa03_FrameOut\[81\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[81] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[82\] GND " "Pin fa03_FrameOut\[82\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[82] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[83\] GND " "Pin fa03_FrameOut\[83\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[83] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[84\] GND " "Pin fa03_FrameOut\[84\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[84] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[85\] GND " "Pin fa03_FrameOut\[85\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[85] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[86\] GND " "Pin fa03_FrameOut\[86\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[86] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[87\] GND " "Pin fa03_FrameOut\[87\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[87] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[88\] GND " "Pin fa03_FrameOut\[88\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[88] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[89\] GND " "Pin fa03_FrameOut\[89\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[89] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[90\] GND " "Pin fa03_FrameOut\[90\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[90] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[91\] GND " "Pin fa03_FrameOut\[91\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[91] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[92\] GND " "Pin fa03_FrameOut\[92\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[92] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[93\] GND " "Pin fa03_FrameOut\[93\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[93] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[94\] GND " "Pin fa03_FrameOut\[94\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[94] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[95\] GND " "Pin fa03_FrameOut\[95\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[95] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[96\] GND " "Pin fa03_FrameOut\[96\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[96] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[97\] GND " "Pin fa03_FrameOut\[97\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[97] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[98\] GND " "Pin fa03_FrameOut\[98\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[98] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[99\] GND " "Pin fa03_FrameOut\[99\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[99] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[100\] GND " "Pin fa03_FrameOut\[100\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[100] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[101\] GND " "Pin fa03_FrameOut\[101\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[101] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[102\] GND " "Pin fa03_FrameOut\[102\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[102] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[103\] GND " "Pin fa03_FrameOut\[103\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[103] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[104\] GND " "Pin fa03_FrameOut\[104\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[104] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[105\] GND " "Pin fa03_FrameOut\[105\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[105] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[106\] GND " "Pin fa03_FrameOut\[106\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[106] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[107\] GND " "Pin fa03_FrameOut\[107\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[107] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[108\] GND " "Pin fa03_FrameOut\[108\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[108] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[109\] GND " "Pin fa03_FrameOut\[109\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[109] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[110\] GND " "Pin fa03_FrameOut\[110\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[110] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[111\] GND " "Pin fa03_FrameOut\[111\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[111] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[112\] GND " "Pin fa03_FrameOut\[112\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[112] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[113\] GND " "Pin fa03_FrameOut\[113\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[113] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[114\] GND " "Pin fa03_FrameOut\[114\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[114] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[115\] GND " "Pin fa03_FrameOut\[115\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[115] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[116\] GND " "Pin fa03_FrameOut\[116\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[116] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[117\] GND " "Pin fa03_FrameOut\[117\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[117] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[118\] GND " "Pin fa03_FrameOut\[118\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[118] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[119\] GND " "Pin fa03_FrameOut\[119\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[119] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[120\] GND " "Pin fa03_FrameOut\[120\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[120] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[121\] GND " "Pin fa03_FrameOut\[121\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[121] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[122\] GND " "Pin fa03_FrameOut\[122\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[122] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[123\] GND " "Pin fa03_FrameOut\[123\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[123] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[124\] GND " "Pin fa03_FrameOut\[124\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[124] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[125\] GND " "Pin fa03_FrameOut\[125\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[125] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[126\] GND " "Pin fa03_FrameOut\[126\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[126] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[127\] GND " "Pin fa03_FrameOut\[127\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[127] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[128\] GND " "Pin fa03_FrameOut\[128\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[128] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[129\] GND " "Pin fa03_FrameOut\[129\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[129] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[130\] GND " "Pin fa03_FrameOut\[130\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[130] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[131\] GND " "Pin fa03_FrameOut\[131\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[131] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[132\] GND " "Pin fa03_FrameOut\[132\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[132] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[133\] GND " "Pin fa03_FrameOut\[133\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[133] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[134\] GND " "Pin fa03_FrameOut\[134\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[134] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[135\] GND " "Pin fa03_FrameOut\[135\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[135] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[136\] GND " "Pin fa03_FrameOut\[136\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[136] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[137\] GND " "Pin fa03_FrameOut\[137\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[137] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[138\] GND " "Pin fa03_FrameOut\[138\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[138] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[139\] GND " "Pin fa03_FrameOut\[139\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[139] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[140\] GND " "Pin fa03_FrameOut\[140\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[140] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[141\] GND " "Pin fa03_FrameOut\[141\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[141] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[142\] GND " "Pin fa03_FrameOut\[142\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[142] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[143\] GND " "Pin fa03_FrameOut\[143\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[143] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[144\] GND " "Pin fa03_FrameOut\[144\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[144] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[145\] GND " "Pin fa03_FrameOut\[145\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[145] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[146\] GND " "Pin fa03_FrameOut\[146\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[146] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[147\] GND " "Pin fa03_FrameOut\[147\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[147] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[148\] GND " "Pin fa03_FrameOut\[148\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[148] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[149\] GND " "Pin fa03_FrameOut\[149\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[149] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[150\] GND " "Pin fa03_FrameOut\[150\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[150] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[151\] GND " "Pin fa03_FrameOut\[151\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[151] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[152\] GND " "Pin fa03_FrameOut\[152\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[152] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[153\] GND " "Pin fa03_FrameOut\[153\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[153] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[154\] GND " "Pin fa03_FrameOut\[154\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[154] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[155\] GND " "Pin fa03_FrameOut\[155\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[155] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[156\] GND " "Pin fa03_FrameOut\[156\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[156] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[157\] GND " "Pin fa03_FrameOut\[157\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[157] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[158\] GND " "Pin fa03_FrameOut\[158\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[158] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[159\] GND " "Pin fa03_FrameOut\[159\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[159] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[160\] GND " "Pin fa03_FrameOut\[160\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[160] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[161\] GND " "Pin fa03_FrameOut\[161\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[161] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[162\] GND " "Pin fa03_FrameOut\[162\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[162] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[163\] GND " "Pin fa03_FrameOut\[163\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[163] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[164\] GND " "Pin fa03_FrameOut\[164\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[164] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[165\] GND " "Pin fa03_FrameOut\[165\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[165] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[166\] GND " "Pin fa03_FrameOut\[166\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[166] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fa03_FrameOut\[167\] GND " "Pin fa03_FrameOut\[167\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { fa03_FrameOut[167] } } } { "switch.vhd" "" { Text "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/switch.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "A:/0-COLLEGE/Term3/Perancangan Sistem Digital/FinPro/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1734056620802 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1734056620802 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1734056620816 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734056621020 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 09:23:41 2024 " "Processing ended: Fri Dec 13 09:23:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734056621020 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734056621020 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734056621020 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734056621020 ""}
