Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  8 17:42:52 2022
| Host         : 608-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[2]_replica_11/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[3]_replica_10/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[4]_replica_10/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[5]_replica_10/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[6]_replica_9/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[7]_replica_10/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[8]_replica_9/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_exmem/mem_c_reg[9]_replica_10/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifid/id_inst_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.838    -9193.783                   6100                84738        0.047        0.000                      0                84738        3.000        0.000                       0                  9814  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk       -5.838    -9193.783                   6100                84738        0.047        0.000                      0                84738        3.750        0.000                       0                  9810  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :         6100  Failing Endpoints,  Worst Slack       -5.838ns,  Total Violation    -9193.784ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.838ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.489ns  (logic 3.993ns (25.779%)  route 11.496ns (74.221%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         1.222    12.632    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X77Y117        LUT2 (Prop_lut2_I1_O)        0.152    12.784 r  u_miniRV/u_ifetch/id_pc4[22]_i_1/O
                         net (fo=1, routed)           0.337    13.121    u_miniRV/u_ifid/id_pc4_reg[31]_1[21]
    SLICE_X76Y119        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.573     8.089    u_miniRV/u_ifid/clk_out1
    SLICE_X76Y119        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[22]/C
                         clock pessimism             -0.508     7.581    
                         clock uncertainty           -0.077     7.504    
    SLICE_X76Y119        FDCE (Setup_fdce_C_D)       -0.221     7.283    u_miniRV/u_ifid/id_pc4_reg[22]
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                 -5.838    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.453ns  (logic 3.990ns (25.821%)  route 11.463ns (74.179%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         1.050    12.460    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X77Y118        LUT2 (Prop_lut2_I1_O)        0.149    12.609 r  u_miniRV/u_ifetch/id_pc4[7]_i_1/O
                         net (fo=1, routed)           0.475    13.085    u_miniRV/u_ifid/id_pc4_reg[31]_1[6]
    SLICE_X77Y120        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.573     8.089    u_miniRV/u_ifid/clk_out1
    SLICE_X77Y120        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[7]/C
                         clock pessimism             -0.508     7.581    
                         clock uncertainty           -0.077     7.504    
    SLICE_X77Y120        FDCE (Setup_fdce_C_D)       -0.255     7.249    u_miniRV/u_ifid/id_pc4_reg[7]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                 -5.836    

Slack (VIOLATED) :        -5.818ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 3.959ns (25.618%)  route 11.495ns (74.382%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         1.232    12.642    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.118    12.760 r  u_miniRV/u_ifetch/id_pc4[23]_i_1/O
                         net (fo=1, routed)           0.326    13.086    u_miniRV/u_ifid/id_pc4_reg[31]_1[22]
    SLICE_X76Y125        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.567     8.083    u_miniRV/u_ifid/clk_out1
    SLICE_X76Y125        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[23]/C
                         clock pessimism             -0.508     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X76Y125        FDCE (Setup_fdce_C_D)       -0.230     7.268    u_miniRV/u_ifid/id_pc4_reg[23]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                         -13.086    
  -------------------------------------------------------------------
                         slack                                 -5.818    

Slack (VIOLATED) :        -5.782ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.375ns  (logic 3.991ns (25.958%)  route 11.384ns (74.042%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         1.119    12.529    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.150    12.679 r  u_miniRV/u_ifetch/id_pc4[9]_i_1/O
                         net (fo=1, routed)           0.328    13.007    u_miniRV/u_ifid/id_pc4_reg[31]_1[8]
    SLICE_X77Y126        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.569     8.085    u_miniRV/u_ifid/clk_out1
    SLICE_X77Y126        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[9]/C
                         clock pessimism             -0.508     7.577    
                         clock uncertainty           -0.077     7.500    
    SLICE_X77Y126        FDCE (Setup_fdce_C_D)       -0.275     7.225    u_miniRV/u_ifid/id_pc4_reg[9]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 -5.782    

Slack (VIOLATED) :        -5.777ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_inst_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.338ns  (logic 3.960ns (25.818%)  route 11.378ns (74.182%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 8.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         0.718    12.128    u_miniRV/u_ifid/pc_sel__0
    SLICE_X73Y116        LUT2 (Prop_lut2_I1_O)        0.119    12.247 r  u_miniRV/u_ifid/id_inst[21]_i_1/O
                         net (fo=1, routed)           0.723    12.970    u_miniRV/u_ifid/id_inst[21]_i_1_n_1
    SLICE_X73Y120        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.571     8.087    u_miniRV/u_ifid/clk_out1
    SLICE_X73Y120        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[21]/C
                         clock pessimism             -0.508     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X73Y120        FDCE (Setup_fdce_C_D)       -0.309     7.193    u_miniRV/u_ifid/id_inst_reg[21]
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                 -5.777    

Slack (VIOLATED) :        -5.752ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.329ns  (logic 3.958ns (25.820%)  route 11.371ns (74.180%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         0.947    12.357    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X77Y124        LUT2 (Prop_lut2_I1_O)        0.117    12.474 r  u_miniRV/u_ifetch/id_pc4[21]_i_1/O
                         net (fo=1, routed)           0.487    12.961    u_miniRV/u_ifid/id_pc4_reg[31]_1[20]
    SLICE_X72Y123        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.567     8.083    u_miniRV/u_ifid/clk_out1
    SLICE_X72Y123        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[21]/C
                         clock pessimism             -0.508     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X72Y123        FDCE (Setup_fdce_C_D)       -0.289     7.209    u_miniRV/u_ifid/id_pc4_reg[21]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 -5.752    

Slack (VIOLATED) :        -5.740ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.367ns  (logic 3.994ns (25.990%)  route 11.373ns (74.010%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 8.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         0.820    12.230    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X73Y118        LUT2 (Prop_lut2_I1_O)        0.153    12.383 r  u_miniRV/u_ifetch/id_pc4[17]_i_1/O
                         net (fo=1, routed)           0.616    12.999    u_miniRV/u_ifid/id_pc4_reg[31]_1[16]
    SLICE_X73Y120        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.571     8.087    u_miniRV/u_ifid/clk_out1
    SLICE_X73Y120        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[17]/C
                         clock pessimism             -0.508     7.579    
                         clock uncertainty           -0.077     7.502    
    SLICE_X73Y120        FDCE (Setup_fdce_C_D)       -0.243     7.259    u_miniRV/u_ifid/id_pc4_reg[17]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                 -5.740    

Slack (VIOLATED) :        -5.693ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_pc4_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.322ns  (logic 3.994ns (26.067%)  route 11.328ns (73.933%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 8.089 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         1.055    12.465    u_miniRV/u_ifetch/pc_sel__0
    SLICE_X77Y118        LUT2 (Prop_lut2_I1_O)        0.153    12.618 r  u_miniRV/u_ifetch/id_pc4[5]_i_1/O
                         net (fo=1, routed)           0.336    12.954    u_miniRV/u_ifid/id_pc4_reg[31]_1[4]
    SLICE_X77Y119        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.573     8.089    u_miniRV/u_ifid/clk_out1
    SLICE_X77Y119        FDCE                                         r  u_miniRV/u_ifid/id_pc4_reg[5]/C
                         clock pessimism             -0.508     7.581    
                         clock uncertainty           -0.077     7.504    
    SLICE_X77Y119        FDCE (Setup_fdce_C_D)       -0.243     7.261    u_miniRV/u_ifid/id_pc4_reg[5]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                 -5.693    

Slack (VIOLATED) :        -5.693ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_inst_reg[21]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.489ns  (logic 3.965ns (25.598%)  route 11.524ns (74.402%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 8.081 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 f  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         0.757    12.167    u_miniRV/u_ifid/pc_sel__0
    SLICE_X75Y116        LUT2 (Prop_lut2_I1_O)        0.124    12.291 r  u_miniRV/u_ifid/id_inst[21]_rep_i_1/O
                         net (fo=1, routed)           0.831    13.122    u_miniRV/u_ifid/id_inst[21]_rep_i_1_n_1
    SLICE_X72Y124        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.565     8.081    u_miniRV/u_ifid/clk_out1
    SLICE_X72Y124        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[21]_rep/C
                         clock pessimism             -0.508     7.573    
                         clock uncertainty           -0.077     7.496    
    SLICE_X72Y124        FDCE (Setup_fdce_C_D)       -0.067     7.429    u_miniRV/u_ifid/id_inst_reg[21]_rep
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                 -5.693    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_miniRV/u_ifid/id_inst_reg[15]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk rise@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        15.334ns  (logic 3.965ns (25.858%)  route 11.369ns (74.142%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.623    -2.368    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y63         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  u_miniRV/u_exmem/mem_c_reg[2]_replica_1/Q
                         net (fo=708, routed)         2.218     0.306    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/A0
    SLICE_X56Y23         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252     0.558 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     0.558    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/OA
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.772 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F7.A/O
                         net (fo=1, routed)           0.000     0.772    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/O1
    SLICE_X56Y23         MUXF8 (Prop_muxf8_I1_O)      0.088     0.860 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16/F8/O
                         net (fo=1, routed)           1.384     2.243    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_16_16_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.319     2.562 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     2.562    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_24_n_0
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     2.779 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.779    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_10_n_0
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     2.873 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3/O
                         net (fo=1, routed)           1.519     4.392    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_3_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I3_O)        0.316     4.708 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           1.250     5.959    u_miniRV/u_exmem/wb_rf_wD_reg[31][16]
    SLICE_X65Y94         LUT5 (Prop_lut5_I0_O)        0.124     6.083 r  u_miniRV/u_exmem/c_carry__3_i_15/O
                         net (fo=2, routed)           1.123     7.206    u_miniRV/u_ifid/mem_D[16]
    SLICE_X69Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.330 r  u_miniRV/u_ifid/c_carry__3_i_4/O
                         net (fo=5, routed)           0.600     7.930    u_miniRV/u_ifid/wb_rf_wD_reg[30][16]
    SLICE_X71Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.054 r  u_miniRV/u_ifid/c_carry__3_i_8/O
                         net (fo=1, routed)           0.000     8.054    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_13_1[0]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.586 r  u_miniRV/u_idecode/u_branchcomp/c_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.586    u_miniRV/u_idecode/u_branchcomp/c_carry__3_n_1
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.700 r  u_miniRV/u_idecode/u_branchcomp/c_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.700    u_miniRV/u_idecode/u_branchcomp/c_carry__4_n_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.013 f  u_miniRV/u_idecode/u_branchcomp/c_carry__5/O[3]
                         net (fo=1, routed)           0.664     9.677    u_miniRV/u_idecode/u_branchcomp/c[27]
    SLICE_X73Y122        LUT4 (Prop_lut4_I2_O)        0.306     9.983 f  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10/O
                         net (fo=1, routed)           0.635    10.618    u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_10_n_1
    SLICE_X73Y122        LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  u_miniRV/u_idecode/u_branchcomp/id_pc[31]_i_5/O
                         net (fo=1, routed)           0.544    11.286    u_miniRV/u_idecode_n_67
    SLICE_X73Y120        LUT6 (Prop_lut6_I2_O)        0.124    11.410 r  u_miniRV/id_pc[31]_i_3/O
                         net (fo=135, routed)         0.503    11.913    u_miniRV/u_ifid/pc_sel__0
    SLICE_X73Y120        LUT2 (Prop_lut2_I0_O)        0.124    12.037 r  u_miniRV/u_ifid/id_pc[31]_i_1/O
                         net (fo=102, routed)         0.929    12.966    u_miniRV/u_ifid/id_pc[31]_i_1_n_1
    SLICE_X73Y126        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[15]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        1.567     8.083    u_miniRV/u_ifid/clk_out1
    SLICE_X73Y126        FDCE                                         r  u_miniRV/u_ifid/id_inst_reg[15]_rep__0/C
                         clock pessimism             -0.508     7.575    
                         clock uncertainty           -0.077     7.498    
    SLICE_X73Y126        FDCE (Setup_fdce_C_CE)      -0.205     7.293    u_miniRV/u_ifid/id_inst_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                 -5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_rD2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_digit_driver/cal_result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.547    -0.504    u_miniRV/u_exmem/clk_out1
    SLICE_X55Y124        FDCE                                         r  u_miniRV/u_exmem/mem_rD2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  u_miniRV/u_exmem/mem_rD2_reg[3]/Q
                         net (fo=258, routed)         0.243    -0.120    u_bus_bridge/u_digit_driver/mem_rD2[3]
    SLICE_X51Y122        FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.817    -0.273    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X51Y122        FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[3]/C
                         clock pessimism              0.036    -0.238    
    SLICE_X51Y122        FDCE (Hold_fdce_C_D)         0.071    -0.167    u_bus_bridge/u_digit_driver/cal_result_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.554    -0.497    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y72         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_exmem/mem_c_reg[3]/Q
                         net (fo=4, routed)           0.262    -0.094    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A1
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.822    -0.269    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.214    -0.484    
    SLICE_X58Y72         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.175    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.554    -0.497    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y72         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_exmem/mem_c_reg[3]/Q
                         net (fo=4, routed)           0.262    -0.094    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A1
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.822    -0.269    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.214    -0.484    
    SLICE_X58Y72         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.175    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.554    -0.497    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y72         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_exmem/mem_c_reg[3]/Q
                         net (fo=4, routed)           0.262    -0.094    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A1
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.822    -0.269    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.214    -0.484    
    SLICE_X58Y72         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.175    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.554    -0.497    u_miniRV/u_exmem/clk_out1
    SLICE_X59Y72         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_exmem/mem_c_reg[3]/Q
                         net (fo=4, routed)           0.262    -0.094    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/A1
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.822    -0.269    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/WCLK
    SLICE_X58Y72         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.214    -0.484    
    SLICE_X58Y72         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.175    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_rD2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.887%)  route 0.131ns (48.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.554    -0.497    u_miniRV/u_exmem/clk_out1
    SLICE_X68Y127        FDCE                                         r  u_miniRV/u_exmem/mem_rD2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_exmem/mem_rD2_reg[23]/Q
                         net (fo=258, routed)         0.131    -0.225    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/D
    SLICE_X66Y127        RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.822    -0.268    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/WCLK
    SLICE_X66Y127        RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.193    -0.462    
    SLICE_X66Y127        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.318    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.911%)  route 0.567ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.563    -0.488    u_miniRV/u_exmem/clk_out1
    SLICE_X55Y50         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_exmem/mem_c_reg[4]_replica/Q
                         net (fo=604, routed)         0.567     0.221    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/A2
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.905    -0.186    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/WCLK
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_A/CLK
                         clock pessimism              0.036    -0.151    
    SLICE_X46Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.103    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.911%)  route 0.567ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.563    -0.488    u_miniRV/u_exmem/clk_out1
    SLICE_X55Y50         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_exmem/mem_c_reg[4]_replica/Q
                         net (fo=604, routed)         0.567     0.221    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/A2
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.905    -0.186    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/WCLK
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_B/CLK
                         clock pessimism              0.036    -0.151    
    SLICE_X46Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.103    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.911%)  route 0.567ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.563    -0.488    u_miniRV/u_exmem/clk_out1
    SLICE_X55Y50         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_exmem/mem_c_reg[4]_replica/Q
                         net (fo=604, routed)         0.567     0.221    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/A2
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.905    -0.186    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/WCLK
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_C/CLK
                         clock pessimism              0.036    -0.151    
    SLICE_X46Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.103    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_miniRV/u_exmem/mem_c_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.911%)  route 0.567ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.563    -0.488    u_miniRV/u_exmem/clk_out1
    SLICE_X55Y50         FDCE                                         r  u_miniRV/u_exmem/mem_c_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_exmem/mem_c_reg[4]_replica/Q
                         net (fo=604, routed)         0.567     0.221    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/A2
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9808, routed)        0.905    -0.186    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/WCLK
    SLICE_X46Y44         RAMS64E                                      r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_D/CLK
                         clock pessimism              0.036    -0.151    
    SLICE_X46Y44         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     0.103    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   u_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y128   u_miniRV/u_idecode/u_rsfile/REGS_reg[20][7]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X77Y129   u_miniRV/u_idecode/u_rsfile/REGS_reg[20][8]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X78Y134   u_miniRV/u_idecode/u_rsfile/REGS_reg[20][9]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X76Y126   u_miniRV/u_idecode/u_rsfile/REGS_reg[21][0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X72Y133   u_miniRV/u_idecode/u_rsfile/REGS_reg[21][10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y130   u_miniRV/u_idecode/u_rsfile/REGS_reg[21][11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y136   u_miniRV/u_idecode/u_rsfile/REGS_reg[21][12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X83Y130   u_miniRV/u_idecode/u_rsfile/REGS_reg[21][13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y31    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_29_29/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y31    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_29_29/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y31    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_29_29/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y31    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_29_29/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y102   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y102   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y102   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X46Y102   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y98    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_13_13/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X56Y98    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_13_13/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X58Y103   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X50Y108   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X50Y108   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X50Y108   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X50Y108   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y65    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y65    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y65    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X54Y65    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X34Y87    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_25_25/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   u_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT



