--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6138 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.619ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_0 (SLICE_X48Y62.G2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.051 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X53Y76.G2      net (fanout=1028)     4.970   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y62.G2      net (fanout=10)       1.051   XLXI_17/U12_1/N3
    SLICE_X48Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<1>
                                                       XLXI_17/U12_1/v_count_next<0>1
                                                       XLXI_17/U12_1/v_count_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.584ns (4.415ns logic, 7.169ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.051 - 0.089)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X53Y76.G4      net (fanout=516)      1.836   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y62.G2      net (fanout=10)       1.051   XLXI_17/U12_1/N3
    SLICE_X48Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<1>
                                                       XLXI_17/U12_1/v_count_next<0>1
                                                       XLXI_17/U12_1/v_count_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      8.450ns (4.415ns logic, 4.035ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.051 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X53Y76.G1      net (fanout=1028)     1.421   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y62.G2      net (fanout=10)       1.051   XLXI_17/U12_1/N3
    SLICE_X48Y62.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<1>
                                                       XLXI_17/U12_1/v_count_next<0>1
                                                       XLXI_17/U12_1/v_count_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (4.355ns logic, 3.620ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_8 (SLICE_X47Y67.G4), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.060 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X53Y76.G2      net (fanout=1028)     4.970   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X53Y77.F4      net (fanout=12)       0.068   XLXI_17/U12_1/h_end
    SLICE_X53Y77.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X47Y67.G4      net (fanout=10)       1.913   XLXI_17/U12_1/N11
    SLICE_X47Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<8>
                                                       XLXI_17/U12_1/v_count_next<8>1
                                                       XLXI_17/U12_1/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (4.305ns logic, 7.049ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.220ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.060 - 0.089)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X53Y76.G4      net (fanout=516)      1.836   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X53Y77.F4      net (fanout=12)       0.068   XLXI_17/U12_1/h_end
    SLICE_X53Y77.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X47Y67.G4      net (fanout=10)       1.913   XLXI_17/U12_1/N11
    SLICE_X47Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<8>
                                                       XLXI_17/U12_1/v_count_next<8>1
                                                       XLXI_17/U12_1/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (4.305ns logic, 3.915ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.060 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X53Y76.G1      net (fanout=1028)     1.421   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X53Y77.F4      net (fanout=12)       0.068   XLXI_17/U12_1/h_end
    SLICE_X53Y77.X       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/v_count_next<0>11
    SLICE_X47Y67.G4      net (fanout=10)       1.913   XLXI_17/U12_1/N11
    SLICE_X47Y67.CLK     Tgck                  0.837   XLXI_17/U12_1/v_count_reg<8>
                                                       XLXI_17/U12_1/v_count_next<8>1
                                                       XLXI_17/U12_1/v_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (4.245ns logic, 3.500ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_2 (SLICE_X48Y64.G4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.053 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X53Y76.G2      net (fanout=1028)     4.970   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y64.G4      net (fanout=10)       0.740   XLXI_17/U12_1/N3
    SLICE_X48Y64.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.273ns (4.415ns logic, 6.858ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.053 - 0.089)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y84.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X53Y76.G4      net (fanout=516)      1.836   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y64.G4      net (fanout=10)       0.740   XLXI_17/U12_1/N3
    SLICE_X48Y64.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (4.415ns logic, 3.724ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 5)
  Clock Path Skew:      -0.033ns (0.053 - 0.086)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X53Y76.G1      net (fanout=1028)     1.421   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X53Y76.Y       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end22
    SLICE_X53Y76.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X53Y76.X       Tilo                  0.704   N221
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X53Y77.G2      net (fanout=1)        0.075   N221
    SLICE_X53Y77.Y       Tilo                  0.704   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X48Y69.G2      net (fanout=12)       1.050   XLXI_17/U12_1/h_end
    SLICE_X48Y69.Y       Tilo                  0.759   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X48Y64.G4      net (fanout=10)       0.740   XLXI_17/U12_1/N3
    SLICE_X48Y64.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<3>
                                                       XLXI_17/U12_1/v_count_next<2>1
                                                       XLXI_17/U12_1/v_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (4.355ns logic, 3.309ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/mod2_reg (SLICE_X55Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/U12_1/mod2_reg (FF)
  Destination:          XLXI_17/U12_1/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/U12_1/mod2_reg to XLXI_17/U12_1/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.YQ      Tcko                  0.470   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    SLICE_X55Y83.BY      net (fanout=13)       0.548   XLXI_17/U12_1/mod2_reg
    SLICE_X55Y83.CLK     Tckdi       (-Th)    -0.135   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.605ns logic, 0.548ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_2 (SLICE_X51Y76.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_2 (FF)
  Destination:          U9/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_2 to U9/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.YQ      Tcko                  0.470   U9/counter<3>
                                                       U9/counter_2
    SLICE_X51Y76.G4      net (fanout=2)        0.331   U9/counter<2>
    SLICE_X51Y76.CLK     Tckg        (-Th)    -0.516   U9/counter<3>
                                                       U9/counter_2_rstpot
                                                       U9/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_0 (SLICE_X65Y78.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_0 (FF)
  Destination:          U9/rst_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/rst_counter_0 to U9/rst_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y78.XQ      Tcko                  0.473   U9/rst_counter<0>
                                                       U9/rst_counter_0
    SLICE_X65Y78.F4      net (fanout=2)        0.333   U9/rst_counter<0>
    SLICE_X65Y78.CLK     Tckf        (-Th)    -0.516   U9/rst_counter<0>
                                                       U9/rst_counter_0_rstpot
                                                       U9/rst_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.989ns logic, 0.333ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |   11.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6138 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:  11.619ns{1}   (Maximum frequency:  86.066MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 21 20:30:33 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



