Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 18:40:58 2018
| Host         : tansell.pao.corp.google.com running 64-bit Debian GNU/Linux rodete (upgraded from: Ubuntu 14.04.5 LTS)
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: $auto$simplemap.cc:442:simplemap_dffe$21418/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.511       -2.364                      9                 5308        0.072        0.000                      0                 5308        3.000        0.000                       0                  2347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100     {0.000 5.000}      10.000          100.000         
  pll_fb   {0.000 5.000}      10.000          100.000         
  pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  pll_fb                                                                                                                                                        8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                       7.845        0.000                       0                     2  
sys_clk            -0.511       -2.364                      9                 5308        0.072        0.000                      0                 5308        3.750        0.000                       0                  2342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_BASE/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                BUFG/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.511ns,  Total Violation       -2.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 3.337ns (32.279%)  route 7.001ns (67.721%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 10.439 - 10.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2342, unplaced)      0.584     0.584    lm32_cpu/multiplier/clk_i
                         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.040 f  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9339/Q
                         net (fo=93, unplaced)        1.063     2.103    lm32_cpu/multiplier/muliplicand[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.398 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35256/O
                         net (fo=4, unplaced)         1.135     3.533    lm32_cpu/multiplier/$abc$34783$n859
                         LUT6 (Prop_lut6_I1_O)        0.124     3.657 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35271/O
                         net (fo=3, unplaced)         0.920     4.577    lm32_cpu/multiplier/$abc$34783$n874
                         LUT3 (Prop_lut3_I1_O)        0.124     4.701 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35302/O
                         net (fo=3, unplaced)         1.129     5.830    lm32_cpu/multiplier/$abc$34783$n905
                         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35301/O
                         net (fo=6, unplaced)         0.481     6.435    lm32_cpu/multiplier/$abc$34783$n904
                         LUT2 (Prop_lut2_I1_O)        0.124     6.559 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35299/O
                         net (fo=8, unplaced)         0.940     7.499    lm32_cpu/multiplier/$abc$34783$n902
                         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_lut_1/O
                         net (fo=1, unplaced)         0.000     7.623    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     7.868 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_0/O
                         net (fo=1, unplaced)         0.000     7.868    lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.T4
                         MUXF8 (Prop_muxf8_I0_O)      0.104     7.972 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$35760.fpga_mux_2/O
                         net (fo=1, unplaced)         0.715     8.687    lm32_cpu/multiplier/$abc$34783$n3216
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.867     9.554 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[20].muxcy_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     9.554    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[24]
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.668 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[24].muxcy_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     9.668    lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.C[28]
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.997 r  lm32_cpu/multiplier/$auto$maccmap.cc:240:synth$9205.slice[28].muxcy_CARRY4/O[3]
                         net (fo=1, unplaced)         0.618    10.615    lm32_cpu/multiplier/$abc$34783$n68
                         LUT2 (Prop_lut2_I1_O)        0.307    10.922 r  lm32_cpu/multiplier/$abc$34783$auto$blifparse.cc:492:parse_blif$34817/O
                         net (fo=1, unplaced)         0.000    10.922    lm32_cpu/multiplier/$0product[31:0][31]
                         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=2342, unplaced)      0.439    10.439    lm32_cpu/multiplier/clk_i
                         FDRE                                         r  lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050/C
                         clock pessimism              0.000    10.439    
                         clock uncertainty           -0.057    10.382    
                         FDRE (Setup_fdre_C_D)        0.029    10.411    lm32_cpu/multiplier/$auto$simplemap.cc:442:simplemap_dffe$9050
  -------------------------------------------------------------------
                         required time                         10.411    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 $auto$simplemap.cc:442:simplemap_dffe$21221/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1.0.0.0/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.854%)  route 0.167ns (54.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2342, unplaced)      0.114     0.114    sys_clk
                         FDRE                                         r  $auto$simplemap.cc:442:simplemap_dffe$21221/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  $auto$simplemap.cc:442:simplemap_dffe$21221/Q
                         net (fo=2, unplaced)         0.167     0.422    storage_1.0.0.0/D
                         RAMD64E                                      r  storage_1.0.0.0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=2342, unplaced)      0.259     0.259    storage_1.0.0.0/WCLK
                         RAMD64E                                      r  storage_1.0.0.0/DP/CLK
                         clock pessimism              0.000     0.259    
                         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.350    storage_1.0.0.0/DP
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000                XADC/DCLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750                storage.0.0.0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750                storage.0.0.0/DP/CLK



