From 2f9fd147336541800ebfc16077c10439d656bfe1 Mon Sep 17 00:00:00 2001
From: Shawn Lin <shawn.lin@rock-chips.com>
Date: Thu, 12 Nov 2020 18:29:44 +0800
Subject: [PATCH] PCI: rockchip: dw: Increase delay for power to make link
 stable

Change-Id: Ib3369aeac9f99004a0b3f5831966cb04c0c7f750
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
---
 drivers/pci/controller/dwc/pcie-dw-rockchip.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/pci/controller/dwc/pcie-dw-rockchip.c b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
index 01c9db2e6fa2..6704a8e8d950 100644
--- a/drivers/pci/controller/dwc/pcie-dw-rockchip.c
+++ b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
@@ -415,7 +415,7 @@ static int rk_pcie_establish_link(struct dw_pcie *pci)
 
 	/* Rest the device */
 	gpiod_set_value_cansleep(rk_pcie->rst_gpio, 0);
-	msleep(100);
+	msleep(1000);
 	gpiod_set_value_cansleep(rk_pcie->rst_gpio, 1);
 
 	rk_pcie_disable_ltssm(rk_pcie);
-- 
2.35.3

