{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509820218270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509820218286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 00:00:18 2017 " "Processing started: Sun Nov 05 00:00:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509820218286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820218286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820218286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509820218724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509820218724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_comparator-behave " "Found design unit 1: unsigned_comparator-behave" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Om/Desktop/Project/unsigned_comparator.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231819 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_comparator " "Found entity 1: unsigned_comparator" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Om/Desktop/Project/unsigned_comparator.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-extend " "Found design unit 1: sign_extend-extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Om/Desktop/Project/sign_extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Om/Desktop/Project/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "C:/Users/Om/Desktop/Project/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Om/Desktop/Project/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Om/Desktop/Project/PriorityEncoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Om/Desktop/Project/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE_decoder-behave " "Found design unit 1: PE_decoder-behave" {  } { { "PE_decoder.vhd" "" { Text "C:/Users/Om/Desktop/Project/PE_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE_decoder " "Found entity 1: PE_decoder" {  } { { "PE_decoder.vhd" "" { Text "C:/Users/Om/Desktop/Project/PE_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_box-norer " "Found design unit 1: nor_box-norer" {  } { { "nor_box.vhd" "" { Text "C:/Users/Om/Desktop/Project/nor_box.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_box " "Found entity 1: nor_box" {  } { { "nor_box.vhd" "" { Text "C:/Users/Om/Desktop/Project/nor_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_8to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_8to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behave " "Found design unit 1: mux_4to1-behave" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Om/Desktop/Project/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "C:/Users/Om/Desktop/Project/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Om/Desktop/Project/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left7_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left7_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left7_shifter-shift " "Found design unit 1: left7_shifter-shift" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Om/Desktop/Project/left7_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 left7_shifter " "Found entity 1: left7_shifter" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Om/Desktop/Project/left7_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Om/Desktop/Project/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Om/Desktop/Project/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "C:/Users/Om/Desktop/Project/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "C:/Users/Om/Desktop/Project/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Om/Desktop/Project/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Om/Desktop/Project/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "C:/Users/Om/Desktop/Project/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Om/Desktop/Project/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Om/Desktop/Project/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509820231851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509820231913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less datapath.vhd(61) " "Verilog HDL or VHDL warning at datapath.vhd(61): object \"less\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509820231944 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greater datapath.vhd(61) " "Verilog HDL or VHDL warning at datapath.vhd(61): object \"greater\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509820231944 "|IITB_RISC|datapath:datapath_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\"" {  } { { "datapath.vhd" "Inst_reg" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low\"" {  } { { "instruction_register.vhd" "mux_low" { Text "C:/Users/Om/Desktop/Project/instruction_register.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\"" {  } { { "instruction_register.vhd" "reg_high" { Text "C:/Users/Om/Desktop/Project/instruction_register.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a1_01\"" {  } { { "datapath.vhd" "mux_a1_01" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a1 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a1\"" {  } { { "datapath.vhd" "mux_a1" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_d3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_d3\"" {  } { { "datapath.vhd" "mux_d3" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_A " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_A\"" {  } { { "datapath.vhd" "mux_A" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left7_shifter datapath:datapath_risc\|left7_shifter:shifter " "Elaborating entity \"left7_shifter\" for hierarchy \"datapath:datapath_risc\|left7_shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se6 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend datapath:datapath_risc\|sign_extend:se9 " "Elaborating entity \"sign_extend\" for hierarchy \"datapath:datapath_risc\|sign_extend:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|dregister:regA " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|dregister:regA\"" {  } { { "datapath.vhd" "regA" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_box datapath:datapath_risc\|nor_box:nanding " "Elaborating entity \"nor_box\" for hierarchy \"datapath:datapath_risc\|nor_box:nanding\"" {  } { { "datapath.vhd" "nanding" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_comparator datapath:datapath_risc\|unsigned_comparator:compare " "Elaborating entity \"unsigned_comparator\" for hierarchy \"datapath:datapath_risc\|unsigned_comparator:compare\"" {  } { { "datapath.vhd" "compare" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:datapath_risc\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:datapath_risc\|PriorityEncoder:pe\"" {  } { { "datapath.vhd" "pe" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE_decoder datapath:datapath_risc\|PE_decoder:pedecoder " "Elaborating entity \"PE_decoder\" for hierarchy \"datapath:datapath_risc\|PE_decoder:pedecoder\"" {  } { { "datapath.vhd" "pedecoder" { Text "C:/Users/Om/Desktop/Project/datapath.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(91) " "VHDL Process Statement warning at controlpath.vhd(91): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(92) " "VHDL Process Statement warning at controlpath.vhd(92): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(93) " "VHDL Process Statement warning at controlpath.vhd(93): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(94) " "VHDL Process Statement warning at controlpath.vhd(94): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(95) " "VHDL Process Statement warning at controlpath.vhd(95): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(95) " "VHDL Process Statement warning at controlpath.vhd(95): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(95) " "VHDL Process Statement warning at controlpath.vhd(95): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(143) " "VHDL Process Statement warning at controlpath.vhd(143): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equ controlpath.vhd(177) " "VHDL Process Statement warning at controlpath.vhd(177): signal \"equ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(263) " "VHDL Process Statement warning at controlpath.vhd(263): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(264) " "VHDL Process Statement warning at controlpath.vhd(264): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_done controlpath.vhd(265) " "VHDL Process Statement warning at controlpath.vhd(265): signal \"pe_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(266) " "VHDL Process Statement warning at controlpath.vhd(266): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(267) " "VHDL Process Statement warning at controlpath.vhd(267): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_done controlpath.vhd(331) " "VHDL Process Statement warning at controlpath.vhd(331): signal \"pe_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pe_done controlpath.vhd(356) " "VHDL Process Statement warning at controlpath.vhd(356): signal \"pe_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nQ controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"nQ\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_A controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_A\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_a controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_b controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_b\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_0 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_a1_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1_1 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_a1_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_mem_a\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir_low controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"en_ir_low\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_op2 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_op2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_0 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_d3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d3_1 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_d3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_0 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_a3_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a3_1 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_a3_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_0 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_b_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_b_1 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_b_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_z controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mem_a_1 controlpath.vhd(58) " "VHDL Process Statement warning at controlpath.vhd(58): inferring latch(es) for signal or variable \"m_mem_a_1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a_1 controlpath.vhd(58) " "Inferred latch for \"m_mem_a_1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_z controlpath.vhd(58) " "Inferred latch for \"m_z\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_1 controlpath.vhd(58) " "Inferred latch for \"m_b_1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_b_0 controlpath.vhd(58) " "Inferred latch for \"m_b_0\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_1 controlpath.vhd(58) " "Inferred latch for \"m_a3_1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a3_0 controlpath.vhd(58) " "Inferred latch for \"m_a3_0\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_1 controlpath.vhd(58) " "Inferred latch for \"m_d3_1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d3_0 controlpath.vhd(58) " "Inferred latch for \"m_d3_0\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_op2 controlpath.vhd(58) " "Inferred latch for \"m_op2\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(58) " "Inferred latch for \"op_sel\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir_low controlpath.vhd(58) " "Inferred latch for \"en_ir_low\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mem_a controlpath.vhd(58) " "Inferred latch for \"m_mem_a\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(58) " "Inferred latch for \"rd_mem\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(58) " "Inferred latch for \"wr_mem\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(58) " "Inferred latch for \"en_ir\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_1 controlpath.vhd(58) " "Inferred latch for \"m_a1_1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1_0 controlpath.vhd(58) " "Inferred latch for \"m_a1_0\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(58) " "Inferred latch for \"wr_rf\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_b controlpath.vhd(58) " "Inferred latch for \"en_b\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_a controlpath.vhd(58) " "Inferred latch for \"en_a\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_A controlpath.vhd(58) " "Inferred latch for \"m_A\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(58) " "Inferred latch for \"en_c\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(58) " "Inferred latch for \"en_z\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SM controlpath.vhd(58) " "Inferred latch for \"nQ.SM\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LM controlpath.vhd(58) " "Inferred latch for \"nQ.LM\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.SW controlpath.vhd(58) " "Inferred latch for \"nQ.SW\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LW controlpath.vhd(58) " "Inferred latch for \"nQ.LW\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LS controlpath.vhd(58) " "Inferred latch for \"nQ.LS\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.LHI controlpath.vhd(58) " "Inferred latch for \"nQ.LHI\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL2 controlpath.vhd(58) " "Inferred latch for \"nQ.JL2\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.JL1 controlpath.vhd(58) " "Inferred latch for \"nQ.JL1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.BEQ controlpath.vhd(58) " "Inferred latch for \"nQ.BEQ\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR2 controlpath.vhd(58) " "Inferred latch for \"nQ.AR2\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.AR1 controlpath.vhd(58) " "Inferred latch for \"nQ.AR1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT2 controlpath.vhd(58) " "Inferred latch for \"nQ.HKT2\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.HKT1 controlpath.vhd(58) " "Inferred latch for \"nQ.HKT1\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.CHECK controlpath.vhd(58) " "Inferred latch for \"nQ.CHECK\" at controlpath.vhd(58)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Om/Desktop/Project/controlpath.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820231976 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "192 " "192 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509820232679 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509820232757 "|IITB_RISC|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Om/Desktop/Project/IITB_RISC.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509820232757 "|IITB_RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509820232757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509820232757 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509820232757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509820232757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509820232976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 00:00:32 2017 " "Processing ended: Sun Nov 05 00:00:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509820232976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509820232976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509820232976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509820232976 ""}
