--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 632 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------
Slack:                  14.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.621ns (0.313 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y8.A2        net (fanout=4)        1.643   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X6Y8.A         Tilo                  0.235   avr/spi_slave/M_sck_reg_q[1]_GND_5_o_equal_1_o
                                                       avr/spi_slave/M_sck_reg_q[1]_GND_5_o_equal_1_o<1>1
    SLICE_X9Y8.A3        net (fanout=1)        1.113   avr/spi_slave/M_sck_reg_q[1]_GND_5_o_equal_1_o
    SLICE_X9Y8.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_glue_set
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (2.386ns logic, 2.756ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  14.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer/M_ctr_q_24 (FF)
  Destination:          esp/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.359ns (Levels of Logic = 1)
  Clock Path Skew:      1.051ns (1.756 - 0.705)
  Source Clock:         M_clock_10MHz_clk_out rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: timer/M_ctr_q_24 to esp/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.AQ      Tcko                  0.476   M_timer_value[27]
                                                       timer/M_ctr_q_24
    SLICE_X7Y44.A1       net (fanout=3)        4.510   M_timer_value[24]
    SLICE_X7Y44.CLK      Tas                   0.373   esp/M_state_q_FSM_FFd2
                                                       esp/M_state_q_FSM_FFd2-In
                                                       esp/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.359ns (0.849ns logic, 4.510ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  15.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.621ns (0.313 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X8Y8.A3        net (fanout=4)        1.976   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X8Y8.CLK       Tas                   0.339   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_1_glue_set
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (2.117ns logic, 1.976ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  15.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.621ns (0.313 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X8Y8.B2        net (fanout=4)        1.959   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X8Y8.CLK       Tas                   0.339   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_set
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (2.117ns logic, 1.959ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  15.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Skew:      -0.621ns (0.313 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X8Y8.A3        net (fanout=4)        1.976   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X8Y8.CLK       Tas                   0.200   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_0_glue_set
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.978ns logic, 1.976ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  15.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_bitCtr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_bitCtr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.407   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.676ns logic, 2.882ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_bitCtr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_bitCtr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.403   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.672ns logic, 2.882ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  15.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_bitCtr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_bitCtr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.365   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.634ns logic, 2.882ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  15.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_bitCtr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_bitCtr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.407   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.676ns logic, 2.764ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_bitCtr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_bitCtr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.403   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.672ns logic, 2.764ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_bitCtr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_bitCtr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.365   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (1.634ns logic, 2.764ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  15.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.614ns (0.313 - 0.927)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.A2        net (fanout=4)        1.553   avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.CLK       Tas                   0.339   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_1_glue_set
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (2.117ns logic, 1.553ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  15.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_miso_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.614ns (0.320 - 0.934)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_miso_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y8.A2        net (fanout=4)        1.643   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X6Y8.CLK       Tas                   0.221   avr/spi_slave/M_sck_reg_q[1]_GND_5_o_equal_1_o
                                                       avr/spi_slave/M_miso_reg_q_glue_set
                                                       avr/spi_slave/M_miso_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.999ns logic, 1.643ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  15.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.313 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X9Y40.B1       net (fanout=5)        0.798   esp/Mmux_M_ctr_d71
    SLICE_X9Y40.CLK      Tas                   0.373   esp/M_ctr_q[3]
                                                       esp/Mmux_M_ctr_d31
                                                       esp/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.637ns logic, 2.498ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  15.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.614ns (0.313 - 0.927)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.A2        net (fanout=4)        1.553   avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.CLK       Tas                   0.200   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_0_glue_set
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.978ns logic, 1.553ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.313 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X8Y40.C1       net (fanout=5)        0.817   esp/Mmux_M_ctr_d71
    SLICE_X8Y40.CLK      Tas                   0.339   esp/M_ctr_q[5]
                                                       esp/Mmux_M_ctr_d61
                                                       esp/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.603ns logic, 2.517ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  15.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_1 (FF)
  Destination:          esp/M_bitCtr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_1 to esp/M_bitCtr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_1
    SLICE_X8Y40.B5       net (fanout=5)        0.426   esp/M_ctr_q[1]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.407   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.676ns logic, 2.449ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  15.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_1 (FF)
  Destination:          esp/M_bitCtr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_1 to esp/M_bitCtr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_1
    SLICE_X8Y40.B5       net (fanout=5)        0.426   esp/M_ctr_q[1]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.403   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.672ns logic, 2.449ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  15.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_1 (FF)
  Destination:          esp/M_bitCtr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_1 to esp/M_bitCtr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_1
    SLICE_X8Y40.B5       net (fanout=5)        0.426   esp/M_ctr_q[1]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.365   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.634ns logic, 2.449ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X9Y39.C1       net (fanout=5)        0.738   esp/Mmux_M_ctr_d71
    SLICE_X9Y39.CLK      Tas                   0.373   esp/M_ctr_q[8]
                                                       esp/Mmux_M_ctr_d81
                                                       esp/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (1.637ns logic, 2.438ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  15.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_3 (FF)
  Destination:          esp/M_bitCtr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_3 to esp/M_bitCtr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_3
    SLICE_X8Y40.B4       net (fanout=3)        0.328   esp/M_ctr_q[3]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.407   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.676ns logic, 2.351ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  15.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_3 (FF)
  Destination:          esp/M_bitCtr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_3 to esp/M_bitCtr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_3
    SLICE_X8Y40.B4       net (fanout=3)        0.328   esp/M_ctr_q[3]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.403   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.672ns logic, 2.351ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  15.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X9Y40.B1       net (fanout=5)        0.798   esp/Mmux_M_ctr_d71
    SLICE_X9Y40.CLK      Tas                   0.373   esp/M_ctr_q[3]
                                                       esp/Mmux_M_ctr_d31
                                                       esp/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.637ns logic, 2.380ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  15.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.184 - 0.195)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X8Y40.C1       net (fanout=5)        0.817   esp/Mmux_M_ctr_d71
    SLICE_X8Y40.CLK      Tas                   0.339   esp/M_ctr_q[5]
                                                       esp/Mmux_M_ctr_d61
                                                       esp/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.603ns logic, 2.399ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_6 (FF)
  Destination:          esp/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.313 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_6 to esp/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   esp/M_ctr_q[8]
                                                       esp/M_ctr_q_6
    SLICE_X8Y40.B3       net (fanout=4)        0.859   esp/M_ctr_q[6]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X9Y40.C3       net (fanout=5)        0.635   esp/Mmux_M_ctr_d71
    SLICE_X9Y40.CLK      Tas                   0.373   esp/M_ctr_q[3]
                                                       esp/Mmux_M_ctr_d41
                                                       esp/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.637ns logic, 2.335ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  15.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_3 (FF)
  Destination:          esp/M_bitCtr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_3 to esp/M_bitCtr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_3
    SLICE_X8Y40.B4       net (fanout=3)        0.328   esp/M_ctr_q[3]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.365   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.634ns logic, 2.351ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_2 (FF)
  Destination:          esp/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.957ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.313 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_2 to esp/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   esp/M_ctr_q[3]
                                                       esp/M_ctr_q_2
    SLICE_X8Y40.B1       net (fanout=4)        0.741   esp/M_ctr_q[2]
    SLICE_X8Y40.BMUX     Tilo                  0.326   esp/M_ctr_q[5]
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>_SW0
    SLICE_X8Y39.A6       net (fanout=1)        0.385   esp/N5
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X8Y39.B4       net (fanout=6)        0.456   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X8Y39.B        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/Mmux_M_ctr_d711
    SLICE_X9Y39.C1       net (fanout=5)        0.738   esp/Mmux_M_ctr_d71
    SLICE_X9Y39.CLK      Tas                   0.373   esp/M_ctr_q[8]
                                                       esp/Mmux_M_ctr_d81
                                                       esp/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.957ns (1.637ns logic, 2.320ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.614ns (0.313 - 0.927)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X9Y8.A6        net (fanout=4)        1.184   avr/spi_slave/M_ss_reg_q
    SLICE_X9Y8.CLK       Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_glue_set
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.335ns (2.151ns logic, 1.184ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack:                  16.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               esp/M_ctr_q_0 (FF)
  Destination:          esp/M_bitCtr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.327 - 0.330)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: esp/M_ctr_q_0 to esp/M_bitCtr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DMUX     Tshcko                0.576   esp/M_ctr_q[5]
                                                       esp/M_ctr_q_0
    SLICE_X8Y39.A2       net (fanout=7)        0.779   esp/M_ctr_q[0]
    SLICE_X8Y39.A        Tilo                  0.254   esp/Mmux_M_ctr_d71
                                                       esp/GND_53_o_GND_53_o_equal_13_o<8>
    SLICE_X7Y43.D3       net (fanout=6)        0.911   esp/GND_53_o_GND_53_o_equal_13_o
    SLICE_X7Y43.D        Tilo                  0.259   esp/M_bitCtr_q[1]
                                                       esp/_n0089_inv1
    SLICE_X7Y43.CE       net (fanout=1)        0.727   esp/_n0089_inv
    SLICE_X7Y43.CLK      Tceck                 0.407   esp/M_bitCtr_q[1]
                                                       esp/M_bitCtr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.496ns logic, 2.417ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.614ns (0.313 - 0.927)
  Source Clock:         clk_IBUFG_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUFG_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.B6        net (fanout=4)        1.184   avr/spi_slave/M_ss_reg_q
    SLICE_X8Y8.CLK       Tas                   0.339   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_set
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (2.117ns logic, 1.184ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Logical resource: clock_10MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_10MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clock_10MHz/dcm_sp_inst/CLK0
  Logical resource: clock_10MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_10MHz/clk0
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUFG_BUFG/I0
  Logical resource: clk_IBUFG_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q_0/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: esp/M_txReg_q/CK0
  Location pin: OLOGIC_X0Y60.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/SR
  Logical resource: avr/spi_slave/M_bit_ct_q_0/SR
  Location pin: SLICE_X8Y8.SR
  Clock network: M_cclk_detector_ready_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_bit_ct_q[2]/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y13.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_IBUFG_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_10MHz_clkfx = PERIOD TIMEGRP "clock_10MHz_clkfx" 
TS_clk * 0.2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 495 paths analyzed, 129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  38.555ns.
--------------------------------------------------------------------------------
Slack:                  12.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 0)
  Clock Path Skew:      -2.245ns (0.342 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=12)       3.176   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.429   M_timer_value[27]
                                                       timer/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.005ns logic, 3.176ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.170ns (Levels of Logic = 0)
  Clock Path Skew:      -2.245ns (0.342 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=12)       3.176   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.418   M_timer_value[27]
                                                       timer/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.170ns (0.994ns logic, 3.176ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 0)
  Clock Path Skew:      -2.245ns (0.342 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=12)       3.176   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.395   M_timer_value[27]
                                                       timer/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.971ns logic, 3.176ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.133ns (Levels of Logic = 0)
  Clock Path Skew:      -2.245ns (0.342 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y50.SR      net (fanout=12)       3.176   M_reset_cond_out
    SLICE_X10Y50.CLK     Tsrck                 0.381   M_timer_value[27]
                                                       timer/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (0.957ns logic, 3.176ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 0)
  Clock Path Skew:      -2.244ns (0.343 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=12)       2.988   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.429   M_timer_value[23]
                                                       timer/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.005ns logic, 2.988ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.281 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y46.SR      net (fanout=12)       2.919   M_reset_cond_out
    SLICE_X10Y46.CLK     Tsrck                 0.429   M_timer_value[11]
                                                       timer/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (1.005ns logic, 2.919ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  12.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      -2.244ns (0.343 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=12)       2.988   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.418   M_timer_value[23]
                                                       timer/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.994ns logic, 2.988ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.281 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y46.SR      net (fanout=12)       2.919   M_reset_cond_out
    SLICE_X10Y46.CLK     Tsrck                 0.418   M_timer_value[11]
                                                       timer/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (0.994ns logic, 2.919ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  12.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 0)
  Clock Path Skew:      -2.244ns (0.343 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=12)       2.988   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.395   M_timer_value[23]
                                                       timer/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (0.971ns logic, 2.988ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.281 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y46.SR      net (fanout=12)       2.919   M_reset_cond_out
    SLICE_X10Y46.CLK     Tsrck                 0.395   M_timer_value[11]
                                                       timer/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (0.971ns logic, 2.919ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.945ns (Levels of Logic = 0)
  Clock Path Skew:      -2.244ns (0.343 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y49.SR      net (fanout=12)       2.988   M_reset_cond_out
    SLICE_X10Y49.CLK     Tsrck                 0.381   M_timer_value[23]
                                                       timer/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.957ns logic, 2.988ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  12.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 0)
  Clock Path Skew:      -2.306ns (0.281 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y46.SR      net (fanout=12)       2.919   M_reset_cond_out
    SLICE_X10Y46.CLK     Tsrck                 0.381   M_timer_value[11]
                                                       timer/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (0.957ns logic, 2.919ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  12.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.837ns (Levels of Logic = 0)
  Clock Path Skew:      -2.247ns (0.340 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y51.SR      net (fanout=12)       2.832   M_reset_cond_out
    SLICE_X10Y51.CLK     Tsrck                 0.429   M_timer_value[29]
                                                       timer/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.837ns (1.005ns logic, 2.832ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 0)
  Clock Path Skew:      -2.247ns (0.340 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y51.SR      net (fanout=12)       2.832   M_reset_cond_out
    SLICE_X10Y51.CLK     Tsrck                 0.418   M_timer_value[29]
                                                       timer/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.994ns logic, 2.832ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 0)
  Clock Path Skew:      -2.307ns (0.280 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y45.SR      net (fanout=12)       2.732   M_reset_cond_out
    SLICE_X10Y45.CLK     Tsrck                 0.429   M_timer_value[7]
                                                       timer/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.005ns logic, 2.732ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 0)
  Clock Path Skew:      -2.243ns (0.344 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y48.SR      net (fanout=12)       2.795   M_reset_cond_out
    SLICE_X10Y48.CLK     Tsrck                 0.429   M_timer_value[19]
                                                       timer/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.005ns logic, 2.795ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.726ns (Levels of Logic = 0)
  Clock Path Skew:      -2.307ns (0.280 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y45.SR      net (fanout=12)       2.732   M_reset_cond_out
    SLICE_X10Y45.CLK     Tsrck                 0.418   M_timer_value[7]
                                                       timer/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.726ns (0.994ns logic, 2.732ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  12.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 0)
  Clock Path Skew:      -2.243ns (0.344 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y48.SR      net (fanout=12)       2.795   M_reset_cond_out
    SLICE_X10Y48.CLK     Tsrck                 0.418   M_timer_value[19]
                                                       timer/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.994ns logic, 2.795ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 0)
  Clock Path Skew:      -2.307ns (0.280 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y45.SR      net (fanout=12)       2.732   M_reset_cond_out
    SLICE_X10Y45.CLK     Tsrck                 0.395   M_timer_value[7]
                                                       timer/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (0.971ns logic, 2.732ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 0)
  Clock Path Skew:      -2.243ns (0.344 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y48.SR      net (fanout=12)       2.795   M_reset_cond_out
    SLICE_X10Y48.CLK     Tsrck                 0.395   M_timer_value[19]
                                                       timer/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.971ns logic, 2.795ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 0)
  Clock Path Skew:      -2.307ns (0.280 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y45.SR      net (fanout=12)       2.732   M_reset_cond_out
    SLICE_X10Y45.CLK     Tsrck                 0.381   M_timer_value[7]
                                                       timer/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.957ns logic, 2.732ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 0)
  Clock Path Skew:      -2.243ns (0.344 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y48.SR      net (fanout=12)       2.795   M_reset_cond_out
    SLICE_X10Y48.CLK     Tsrck                 0.381   M_timer_value[19]
                                                       timer/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.957ns logic, 2.795ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 0)
  Clock Path Skew:      -2.305ns (0.282 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=12)       2.601   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.429   M_timer_value[15]
                                                       timer/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.005ns logic, 2.601ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  12.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 0)
  Clock Path Skew:      -2.305ns (0.282 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=12)       2.601   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.418   M_timer_value[15]
                                                       timer/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.994ns logic, 2.601ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.572ns (Levels of Logic = 0)
  Clock Path Skew:      -2.305ns (0.282 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=12)       2.601   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.395   M_timer_value[15]
                                                       timer/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (0.971ns logic, 2.601ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  12.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 0)
  Clock Path Skew:      -2.305ns (0.282 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y47.SR      net (fanout=12)       2.601   M_reset_cond_out
    SLICE_X10Y47.CLK     Tsrck                 0.381   M_timer_value[15]
                                                       timer/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.957ns logic, 2.601ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 0)
  Clock Path Skew:      -2.309ns (0.278 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y44.SR      net (fanout=12)       2.538   M_reset_cond_out
    SLICE_X10Y44.CLK     Tsrck                 0.429   M_timer_value[3]
                                                       timer/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.005ns logic, 2.538ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  12.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -2.309ns (0.278 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y44.SR      net (fanout=12)       2.538   M_reset_cond_out
    SLICE_X10Y44.CLK     Tsrck                 0.418   M_timer_value[3]
                                                       timer/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (0.994ns logic, 2.538ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 0)
  Clock Path Skew:      -2.309ns (0.278 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y44.SR      net (fanout=12)       2.538   M_reset_cond_out
    SLICE_X10Y44.CLK     Tsrck                 0.395   M_timer_value[3]
                                                       timer/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (0.971ns logic, 2.538ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          timer/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.495ns (Levels of Logic = 0)
  Clock Path Skew:      -2.309ns (0.278 - 2.587)
  Source Clock:         clk_IBUFG_BUFG rising at 80.000ns
  Destination Clock:    M_clock_10MHz_clk_out rising at 100.000ns
  Clock Uncertainty:    1.285ns

  Clock Uncertainty:          1.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       2.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to timer/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X10Y44.SR      net (fanout=12)       2.538   M_reset_cond_out
    SLICE_X10Y44.CLK     Tsrck                 0.381   M_timer_value[3]
                                                       timer/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (0.957ns logic, 2.538ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_10MHz_clkfx = PERIOD TIMEGRP "clock_10MHz_clkfx" TS_clk * 0.2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_10MHz/clkout1_buf/I0
  Logical resource: clock_10MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_10MHz/clkfx
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[3]/CLK
  Logical resource: timer/M_ctr_q_0/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[3]/CLK
  Logical resource: timer/M_ctr_q_1/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[3]/CLK
  Logical resource: timer/M_ctr_q_2/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[3]/CLK
  Logical resource: timer/M_ctr_q_3/CK
  Location pin: SLICE_X10Y44.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[7]/CLK
  Logical resource: timer/M_ctr_q_4/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[7]/CLK
  Logical resource: timer/M_ctr_q_5/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[7]/CLK
  Logical resource: timer/M_ctr_q_6/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[7]/CLK
  Logical resource: timer/M_ctr_q_7/CK
  Location pin: SLICE_X10Y45.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[11]/CLK
  Logical resource: timer/M_ctr_q_8/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[11]/CLK
  Logical resource: timer/M_ctr_q_9/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[11]/CLK
  Logical resource: timer/M_ctr_q_10/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[11]/CLK
  Logical resource: timer/M_ctr_q_11/CK
  Location pin: SLICE_X10Y46.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[15]/CLK
  Logical resource: timer/M_ctr_q_12/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[15]/CLK
  Logical resource: timer/M_ctr_q_13/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[15]/CLK
  Logical resource: timer/M_ctr_q_14/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[15]/CLK
  Logical resource: timer/M_ctr_q_15/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[19]/CLK
  Logical resource: timer/M_ctr_q_16/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[19]/CLK
  Logical resource: timer/M_ctr_q_17/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[19]/CLK
  Logical resource: timer/M_ctr_q_18/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[19]/CLK
  Logical resource: timer/M_ctr_q_19/CK
  Location pin: SLICE_X10Y48.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_20/CK
  Location pin: SLICE_X10Y49.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_21/CK
  Location pin: SLICE_X10Y49.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_22/CK
  Location pin: SLICE_X10Y49.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[23]/CLK
  Logical resource: timer/M_ctr_q_23/CK
  Location pin: SLICE_X10Y49.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_24/CK
  Location pin: SLICE_X10Y50.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_25/CK
  Location pin: SLICE_X10Y50.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_26/CK
  Location pin: SLICE_X10Y50.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[27]/CLK
  Logical resource: timer/M_ctr_q_27/CK
  Location pin: SLICE_X10Y50.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------
Slack: 99.525ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_timer_value[29]/CLK
  Logical resource: timer/M_ctr_q_28/CK
  Location pin: SLICE_X10Y51.CLK
  Clock network: M_clock_10MHz_clk_out
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|      7.711ns|            0|            0|          632|          495|
| TS_clock_10MHz_clkfx          |    100.000ns|     38.555ns|          N/A|            0|            0|          495|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.711|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1127 paths, 0 nets, and 242 connections

Design statistics:
   Minimum period:  38.555ns{1}   (Maximum frequency:  25.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan  3 20:25:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



