// Seed: 219384376
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wire id_5;
  supply1 id_6, id_7;
  assign module_1.id_0 = 0;
  wire id_8, id_9, id_10;
  assign id_7 = 1;
  logic [7:0] id_11;
  wire id_12;
  assign id_11[1 : ""] = id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2#(
        .id_6(1),
        .id_7(1 - 1)
    ),
    output tri1 id_3,
    input supply0 id_4
);
  tri0 id_8;
  assign id_3 = 1 & id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_0
  );
  assign id_2 = 1 - id_1;
endmodule
