digraph "CFG for '_Z14stencilShared2PfS_ii' function" {
	label="CFG for '_Z14stencilShared2PfS_ii' function";

	Node0x4cb4530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  br label %17\l}"];
	Node0x4cb4530 -> Node0x4cb5da0;
	Node0x4cb5ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%14:\l14:                                               \l  %15 = add nsw i32 %13, %3\l  %16 = icmp slt i32 %15, %2\l  br i1 %16, label %26, label %147\l|{<s0>T|<s1>F}}"];
	Node0x4cb5ea0:s0 -> Node0x4cb4ad0;
	Node0x4cb5ea0:s1 -> Node0x4cb6160;
	Node0x4cb5da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%17:\l17:                                               \l  %18 = phi i32 [ %12, %4 ], [ %24, %17 ]\l  %19 = add nsw i32 %18, %13\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %18\l  store float %22, float addrspace(3)* %23, align 4, !tbaa !7\l  %24 = add nuw nsw i32 %18, 1024\l  %25 = icmp ult i32 %18, 21\l  br i1 %25, label %17, label %14, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4cb5da0:s0 -> Node0x4cb5da0;
	Node0x4cb5da0:s1 -> Node0x4cb5ea0;
	Node0x4cb4ad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%26:\l26:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %27 = sub nsw i32 0, %3\l  %28 = icmp sgt i32 %3, 0\l  br i1 %28, label %29, label %59\l|{<s0>T|<s1>F}}"];
	Node0x4cb4ad0:s0 -> Node0x4cb7b90;
	Node0x4cb4ad0:s1 -> Node0x4cb7be0;
	Node0x4cb7b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%29:\l29:                                               \l  %30 = sub nsw i32 1, %3\l  %31 = tail call i32 @llvm.smax.i32(i32 %3, i32 %30)\l  %32 = add nuw i32 %31, %3\l  %33 = add i32 %32, -1\l  %34 = and i32 %32, 7\l  %35 = icmp eq i32 %34, 0\l  br i1 %35, label %54, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4cb7b90:s0 -> Node0x4cb8350;
	Node0x4cb7b90:s1 -> Node0x4cb83e0;
	Node0x4cb83e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%36:\l36:                                               \l  %37 = phi i32 [ %49, %36 ], [ %27, %29 ]\l  %38 = phi float [ %48, %36 ], [ 0.000000e+00, %29 ]\l  %39 = phi i32 [ %50, %36 ], [ 0, %29 ]\l  %40 = add i32 %37, %3\l  %41 = add nuw nsw i32 %40, %12\l  %42 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %41\l  %43 = load float, float addrspace(3)* %42, align 4, !tbaa !7\l  %44 = sext i32 %40 to i64\l  %45 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %44\l  %46 = load float, float addrspace(4)* %45, align 4, !tbaa !7\l  %47 = fmul contract float %43, %46\l  %48 = fadd contract float %38, %47\l  %49 = add nsw i32 %37, 1\l  %50 = add nuw nsw i32 %39, 1\l  %51 = icmp eq i32 %50, %34\l  br i1 %51, label %52, label %36, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4cb83e0:s0 -> Node0x4cb9400;
	Node0x4cb83e0:s1 -> Node0x4cb83e0;
	Node0x4cb9400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{%52:\l52:                                               \l  %53 = sub i32 %34, %3\l  br label %54\l}"];
	Node0x4cb9400 -> Node0x4cb8350;
	Node0x4cb8350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%54:\l54:                                               \l  %55 = phi i32 [ %27, %29 ], [ %53, %52 ]\l  %56 = phi float [ 0.000000e+00, %29 ], [ %48, %52 ]\l  %57 = phi float [ undef, %29 ], [ %48, %52 ]\l  %58 = icmp ult i32 %33, 7\l  br i1 %58, label %59, label %63\l|{<s0>T|<s1>F}}"];
	Node0x4cb8350:s0 -> Node0x4cb7be0;
	Node0x4cb8350:s1 -> Node0x4cb9f60;
	Node0x4cb7be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%59:\l59:                                               \l  %60 = phi float [ 0.000000e+00, %26 ], [ %57, %54 ], [ %144, %63 ]\l  %61 = sext i32 %15 to i64\l  %62 = getelementptr inbounds float, float addrspace(1)* %1, i64 %61\l  store float %60, float addrspace(1)* %62, align 4, !tbaa !7\l  br label %147\l}"];
	Node0x4cb7be0 -> Node0x4cb6160;
	Node0x4cb9f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%63:\l63:                                               \l  %64 = phi i32 [ %145, %63 ], [ %55, %54 ]\l  %65 = phi float [ %144, %63 ], [ %56, %54 ]\l  %66 = add i32 %64, %3\l  %67 = add i32 %66, %12\l  %68 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %67\l  %69 = load float, float addrspace(3)* %68, align 4, !tbaa !7\l  %70 = sext i32 %66 to i64\l  %71 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %70\l  %72 = load float, float addrspace(4)* %71, align 4, !tbaa !7\l  %73 = fmul contract float %69, %72\l  %74 = fadd contract float %65, %73\l  %75 = add nsw i32 %64, 1\l  %76 = add i32 %75, %3\l  %77 = add i32 %76, %12\l  %78 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %77\l  %79 = load float, float addrspace(3)* %78, align 4, !tbaa !7\l  %80 = sext i32 %76 to i64\l  %81 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %80\l  %82 = load float, float addrspace(4)* %81, align 4, !tbaa !7\l  %83 = fmul contract float %79, %82\l  %84 = fadd contract float %74, %83\l  %85 = add nsw i32 %64, 2\l  %86 = add i32 %85, %3\l  %87 = add i32 %86, %12\l  %88 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %87\l  %89 = load float, float addrspace(3)* %88, align 4, !tbaa !7\l  %90 = sext i32 %86 to i64\l  %91 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %90\l  %92 = load float, float addrspace(4)* %91, align 4, !tbaa !7\l  %93 = fmul contract float %89, %92\l  %94 = fadd contract float %84, %93\l  %95 = add nsw i32 %64, 3\l  %96 = add i32 %95, %3\l  %97 = add i32 %96, %12\l  %98 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %97\l  %99 = load float, float addrspace(3)* %98, align 4, !tbaa !7\l  %100 = sext i32 %96 to i64\l  %101 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %100\l  %102 = load float, float addrspace(4)* %101, align 4, !tbaa !7\l  %103 = fmul contract float %99, %102\l  %104 = fadd contract float %94, %103\l  %105 = add nsw i32 %64, 4\l  %106 = add i32 %105, %3\l  %107 = add i32 %106, %12\l  %108 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %107\l  %109 = load float, float addrspace(3)* %108, align 4, !tbaa !7\l  %110 = sext i32 %106 to i64\l  %111 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %110\l  %112 = load float, float addrspace(4)* %111, align 4, !tbaa !7\l  %113 = fmul contract float %109, %112\l  %114 = fadd contract float %104, %113\l  %115 = add nsw i32 %64, 5\l  %116 = add i32 %115, %3\l  %117 = add i32 %116, %12\l  %118 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %117\l  %119 = load float, float addrspace(3)* %118, align 4, !tbaa !7\l  %120 = sext i32 %116 to i64\l  %121 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %120\l  %122 = load float, float addrspace(4)* %121, align 4, !tbaa !7\l  %123 = fmul contract float %119, %122\l  %124 = fadd contract float %114, %123\l  %125 = add nsw i32 %64, 6\l  %126 = add i32 %125, %3\l  %127 = add i32 %126, %12\l  %128 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %127\l  %129 = load float, float addrspace(3)* %128, align 4, !tbaa !7\l  %130 = sext i32 %126 to i64\l  %131 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %130\l  %132 = load float, float addrspace(4)* %131, align 4, !tbaa !7\l  %133 = fmul contract float %129, %132\l  %134 = fadd contract float %124, %133\l  %135 = add nsw i32 %64, 7\l  %136 = add i32 %135, %3\l  %137 = add i32 %136, %12\l  %138 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared2PfS_iiE6buffer, i32 0, i32 %137\l  %139 = load float, float addrspace(3)* %138, align 4, !tbaa !7\l  %140 = sext i32 %136 to i64\l  %141 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %140\l  %142 = load float, float addrspace(4)* %141, align 4, !tbaa !7\l  %143 = fmul contract float %139, %142\l  %144 = fadd contract float %134, %143\l  %145 = add nsw i32 %64, 8\l  %146 = icmp slt i32 %145, %3\l  br i1 %146, label %63, label %59, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x4cb9f60:s0 -> Node0x4cb9f60;
	Node0x4cb9f60:s1 -> Node0x4cb7be0;
	Node0x4cb6160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%147:\l147:                                              \l  ret void\l}"];
}
