Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu May 19 01:01:57 2022
| Host         : DESKTOP-LNFBGQQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  6           
TIMING-20  Warning   Non-clocked latch              245         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1839)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (488)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1839)
---------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/en0/out0_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/AGENT/PG_0/inst/en0/out0_reg[1]/Q (HIGH)

 There are 227 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[11]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[7]/Q (HIGH)

 There are 163 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: system_i/CU_0/inst/FSM_onehot_cs_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/EV/SD_0/inst/en0/out0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/bram_input_interface_0/inst/reg2/out0_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (488)
--------------------------------------------------
 There are 488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.735        0.000                      0                11506        0.026        0.000                      0                11506        9.020        0.000                       0                  4042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.735        0.000                      0                11506        0.026        0.000                      0                11506        9.020        0.000                       0                  4042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.562ns  (logic 6.116ns (42.000%)  route 8.446ns (58.000%))
  Logic Levels:           17  (CARRY4=11 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.365     5.706    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X64Y41         LDCE (SetClr_ldce_CLR_Q)     1.060     6.766 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         1.311     8.077    system_i/EV/SD_0/act[0]
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.201 r  system_i/EV/SD_0/out00_carry_i_18__0/O
                         net (fo=1, routed)           0.000     8.201    system_i/EV/SD_0/out00_carry_i_18__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.733 r  system_i/EV/SD_0/out00_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.733    system_i/EV/SD_0/out00_carry_i_10__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  system_i/EV/SD_0/out00_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.001     8.847    system_i/EV/SD_0/out00_carry_i_9__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.181 r  system_i/EV/SD_0/out00_carry__0_i_9__0/O[1]
                         net (fo=3, routed)           0.780     9.962    system_i/EV/SD_0/inst/mult1/p1/in004_out[8]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.303    10.265 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.265    system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_i_6__1_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.663 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.001    10.663    system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.997 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__1/O[1]
                         net (fo=2, routed)           0.586    11.583    system_i/EV/SD_0/inst/mult1/p1/out00[9]
    SLICE_X62Y50         LUT3 (Prop_lut3_I1_O)        0.303    11.886 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.886    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_8_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.419 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.419    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.536    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.653    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.770 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.770    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.093 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/O[1]
                         net (fo=15, routed)          1.725    14.818    system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0_i_2_0[1]
    SLICE_X43Y51         LUT5 (Prop_lut5_I1_O)        0.306    15.124 r  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    15.124    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_31_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.656 f  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_3/CO[3]
                         net (fo=3, routed)           1.196    16.852    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_3_n_0
    SLICE_X42Y57         LUT5 (Prop_lut5_I3_O)        0.150    17.002 r  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0/O
                         net (fo=1, routed)           0.482    17.484    system_i/EV/SD_0/inst/reg0/D[5]
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.478    22.657    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[5]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.265    22.219    system_i/EV/SD_0/inst/reg0/out0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                         -17.484    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.849ns  (logic 7.240ns (48.757%)  route 7.609ns (51.243%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.510     6.851    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.299     7.150 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.150    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.551 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.887 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/O[0]
                         net (fo=1, routed)           0.626     8.512    system_i/AGENT/QA_0/inst/reg0/out00_carry__1[0]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.299     8.811 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__1_i_8__2/O
                         net (fo=1, routed)           0.000     8.811    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__1_i_3_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.343 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.656 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/O[3]
                         net (fo=2, routed)           1.122    10.778    system_i/AGENT/QA_0/inst/reg5/out00[15]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.331    11.109 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_4/O
                         net (fo=2, routed)           0.594    11.703    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.332    12.035 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.035    system_i/AGENT/QA_0/inst/reg5_n_110
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.567 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.567    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.901 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.639    13.540    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.303    13.843 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.843    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.219 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.219    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.438 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    15.085    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_7
    SLICE_X47Y41         LUT4 (Prop_lut4_I3_O)        0.295    15.380 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    15.380    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.912 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.912    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.134 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[0]
                         net (fo=1, routed)           0.473    16.606    system_i/AGENT/QA_0/inst/reg5/out00_0[24]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.299    16.905 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.905    system_i/AGENT/QA_0/inst/reg5_n_72
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.437    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[1]
                         net (fo=1, routed)           0.000    17.771    system_i/AGENT/QA_0/inst/reg6/D[29]
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.493    22.673    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[29]/C
                         clock pessimism              0.115    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.062    22.547    system_i/AGENT/QA_0/inst/reg6/out0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -17.771    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.496ns  (logic 6.001ns (41.399%)  route 8.495ns (58.601%))
  Logic Levels:           17  (CARRY4=11 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.365     5.706    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X64Y41         LDCE (SetClr_ldce_CLR_Q)     1.060     6.766 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         1.021     7.787    system_i/EV/SD_0/act[0]
    SLICE_X59Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.911 f  system_i/EV/SD_0/out00_carry_i_17/O
                         net (fo=1, routed)           0.000     7.911    system_i/EV/SD_0/out00_carry_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.461 r  system_i/EV/SD_0/out00_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.461    system_i/EV/SD_0/out00_carry_i_10_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.774 r  system_i/EV/SD_0/out00_carry_i_9/O[3]
                         net (fo=3, routed)           0.974     9.748    system_i/EV/SD_0/inst/mult0/p1/in006_out[6]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.306    10.054 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    10.054    system_i/EV/SD_0/inst/mult0/p1/out00_carry__0_i_6__2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.452 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.001    10.453    system_i/EV/SD_0/inst/mult0/p1/out00_carry__0_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.567 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.567    system_i/EV/SD_0/inst/mult0/p1/out00_carry__1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.681 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.681    system_i/EV/SD_0/inst/mult0/p1/out00_carry__2_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.795 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.795    system_i/EV/SD_0/inst/mult0/p1/out00_carry__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.129 r  system_i/EV/SD_0/inst/mult0/p1/out00_carry__4/O[1]
                         net (fo=2, routed)           0.961    12.090    system_i/EV/SD_0/inst/mult0/p1/out00[21]
    SLICE_X52Y53         LUT3 (Prop_lut3_I1_O)        0.303    12.393 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    12.393    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_8_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.943 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.943    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[23]_INST_0_i_1_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.057 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.057    system_i/EV/SD_0/inst/mult0/p1/panjang_r0[27]_INST_0_i_1_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.391 r  system_i/EV/SD_0/inst/mult0/p1/panjang_r0[31]_INST_0_i_1/O[1]
                         net (fo=15, routed)          1.251    14.642    system_i/EV/SD_0/inst/reg0/level_r0[0]_INST_0_i_2_1[1]
    SLICE_X41Y51         LUT5 (Prop_lut5_I1_O)        0.303    14.945 r  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    14.945    system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_29_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.343 f  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_3/CO[3]
                         net (fo=3, routed)           1.310    16.653    system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0_i_3_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I3_O)        0.153    16.806 r  system_i/EV/SD_0/inst/reg0/level_r0[2]_INST_0/O
                         net (fo=1, routed)           0.611    17.418    system_i/EV/SD_0/inst/reg0/D[2]
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.478    22.657    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[2]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.284    22.200    system_i/EV/SD_0/inst/reg0/out0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -17.418    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.913ns  (logic 5.110ns (34.265%)  route 9.803ns (65.735%))
  Logic Levels:           16  (CARRY4=9 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.404     6.745    system_i/bram_output_interface_0/inst/rst
    SLICE_X54Y34         LDCE (SetClr_ldce_CLR_Q)     1.073     7.818 f  system_i/bram_output_interface_0/inst/q1_reg[11]/Q
                         net (fo=12, routed)          1.300     9.117    system_i/AGENT/PG_0/inst/greed_action/max0/qA1[11]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.241 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     9.241    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_i_7__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__2/CO[3]
                         net (fo=96, routed)          1.360    11.379    system_i/AGENT/PG_0/inst/greed_action/max0/CO[0]
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.150    11.529 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry_i_18/O
                         net (fo=1, routed)           0.436    11.966    system_i/AGENT/PG_0/inst/greed_action/max0/in0[1]
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.292 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry_i_4__1/O
                         net (fo=1, routed)           0.465    12.757    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0_0[0]
    SLICE_X66Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.307 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.541 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2/CO[3]
                         net (fo=32, routed)          1.067    14.724    system_i/AGENT/PG_0/inst/greed_action/max1/act_greed2_carry__1_i_1_0[0]
    SLICE_X64Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.848 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry__0_i_11/O
                         net (fo=3, routed)           0.944    15.792    system_i/AGENT/PG_0/inst/greed_action/max1/maxqA[15]
    SLICE_X67Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.916 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.916    system_i/AGENT/PG_0/inst/greed_action_n_22
    SLICE_X67Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.466 r  system_i/AGENT/PG_0/inst/act_greed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.466    system_i/AGENT/PG_0/inst/act_greed1_carry__0_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.694 f  system_i/AGENT/PG_0/inst/act_greed1_carry__1/CO[2]
                         net (fo=4, routed)           0.828    17.522    system_i/AGENT/PG_0/inst/reg0/CO[0]
    SLICE_X66Y41         LUT6 (Prop_lut6_I0_O)        0.313    17.835 r  system_i/AGENT/PG_0/inst/reg0/out0[0]_i_1/O
                         net (fo=1, routed)           0.000    17.835    system_i/AGENT/PG_0/inst/reg0/out0[0]_i_1_n_0
    SLICE_X66Y41         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.556    22.736    system_i/AGENT/PG_0/inst/reg0/clk
    SLICE_X66Y41         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[0]/C
                         clock pessimism              0.115    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.077    22.625    system_i/AGENT/PG_0/inst/reg0/out0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                         -17.835    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.828ns  (logic 7.219ns (48.684%)  route 7.609ns (51.316%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.510     6.851    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.299     7.150 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.150    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.551 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.887 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/O[0]
                         net (fo=1, routed)           0.626     8.512    system_i/AGENT/QA_0/inst/reg0/out00_carry__1[0]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.299     8.811 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__1_i_8__2/O
                         net (fo=1, routed)           0.000     8.811    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__1_i_3_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.343 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.656 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/O[3]
                         net (fo=2, routed)           1.122    10.778    system_i/AGENT/QA_0/inst/reg5/out00[15]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.331    11.109 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_4/O
                         net (fo=2, routed)           0.594    11.703    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.332    12.035 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.035    system_i/AGENT/QA_0/inst/reg5_n_110
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.567 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.567    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.901 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.639    13.540    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.303    13.843 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.843    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.219 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.219    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.438 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    15.085    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_7
    SLICE_X47Y41         LUT4 (Prop_lut4_I3_O)        0.295    15.380 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    15.380    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.912 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.912    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.134 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[0]
                         net (fo=1, routed)           0.473    16.606    system_i/AGENT/QA_0/inst/reg5/out00_0[24]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.299    16.905 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.905    system_i/AGENT/QA_0/inst/reg5_n_72
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.437    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.750 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[3]
                         net (fo=1, routed)           0.000    17.750    system_i/AGENT/QA_0/inst/reg6/D[31]
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.493    22.673    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[31]/C
                         clock pessimism              0.115    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.062    22.547    system_i/AGENT/QA_0/inst/reg6/out0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -17.750    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.754ns  (logic 7.145ns (48.427%)  route 7.609ns (51.573%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.510     6.851    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.299     7.150 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.150    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.551 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.887 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/O[0]
                         net (fo=1, routed)           0.626     8.512    system_i/AGENT/QA_0/inst/reg0/out00_carry__1[0]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.299     8.811 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__1_i_8__2/O
                         net (fo=1, routed)           0.000     8.811    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__1_i_3_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.343 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.656 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/O[3]
                         net (fo=2, routed)           1.122    10.778    system_i/AGENT/QA_0/inst/reg5/out00[15]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.331    11.109 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_4/O
                         net (fo=2, routed)           0.594    11.703    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.332    12.035 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.035    system_i/AGENT/QA_0/inst/reg5_n_110
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.567 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.567    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.901 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.639    13.540    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.303    13.843 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.843    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.219 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.219    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.438 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    15.085    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_7
    SLICE_X47Y41         LUT4 (Prop_lut4_I3_O)        0.295    15.380 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    15.380    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.912 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.912    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.134 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[0]
                         net (fo=1, routed)           0.473    16.606    system_i/AGENT/QA_0/inst/reg5/out00_0[24]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.299    16.905 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.905    system_i/AGENT/QA_0/inst/reg5_n_72
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.437    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.676 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[2]
                         net (fo=1, routed)           0.000    17.676    system_i/AGENT/QA_0/inst/reg6/D[30]
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.493    22.673    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[30]/C
                         clock pessimism              0.115    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.062    22.547    system_i/AGENT/QA_0/inst/reg6/out0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -17.676    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 5.110ns (34.487%)  route 9.707ns (65.513%))
  Logic Levels:           16  (CARRY4=9 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.404     6.745    system_i/bram_output_interface_0/inst/rst
    SLICE_X54Y34         LDCE (SetClr_ldce_CLR_Q)     1.073     7.818 f  system_i/bram_output_interface_0/inst/q1_reg[11]/Q
                         net (fo=12, routed)          1.300     9.117    system_i/AGENT/PG_0/inst/greed_action/max0/qA1[11]
    SLICE_X60Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.241 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     9.241    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_i_7__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.791 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.791    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.905    system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__1_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry__2/CO[3]
                         net (fo=96, routed)          1.360    11.379    system_i/AGENT/PG_0/inst/greed_action/max0/CO[0]
    SLICE_X64Y32         LUT3 (Prop_lut3_I1_O)        0.150    11.529 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry_i_18/O
                         net (fo=1, routed)           0.436    11.966    system_i/AGENT/PG_0/inst/greed_action/max0/in0[1]
    SLICE_X64Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.292 r  system_i/AGENT/PG_0/inst/greed_action/max0/out01_carry_i_4__1/O
                         net (fo=1, routed)           0.465    12.757    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0_0[0]
    SLICE_X66Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.307 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__0_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.541 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.541    system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.658 r  system_i/AGENT/PG_0/inst/greed_action/max2/out01_carry__2/CO[3]
                         net (fo=32, routed)          1.067    14.724    system_i/AGENT/PG_0/inst/greed_action/max1/act_greed2_carry__1_i_1_0[0]
    SLICE_X64Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.848 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry__0_i_11/O
                         net (fo=3, routed)           0.944    15.792    system_i/AGENT/PG_0/inst/greed_action/max1/maxqA[15]
    SLICE_X67Y37         LUT6 (Prop_lut6_I0_O)        0.124    15.916 r  system_i/AGENT/PG_0/inst/greed_action/max1/act_greed1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    15.916    system_i/AGENT/PG_0/inst/greed_action_n_22
    SLICE_X67Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.466 r  system_i/AGENT/PG_0/inst/act_greed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.466    system_i/AGENT/PG_0/inst/act_greed1_carry__0_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.694 f  system_i/AGENT/PG_0/inst/act_greed1_carry__1/CO[2]
                         net (fo=4, routed)           0.732    17.426    system_i/AGENT/PG_0/inst/reg0/CO[0]
    SLICE_X66Y42         LUT5 (Prop_lut5_I1_O)        0.313    17.739 r  system_i/AGENT/PG_0/inst/reg0/out0[1]_i_1/O
                         net (fo=1, routed)           0.000    17.739    system_i/AGENT/PG_0/inst/reg0/out0[1]_i_1_n_0
    SLICE_X66Y42         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.556    22.736    system_i/AGENT/PG_0/inst/reg0/clk
    SLICE_X66Y42         FDRE                                         r  system_i/AGENT/PG_0/inst/reg0/out0_reg[1]/C
                         clock pessimism              0.115    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X66Y42         FDRE (Setup_fdre_C_D)        0.077    22.625    system_i/AGENT/PG_0/inst/reg0/out0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.625    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.738ns  (logic 7.129ns (48.371%)  route 7.609ns (51.629%))
  Logic Levels:           20  (CARRY4=13 LUT3=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 f  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        3.510     6.851    system_i/AGENT/QA_0/inst/reg0/rst
    SLICE_X56Y33         LUT5 (Prop_lut5_I2_O)        0.299     7.150 r  system_i/AGENT/QA_0/inst/reg0/out00_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.150    system_i/AGENT/QA_0/inst/mult_gamma/p0/S[3]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.551 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry/CO[3]
                         net (fo=1, routed)           0.000     7.551    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.887 r  system_i/AGENT/QA_0/inst/mult_gamma/p0/out00_carry__1/O[0]
                         net (fo=1, routed)           0.626     8.512    system_i/AGENT/QA_0/inst/reg0/out00_carry__1[0]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.299     8.811 r  system_i/AGENT/QA_0/inst/reg0/out00_carry__1_i_8__2/O
                         net (fo=1, routed)           0.000     8.811    system_i/AGENT/QA_0/inst/mult_gamma/p1/i_alpha_carry__1_i_3_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.343 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.656 r  system_i/AGENT/QA_0/inst/mult_gamma/p1/out00_carry__2/O[3]
                         net (fo=2, routed)           1.122    10.778    system_i/AGENT/QA_0/inst/reg5/out00[15]
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.331    11.109 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_4/O
                         net (fo=2, routed)           0.594    11.703    system_i/AGENT/QA_0/inst/reg5/out0_reg[18]_0[0]
    SLICE_X49Y39         LUT5 (Prop_lut5_I4_O)        0.332    12.035 r  system_i/AGENT/QA_0/inst/reg5/i_alpha_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.035    system_i/AGENT/QA_0/inst/reg5_n_110
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.567 r  system_i/AGENT/QA_0/inst/i_alpha_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.567    system_i/AGENT/QA_0/inst/i_alpha_carry__3_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.901 r  system_i/AGENT/QA_0/inst/i_alpha_carry__4/O[1]
                         net (fo=5, routed)           0.639    13.540    system_i/AGENT/QA_0/inst/mult_alpha/p0/i_alpha[20]
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.303    13.843 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5/O
                         net (fo=1, routed)           0.000    13.843    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_i_5_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.219 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.219    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__3_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.438 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4/O[0]
                         net (fo=1, routed)           0.647    15.085    system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_n_7
    SLICE_X47Y41         LUT4 (Prop_lut4_I3_O)        0.295    15.380 r  system_i/AGENT/QA_0/inst/mult_alpha/p0/out00_carry__4_i_8__1/O
                         net (fo=1, routed)           0.000    15.380    system_i/AGENT/QA_0/inst/mult_alpha/p1/w_new_qA_0_carry__4_i_4[0]
    SLICE_X47Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.912 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.912    system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__4_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.134 r  system_i/AGENT/QA_0/inst/mult_alpha/p1/out00_carry__5/O[0]
                         net (fo=1, routed)           0.473    16.606    system_i/AGENT/QA_0/inst/reg5/out00_0[24]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.299    16.905 r  system_i/AGENT/QA_0/inst/reg5/w_new_qA_0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.905    system_i/AGENT/QA_0/inst/reg5_n_72
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.437    system_i/AGENT/QA_0/inst/w_new_qA_0_carry__5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.660 r  system_i/AGENT/QA_0/inst/w_new_qA_0_carry__6/O[0]
                         net (fo=1, routed)           0.000    17.660    system_i/AGENT/QA_0/inst/reg6/D[28]
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.493    22.673    system_i/AGENT/QA_0/inst/reg6/clk
    SLICE_X48Y43         FDRE                                         r  system_i/AGENT/QA_0/inst/reg6/out0_reg[28]/C
                         clock pessimism              0.115    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)        0.062    22.547    system_i/AGENT/QA_0/inst/reg6/out0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -17.660    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.677ns  (logic 6.214ns (42.339%)  route 8.463ns (57.661%))
  Logic Levels:           18  (CARRY4=11 LDCE=1 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.365     5.706    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X64Y41         LDCE (SetClr_ldce_CLR_Q)     1.060     6.766 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         1.311     8.077    system_i/EV/SD_0/act[0]
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.201 r  system_i/EV/SD_0/out00_carry_i_18__0/O
                         net (fo=1, routed)           0.000     8.201    system_i/EV/SD_0/out00_carry_i_18__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.733 r  system_i/EV/SD_0/out00_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     8.733    system_i/EV/SD_0/out00_carry_i_10__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.847 r  system_i/EV/SD_0/out00_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.001     8.847    system_i/EV/SD_0/out00_carry_i_9__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.181 r  system_i/EV/SD_0/out00_carry__0_i_9__0/O[1]
                         net (fo=3, routed)           0.780     9.962    system_i/EV/SD_0/inst/mult1/p1/in004_out[8]
    SLICE_X61Y49         LUT5 (Prop_lut5_I2_O)        0.303    10.265 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    10.265    system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_i_6__1_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.663 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__0/CO[3]
                         net (fo=1, routed)           0.001    10.663    system_i/EV/SD_0/inst/mult1/p1/out00_carry__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.997 r  system_i/EV/SD_0/inst/mult1/p1/out00_carry__1/O[1]
                         net (fo=2, routed)           0.586    11.583    system_i/EV/SD_0/inst/mult1/p1/out00[9]
    SLICE_X62Y50         LUT3 (Prop_lut3_I1_O)        0.303    11.886 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.886    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_8_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.419 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.419    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[11]_INST_0_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.536 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.536    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[15]_INST_0_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.653 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.653    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[19]_INST_0_i_1_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.770 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.770    system_i/EV/SD_0/inst/mult1/p1/panjang_r1[23]_INST_0_i_1_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.093 r  system_i/EV/SD_0/inst/mult1/p1/panjang_r1[27]_INST_0_i_1/O[1]
                         net (fo=15, routed)          1.725    14.818    system_i/EV/SD_0/inst/reg0/level_r1[0]_INST_0_i_2_0[1]
    SLICE_X43Y51         LUT5 (Prop_lut5_I1_O)        0.306    15.124 r  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    15.124    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_31_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.656 f  system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_3/CO[3]
                         net (fo=3, routed)           1.196    16.852    system_i/EV/SD_0/inst/reg0/level_r1[2]_INST_0_i_3_n_0
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124    16.976 r  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.498    17.475    system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0_i_1_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124    17.599 r  system_i/EV/SD_0/inst/reg0/level_r1[1]_INST_0/O
                         net (fo=1, routed)           0.000    17.599    system_i/EV/SD_0/inst/reg0/D[4]
    SLICE_X43Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.478    22.657    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X43Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[4]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.031    22.515    system_i/EV/SD_0/inst/reg0/out0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.515    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/reg0/out0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.301ns  (logic 5.984ns (41.844%)  route 8.317ns (58.156%))
  Logic Levels:           16  (CARRY4=10 LDCE=1 LUT3=2 LUT5=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.628     2.922    system_i/PS/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y81         FDRE                                         r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.419     3.341 r  system_i/PS/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1205, routed)        2.365     5.706    system_i/AGENT/PG_0/inst/en1/rst
    SLICE_X64Y41         LDCE (SetClr_ldce_CLR_Q)     1.060     6.766 f  system_i/AGENT/PG_0/inst/en1/out0_reg[0]/Q
                         net (fo=128, routed)         1.118     7.884    system_i/EV/SD_0/act[0]
    SLICE_X58Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.008 r  system_i/EV/SD_0/out00_carry_i_17__2/O
                         net (fo=1, routed)           0.000     8.008    system_i/EV/SD_0/out00_carry_i_17__2_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.541 r  system_i/EV/SD_0/out00_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.541    system_i/EV/SD_0/out00_carry_i_10__2_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.658 r  system_i/EV/SD_0/out00_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     8.658    system_i/EV/SD_0/out00_carry_i_9__2_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.981 r  system_i/EV/SD_0/out00_carry__0_i_9__2/O[1]
                         net (fo=3, routed)           0.654     9.635    system_i/EV/SD_0/inst/mult3/p1/in000_out[8]
    SLICE_X57Y47         LUT5 (Prop_lut5_I4_O)        0.306     9.941 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.941    system_i/EV/SD_0/inst/mult3/p1/out00_carry__1_i_8_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.473 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.473    system_i/EV/SD_0/inst/mult3/p1/out00_carry__1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.587 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.587    system_i/EV/SD_0/inst/mult3/p1/out00_carry__2_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.900 r  system_i/EV/SD_0/inst/mult3/p1/out00_carry__3/O[3]
                         net (fo=2, routed)           0.929    11.829    system_i/EV/SD_0/inst/mult3/p1/out00[19]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.306    12.135 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[19]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.135    system_i/EV/SD_0/inst/mult3/p1/panjang_r3[19]_INST_0_i_6_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.536 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.536    system_i/EV/SD_0/inst/mult3/p1/panjang_r3[19]_INST_0_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.650 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.650    system_i/EV/SD_0/inst/mult3/p1/panjang_r3[23]_INST_0_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.984 r  system_i/EV/SD_0/inst/mult3/p1/panjang_r3[27]_INST_0_i_1/O[1]
                         net (fo=15, routed)          1.449    14.433    system_i/EV/SD_0/inst/reg0/level_r3[0]_INST_0_i_2_0[1]
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.303    14.736 r  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    14.736    system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_31_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.268 f  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_3/CO[3]
                         net (fo=3, routed)           1.315    16.583    system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0_i_3_n_0
    SLICE_X45Y56         LUT5 (Prop_lut5_I3_O)        0.153    16.736 r  system_i/EV/SD_0/inst/reg0/level_r3[2]_INST_0/O
                         net (fo=1, routed)           0.487    17.223    system_i/EV/SD_0/inst/reg0/D[11]
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        1.478    22.657    system_i/EV/SD_0/inst/reg0/clk
    SLICE_X41Y57         FDRE                                         r  system_i/EV/SD_0/inst/reg0/out0_reg[11]/C
                         clock pessimism              0.129    22.786    
                         clock uncertainty           -0.302    22.484    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.270    22.214    system_i/EV/SD_0/inst/reg0/out0_reg[11]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -17.223    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.365%)  route 0.232ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.563     0.899    system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y47         FDRE                                         r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.232     1.295    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y54         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y54         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.030     1.160    
    SLICE_X38Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.269    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/EV/EG_0/inst/i_lsfr0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/EG_0/inst/i_lsfr0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.708%)  route 0.196ns (51.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.586     0.922    system_i/EV/EG_0/inst/clk
    SLICE_X65Y49         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/EV/EG_0/inst/i_lsfr0_reg[19]/Q
                         net (fo=2, routed)           0.196     1.258    system_i/EV/EG_0/inst/Q[19]
    SLICE_X67Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  system_i/EV/EG_0/inst/i_lsfr0[20]_i_1/O
                         net (fo=1, routed)           0.000     1.303    system_i/EV/EG_0/inst/p_0_in[20]
    SLICE_X67Y50         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.849     1.215    system_i/EV/EG_0/inst/clk
    SLICE_X67Y50         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[20]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.092     1.277    system_i/EV/EG_0/inst/i_lsfr0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.269%)  route 0.254ns (60.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.551     0.887    system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y57         FDRE                                         r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.254     1.304    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X38Y57         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y57         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.269    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/EV/EG_0/inst/init_r2_temp0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/SD_0/inst/panjang_r2_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.215ns (52.266%)  route 0.196ns (47.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.552     0.888    system_i/EV/EG_0/inst/clk
    SLICE_X50Y54         FDRE                                         r  system_i/EV/EG_0/inst/init_r2_temp0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/EV/EG_0/inst/init_r2_temp0_reg[15]/Q
                         net (fo=1, routed)           0.196     1.248    system_i/EV/SD_0/inst/init_panjang_r2[31]
    SLICE_X48Y53         LUT3 (Prop_lut3_I1_O)        0.051     1.299 r  system_i/EV/SD_0/inst/panjang_r2_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.299    system_i/EV/SD_0/inst/panjang_r2_reg[31]_i_1_n_0
    SLICE_X48Y53         FDRE                                         r  system_i/EV/SD_0/inst/panjang_r2_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.824     1.190    system_i/EV/SD_0/inst/clk
    SLICE_X48Y53         FDRE                                         r  system_i/EV/SD_0/inst/panjang_r2_reg_reg[31]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.107     1.262    system_i/EV/SD_0/inst/panjang_r2_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.786%)  route 0.248ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.562     0.898    system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y46         FDRE                                         r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.248     1.310    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X38Y53         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y53         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.030     1.160    
    SLICE_X38Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.269    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.299%)  route 0.253ns (60.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.551     0.887    system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y58         FDRE                                         r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/intelight_mem_v2_0/inst/intelight_mem_v2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.253     1.304    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y58         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y58         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.263    system_i/PS/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.551     0.887    system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y66         FDRE                                         r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.118     1.145    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X38Y65         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.818     1.184    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y65         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X38Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/EV/EG_0/inst/i_lsfr0_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/EV/EG_0/inst/i_lsfr0_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.227ns (53.744%)  route 0.195ns (46.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.586     0.922    system_i/EV/EG_0/inst/clk
    SLICE_X65Y49         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  system_i/EV/EG_0/inst/i_lsfr0_reg[51]/Q
                         net (fo=2, routed)           0.195     1.245    system_i/EV/EG_0/inst/Q[51]
    SLICE_X67Y50         LUT3 (Prop_lut3_I2_O)        0.099     1.344 r  system_i/EV/EG_0/inst/i_lsfr0[52]_i_1/O
                         net (fo=1, routed)           0.000     1.344    system_i/EV/EG_0/inst/p_0_in[52]
    SLICE_X67Y50         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.849     1.215    system_i/EV/EG_0/inst/clk
    SLICE_X67Y50         FDRE                                         r  system_i/EV/EG_0/inst/i_lsfr0_reg[52]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.107     1.292    system_i/EV/EG_0/inst/i_lsfr0_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.557     0.893    system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y58         FDRE                                         r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.116     1.150    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y58         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.824     1.190    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y58         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.556     0.892    system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y60         FDRE                                         r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/adapt_mem_0/inst/adapt_mem_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.088    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y60         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4042, routed)        0.823     1.189    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y60         SRLC32E                                      r  system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    system_i/PS/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y8   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y7   system_i/RAM_Block/RAM_0/Action_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10  system_i/RAM_Block/RAM_0/PL_RAM_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y66  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y66  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y56  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y56  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y66  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y66  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y55  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y56  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y56  system_i/PS/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



