Analysis & Synthesis report for operadores
Tue Apr  7 12:23:31 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 10. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 12. lpm_mult Parameter Settings by Entity Instance
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Apr  7 12:23:31 2020            ;
; Quartus II 32-bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; operadores                                       ;
; Top-level Entity Name       ; operadores                                       ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 165                                              ;
; Total pins                  ; 39                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 0                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100A8        ;                    ;
; Top-level entity name                                                      ; operadores         ; operadores         ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; operadores.vhd                   ; yes             ; User VHDL File               ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/operadores.vhd             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                             ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                                                ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                                                 ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                                                ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                                                 ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                                                ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                                              ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                                            ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                 ;         ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.tdf                                                ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                                                ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                             ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                 ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                     ;         ;
; addcore.tdf                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf                                                 ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc                                             ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf                                             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                         ;         ;
; db/lpm_divide_4jo.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/lpm_divide_4jo.tdf      ;         ;
; db/abs_divider_3ag.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/abs_divider_3ag.tdf     ;         ;
; db/alt_u_div_0oe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/alt_u_div_0oe.tdf       ;         ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_3dc.tdf         ;         ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_4dc.tdf         ;         ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_5dc.tdf         ;         ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_6dc.tdf         ;         ;
; db/lpm_abs_si9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/lpm_abs_si9.tdf         ;         ;
; db/lpm_abs_vi9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/lpm_abs_vi9.tdf         ;         ;
; db/add_sub_v4f.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_v4f.tdf         ;         ;
; db/add_sub_s4f.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_s4f.tdf         ;         ;
; db/lpm_divide_htl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/lpm_divide_htl.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_4oe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/alt_u_div_4oe.tdf       ;         ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/francin.b/DLP I (20-1)/AE2 - Multiplicador Divisor Somador Subtrator com sinal/db/add_sub_7dc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 165   ;
;     -- Combinational with no register       ; 165   ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 27    ;
;     -- 3 input functions                    ; 90    ;
;     -- 2 input functions                    ; 35    ;
;     -- 1 input functions                    ; 13    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 93    ;
;     -- arithmetic mode                      ; 72    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; Total logic cells in carry chains           ; 89    ;
; I/O pins                                    ; 39    ;
; Maximum fan-out node                        ; b[0]  ;
; Maximum fan-out                             ; 29    ;
; Total fan-out                               ; 491   ;
; Average fan-out                             ; 2.41  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                               ; Library Name ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |operadores                                 ; 165 (22)    ; 0            ; 0           ; 39   ; 0            ; 165 (22)     ; 0 (0)             ; 0 (0)            ; 89 (18)         ; 0 (0)      ; |operadores                                                                                                                       ; work         ;
;    |lpm_divide:Div0|                        ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |operadores|lpm_divide:Div0                                                                                                       ; work         ;
;       |lpm_divide_4jo:auto_generated|       ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated                                                                         ; work         ;
;          |abs_divider_3ag:divider|          ; 60 (7)      ; 0            ; 0           ; 0    ; 0            ; 60 (7)       ; 0 (0)             ; 0 (0)            ; 32 (0)          ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider                                                 ; work         ;
;             |add_sub_v4f:compl_add_quot|    ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|add_sub_v4f:compl_add_quot                      ; work         ;
;             |alt_u_div_0oe:divider|         ; 38 (17)     ; 0            ; 0           ; 0    ; 0            ; 38 (17)      ; 0 (0)             ; 0 (0)            ; 19 (0)          ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider                           ; work         ;
;                |add_sub_3dc:add_sub_0|      ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_3dc:add_sub_0     ; work         ;
;                |add_sub_4dc:add_sub_1|      ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_4dc:add_sub_1     ; work         ;
;                |add_sub_5dc:add_sub_2|      ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_5dc:add_sub_2     ; work         ;
;                |add_sub_6dc:add_sub_3|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_3     ; work         ;
;                |add_sub_6dc:add_sub_4|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_4     ; work         ;
;                |add_sub_6dc:add_sub_5|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|alt_u_div_0oe:divider|add_sub_6dc:add_sub_5     ; work         ;
;             |lpm_abs_si9:my_abs_den|        ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|lpm_abs_si9:my_abs_den                          ; work         ;
;             |lpm_abs_vi9:my_abs_num|        ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |operadores|lpm_divide:Div0|lpm_divide_4jo:auto_generated|abs_divider_3ag:divider|lpm_abs_vi9:my_abs_num                          ; work         ;
;    |lpm_divide:Mod0|                        ; 51 (0)      ; 0            ; 0           ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |operadores|lpm_divide:Mod0                                                                                                       ; work         ;
;       |lpm_divide_htl:auto_generated|       ; 51 (0)      ; 0            ; 0           ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_akh:divider|      ; 51 (0)      ; 0            ; 0           ; 0    ; 0            ; 51 (0)       ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;             |alt_u_div_4oe:divider|         ; 51 (24)     ; 0            ; 0           ; 0    ; 0            ; 51 (24)      ; 0 (0)             ; 0 (0)            ; 27 (0)          ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider                       ; work         ;
;                |add_sub_5dc:add_sub_2|      ; 4 (4)       ; 0            ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_5dc:add_sub_2 ; work         ;
;                |add_sub_6dc:add_sub_3|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_6dc:add_sub_3 ; work         ;
;                |add_sub_7dc:add_sub_4|      ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_4 ; work         ;
;                |add_sub_7dc:add_sub_5|      ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_5 ; work         ;
;                |add_sub_7dc:add_sub_6|      ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |operadores|lpm_divide:Mod0|lpm_divide_htl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_4oe:divider|add_sub_7dc:add_sub_6 ; work         ;
;    |lpm_mult:Mult0|                         ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |operadores|lpm_mult:Mult0                                                                                                        ; work         ;
;       |multcore:mult_core|                  ; 32 (0)      ; 0            ; 0           ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core                                                                                     ; work         ;
;          |mpar_add:padder|                  ; 16 (4)      ; 0            ; 0           ; 0    ; 0            ; 16 (4)       ; 0 (0)             ; 0 (0)            ; 12 (0)          ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ; work         ;
;             |lpm_add_sub:adder[0]|          ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; work         ;
;                |addcore:adder|              ; 9 (0)       ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                  ; work         ;
;                   |a_csnbuffer:result_node| ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node          ; work         ;
;             |lpm_add_sub:booth_adder_right| ; 3 (0)       ; 0            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 3 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right                                       ; work         ;
;                |addcore:adder|              ; 3 (0)       ; 0            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 3 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder                         ; work         ;
;                   |a_csnbuffer:result_node| ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node ; work         ;
;          |mul_lfrg:$00031|                  ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031                                                                     ; work         ;
;          |mul_lfrg:$00033|                  ; 1 (1)       ; 0            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033                                                                     ; work         ;
;          |mul_lfrg:$00035|                  ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035                                                                     ; work         ;
;          |mul_lfrg:mul_lfrg_first_mod|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod                                                         ; work         ;
;          |mul_lfrg:mul_lfrg_last_mod|       ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |operadores|lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod                                                          ; work         ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6       ; Untyped             ;
; LPM_WIDTHB                                     ; 3       ; Untyped             ;
; LPM_WIDTHP                                     ; 9       ; Untyped             ;
; LPM_WIDTHR                                     ; 9       ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4jo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_htl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6              ;
;     -- LPM_WIDTHB                     ; 3              ;
;     -- LPM_WIDTHP                     ; 9              ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr  7 12:23:23 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off operadores -c operadores
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file operadores.vhd
    Info (12022): Found design unit 1: operadores-type_conv_arch
    Info (12023): Found entity 1: operadores
Info (12127): Elaborating entity "operadores" for the top level hierarchy
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:mul_lfrg_last_mod", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning (287013): Variable or input pin "clock" is defined but never used.
Warning (287013): Variable or input pin "aclr" is defined but never used.
Warning (287013): Variable or input pin "clken" is defined but never used.
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:booth_adder_right|altshift:oflow_ext_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00031", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00033", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00035", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mul_lfrg:$00037", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jo.tdf
    Info (12023): Found entity 1: lpm_divide_4jo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_3ag.tdf
    Info (12023): Found entity 1: abs_divider_3ag
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0oe.tdf
    Info (12023): Found entity 1: alt_u_div_0oe
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info (12023): Found entity 1: add_sub_3dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info (12023): Found entity 1: add_sub_4dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info (12023): Found entity 1: add_sub_5dc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info (12023): Found entity 1: add_sub_6dc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_si9.tdf
    Info (12023): Found entity 1: lpm_abs_si9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_vi9.tdf
    Info (12023): Found entity 1: lpm_abs_vi9
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_v4f.tdf
    Info (12023): Found entity 1: add_sub_v4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s4f.tdf
    Info (12023): Found entity 1: add_sub_s4f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf
    Info (12023): Found entity 1: lpm_divide_htl
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4oe.tdf
    Info (12023): Found entity 1: alt_u_div_4oe
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info (12023): Found entity 1: add_sub_7dc
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 165 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Tue Apr  7 12:23:32 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


