# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:12 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 00:34:12 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:13 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 00:34:13 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:13 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 00:34:13 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:13 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:34:14 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/Reg_cc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:14 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/Reg_cc.sv 
# -- Compiling module reg_cc
# 
# Top level modules:
# 	reg_cc
# End time: 00:34:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:14 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/Reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 00:34:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/pcmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:14 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/pcmux.sv 
# -- Compiling module pcmux
# 
# Top level modules:
# 	pcmux
# End time: 00:34:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:15 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 00:34:15 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/mdrmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:15 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/mdrmux.sv 
# -- Compiling module mdrmux
# 
# Top level modules:
# 	mdrmux
# End time: 00:34:15 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/marmux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:15 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/marmux.sv 
# -- Compiling module marmux
# 
# Top level modules:
# 	marmux
# End time: 00:34:15 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 00:34:16 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:34:16 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:16 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 00:34:17 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/conditioncode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:17 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/conditioncode.sv 
# -- Compiling module conditioncode
# 
# Top level modules:
# 	conditioncode
# End time: 00:34:17 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:17 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:34:17 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:17 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 00:34:18 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:18 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 00:34:18 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:18 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 00:34:18 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ece385_summer23/lab4 {C:/ece385_summer23/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:19 on Jul 17,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab4" C:/ece385_summer23/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:34:19 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:34:19 on Jul 17,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.reg_16
# Loading work.mdrmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.regfile
# Loading work.conditioncode
# Loading work.reg_cc
# Loading work.alu
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ns
add wave -position insertpoint  \
sim:/testbench/guy/slc/state_controller/State
add wave -position insertpoint  \
{sim:/testbench/guy/slc/hex_drivers[3]/In0}
add wave -position insertpoint  \
{sim:/testbench/guy/slc/hex_drivers[2]/In0}
add wave -position insertpoint  \
{sim:/testbench/guy/slc/hex_drivers[1]/In0}
add wave -position insertpoint  \
{sim:/testbench/guy/slc/hex_drivers[0]/In0}
Reset -f
# Registry successfully deleted.
run 25000ns
# End time: 00:38:00 on Jul 17,2023, Elapsed time: 0:03:41
# Errors: 0, Warnings: 0
