TimeQuest Timing Analyzer report for neural
Mon Dec 05 16:57:16 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'main_clk_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'main_clk_50'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'main_clk_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'main_clk_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'main_clk_50'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'main_clk_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'main_clk_50'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'main_clk_50'
 66. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'main_clk_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name      ; neural                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; neural.sdc                                                      ; OK     ; Mon Dec 05 16:56:28 2016 ;
; neural_soc/synthesis/submodules/altera_reset_controller.sdc     ; OK     ; Mon Dec 05 16:56:28 2016 ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc ; OK     ; Mon Dec 05 16:56:28 2016 ;
+-----------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; main_clk_50         ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 3.47 MHz   ; 3.47 MHz        ; main_clk_50         ;      ;
; 152.11 MHz ; 152.11 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -268.553 ; -14950.639    ;
; altera_reserved_tck ; 46.713   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.401 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 12.175 ; 0.000         ;
; altera_reserved_tck ; 47.038 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.248 ; 0.000         ;
; main_clk_50         ; 4.556 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; main_clk_50         ; 9.488  ; 0.000              ;
; altera_reserved_tck ; 49.617 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                         ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -268.553 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 288.821    ;
; -268.248 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 288.513    ;
; -268.247 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 288.518    ;
; -268.195 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 288.466    ;
; -267.956 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.263      ; 288.237    ;
; -267.949 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.263      ; 288.230    ;
; -267.947 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 288.217    ;
; -267.932 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.300      ; 288.250    ;
; -267.900 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 288.177    ;
; -267.876 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 288.144    ;
; -267.869 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 288.137    ;
; -267.838 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 288.106    ;
; -267.741 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 288.009    ;
; -267.722 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.251      ; 287.991    ;
; -267.672 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 287.940    ;
; -267.660 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 287.937    ;
; -267.656 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 287.924    ;
; -267.653 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.937    ;
; -267.651 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 287.929    ;
; -267.650 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.934    ;
; -267.644 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 287.922    ;
; -267.643 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.927    ;
; -267.642 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.263      ; 287.923    ;
; -267.642 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.249      ; 287.909    ;
; -267.641 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.255      ; 287.914    ;
; -267.613 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 287.881    ;
; -267.598 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.882    ;
; -267.595 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.256      ; 287.869    ;
; -267.594 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 287.874    ;
; -267.591 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.875    ;
; -267.589 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.255      ; 287.862    ;
; -267.573 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.265      ; 287.856    ;
; -267.571 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.836    ;
; -267.570 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.841    ;
; -267.564 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.829    ;
; -267.563 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.834    ;
; -267.558 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.301      ; 287.877    ;
; -267.542 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 287.822    ;
; -267.535 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.800    ;
; -267.533 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.798    ;
; -267.532 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.803    ;
; -267.518 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.789    ;
; -267.512 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.263      ; 287.793    ;
; -267.511 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.782    ;
; -267.508 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.263      ; 287.789    ;
; -267.503 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 287.390    ;
; -267.480 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.751    ;
; -267.475 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.251      ; 287.744    ;
; -267.471 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 287.741    ;
; -267.436 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.701    ;
; -267.435 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.706    ;
; -267.417 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 287.683    ;
; -267.416 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 287.688    ;
; -267.383 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.654    ;
; -267.381 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 287.658    ;
; -267.372 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 287.638    ;
; -267.364 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 287.636    ;
; -267.358 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.252      ; 287.628    ;
; -267.355 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.256      ; 287.629    ;
; -267.354 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 287.634    ;
; -267.351 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.616    ;
; -267.350 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.621    ;
; -267.343 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.608    ;
; -267.337 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 287.615    ;
; -267.336 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.620    ;
; -267.335 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.313      ; 287.666    ;
; -267.328 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.313      ; 287.659    ;
; -267.326 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.302      ; 287.646    ;
; -267.308 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.573    ;
; -267.307 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.578    ;
; -267.306 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.571    ;
; -267.305 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.259      ; 287.582    ;
; -267.302 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.262      ; 287.582    ;
; -267.298 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.569    ;
; -267.284 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.568    ;
; -267.279 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 287.545    ;
; -267.279 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.309      ; 287.606    ;
; -267.255 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.253      ; 287.526    ;
; -267.255 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.300      ; 287.573    ;
; -267.248 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.300      ; 287.566    ;
; -267.230 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 287.492    ;
; -267.229 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 287.497    ;
; -267.217 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.300      ; 287.535    ;
; -267.207 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 287.485    ;
; -267.206 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.490    ;
; -267.203 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.260      ; 287.481    ;
; -267.202 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.486    ;
; -267.181 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.446    ;
; -267.177 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.250      ; 287.445    ;
; -267.170 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.248      ; 287.436    ;
; -267.169 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 287.441    ;
; -267.166 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.249      ; 287.433    ;
; -267.165 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.255      ; 287.438    ;
; -267.154 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.438    ;
; -267.150 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.266      ; 287.434    ;
; -267.139 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 287.030    ;
; -267.120 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.300      ; 287.438    ;
; -267.120 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.247      ; 287.385    ;
; -267.117 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.254      ; 287.389    ;
; -267.113 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.255      ; 287.386    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.713 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 3.397      ;
; 46.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 3.391      ;
; 46.780 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 3.339      ;
; 46.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 3.181      ;
; 46.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 3.153      ;
; 46.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 3.152      ;
; 47.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 3.064      ;
; 47.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 3.032      ;
; 47.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.975      ;
; 47.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.813      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.768      ;
; 47.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.640      ;
; 47.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 2.511      ;
; 47.691 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 2.427      ;
; 47.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.207      ;
; 48.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.118      ;
; 48.096 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.012      ;
; 49.175 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 0.940      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.498      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.172      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.806 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.122      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.061      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.995      ;
; 94.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.995      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.889      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.123 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.796      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.685      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.587      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.513      ;
; 95.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.516      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; state.RUN                                                                                                                                                                                                                                                                                       ; state.RUN                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.413 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.697      ;
; 0.419 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.702      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.430 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.435 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.706      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.713      ;
; 0.451 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.716      ;
; 0.451 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.761      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.822      ;
; 0.561 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.563 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.575 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.854      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.862      ;
; 0.596 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.863      ;
; 0.598 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.864      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.640 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.650 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.650 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.921      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.175 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.224     ; 7.397      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
; 12.176 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.227     ; 7.393      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.079      ;
; 47.038 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.079      ;
; 48.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.096      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.859 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.082      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.079      ;
; 96.864 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.079      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 96.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.074      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.541      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.465      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.465      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.465      ;
; 97.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.465      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.415      ;
; 97.527 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.415      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.222      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.051      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.051      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.051      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.051      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.051      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.146 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.790      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
; 98.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.649      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.248  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.512      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.410  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.674      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.617  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.796  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.059      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.273      ;
; 2.003  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.273      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.313      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.313      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.313      ;
; 2.047  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.313      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.101  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.387      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.661  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.933      ;
; 2.666  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.936      ;
; 2.666  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.936      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 2.671  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.939      ;
; 51.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.263      ; 1.963      ;
; 52.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.261      ; 2.936      ;
; 52.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.261      ; 2.936      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.556 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.481      ; 5.223      ;
; 4.595 ; KEY[0]                                                                                                                                                ; state.RUN                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 3.070      ; 5.851      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.229      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.229      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.229      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.229      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 5.229      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.231      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.231      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.231      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.231      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 5.231      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 5.235      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 5.239      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 5.239      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.250      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 5.238      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.236      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.236      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.236      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.236      ;
; 4.951 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.236      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.241      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.241      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.241      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.241      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.103      ; 5.241      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 5.222      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 5.222      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 5.223      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 5.222      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 5.223      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 5.222      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.084      ; 5.222      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.000010000                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.226      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.000001000                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.226      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000001000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.226      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000010000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.226      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 5.223      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 5.212      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 5.240      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 5.240      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 5.240      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.112      ; 5.250      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.952 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.113      ; 5.251      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.238      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.238      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.238      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.238      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 5.238      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000100                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.227      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.225      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[0]                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 5.209      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|saved_grant[1]                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 5.209      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 5.209      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.070      ; 5.209      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.225      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|f_pop                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.225      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000010                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.225      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.227      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.100000000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.227      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 5.212      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 5.212      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.071      ; 5.210      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.249      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.249      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.249      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.249      ;
; 4.953 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.110      ; 5.249      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ;
; 9.488 ; 9.839        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]                                      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]                                      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]                                      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]                                       ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ;
; 9.489 ; 9.840        ; 0.351          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.617 ; 49.837       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ;
; 49.617 ; 49.837       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ;
; 49.617 ; 49.837       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                      ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                      ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                      ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                             ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                             ;
; 49.667 ; 49.855       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                             ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                        ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                        ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                        ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                        ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                      ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                             ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                       ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                       ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                       ;
; 49.668 ; 49.856       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                       ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                     ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                   ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                   ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                           ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                           ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                           ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                             ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                            ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                             ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                      ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                        ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                        ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                        ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.332 ; 1.436 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.346 ; 1.450 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.311 ; 1.415 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.334 ; 1.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.344 ; 1.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.339 ; 1.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.337 ; 1.441 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.359 ; 1.463 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.299 ; 1.403 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.263 ; 1.367 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.293 ; 1.397 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.293 ; 1.397 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.272 ; 1.376 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.276 ; 1.380 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.826 ; 3.288 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.826 ; 3.288 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.640 ; 3.136 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.506 ; 2.961 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.121 ; 2.567 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.083 ; 3.593 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 2.573 ; 3.030 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.932 ; 3.432 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.668 ; 3.139 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.083 ; 3.593 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.565 ; 3.028 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.884 ; 3.359 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.886 ; 3.341 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.882 ; 3.363 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.628 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.703 ; -0.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.698 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.687 ; -0.791 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.713 ; -0.817 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.677 ; -0.781 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.700 ; -0.804 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.710 ; -0.814 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.667 ; -0.771 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.696 ; -0.800 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.706 ; -0.810 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.724 ; -0.828 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.726 ; -0.830 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.704 ; -0.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.751 ; -0.855 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.733 ; -0.837 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.726 ; -0.830 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.674 ; -0.778 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.685 ; -0.789 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.690 ; -0.794 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.698 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.688 ; -0.792 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.717 ; -0.821 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.684 ; -0.788 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.671 ; -0.775 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.666 ; -0.770 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.628 ; -0.732 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.658 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.658 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.637 ; -0.741 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.641 ; -0.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.667 ; -0.771 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.695 ; -0.799 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.639 ; -2.058 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -2.263 ; -2.684 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -2.138 ; -2.605 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -2.009 ; -2.437 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -1.639 ; -2.058 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -2.070 ; -2.506 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -2.078 ; -2.508 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.420 ; -2.891 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -2.167 ; -2.610 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.565 ; -3.046 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -2.070 ; -2.506 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -2.376 ; -2.823 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -2.379 ; -2.807 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -2.318 ; -2.758 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.352  ; 3.325  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.283  ; 3.256  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.183  ; 3.153  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.293  ; 3.266  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.219  ; 3.189  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.244  ; 3.214  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.311  ; 3.284  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.306  ; 3.279  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.266  ; 3.236  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.318  ; 3.291  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.193  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.300  ; 3.273  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.372  ; 3.345  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.366  ; 3.339  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.392  ; 3.365  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.343  ; 3.316  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.353  ; 3.326  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.254  ; 3.224  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.325  ; 3.298  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.331  ; 3.304  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.302  ; 3.275  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.351  ; 3.324  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.358  ; 3.331  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.392  ; 3.365  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.384  ; 3.357  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.334  ; 3.307  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.229  ; 3.199  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.295  ; 3.268  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 10.096 ; 10.191 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.795  ; 9.962  ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 9.284  ; 9.365  ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 9.023  ; 9.125  ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 10.096 ; 10.191 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 9.273  ; 9.254  ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.417  ; 8.491  ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 8.447  ; 8.533  ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 9.426  ; 9.413  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.811  ; 0.904  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.702 ; 2.673 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.867 ; 2.841 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.801 ; 2.775 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.702 ; 2.673 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.878 ; 2.852 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.811 ; 2.785 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.825 ; 2.799 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.737 ; 2.708 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.761 ; 2.732 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.829 ; 2.803 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.823 ; 2.797 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.781 ; 2.752 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.850 ; 2.824 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.835 ; 2.809 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.712 ; 2.683 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.712 ; 2.683 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.864 ; 2.838 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.817 ; 2.791 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354 ; 0.444 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.884 ; 2.858 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.771 ; 2.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.833 ; 2.807 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.877 ; 2.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.888 ; 2.862 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.883 ; 2.857 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.878 ; 2.852 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.895 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.905 ; 2.879 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.907 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.860 ; 2.834 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.870 ; 2.844 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.912 ; 2.886 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.831 ; 2.805 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.892 ; 2.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.905 ; 2.879 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.771 ; 2.742 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.890 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.841 ; 2.815 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.831 ; 2.805 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.866 ; 2.840 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.858 ; 2.832 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.848 ; 2.822 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.820 ; 2.794 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.851 ; 2.825 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.825 ; 2.799 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.830 ; 2.804 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.866 ; 2.840 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.896 ; 2.870 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.896 ; 2.870 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.877 ; 2.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.873 ; 2.847 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.907 ; 2.881 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.900 ; 2.874 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.746 ; 2.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.890 ; 2.864 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.827 ; 2.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.851 ; 2.825 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.746 ; 2.717 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.833 ; 2.807 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.814 ; 2.788 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 8.128 ; 8.198 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.449 ; 9.607 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.959 ; 9.035 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 8.711 ; 8.807 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 9.740 ; 9.830 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 8.949 ; 8.929 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.128 ; 8.198 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 8.156 ; 8.237 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 9.097 ; 9.083 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.354 ; 0.444 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.105 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.195 ; 3.118 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.220 ; 3.143 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.231 ; 3.154 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.215 ; 3.138 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.231 ; 3.154 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.228 ; 3.151 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.228 ; 3.151 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.251 ; 3.174 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.224 ; 3.147 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.182 ; 3.105 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.224 ; 3.147 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.207 ; 3.130 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.105 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.214 ; 3.137 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.203 ; 3.126 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.218 ; 3.141 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.210 ; 3.133 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.210 ; 3.133 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.181 ; 3.104 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.214 ; 3.137 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.207 ; 3.130 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.212 ; 3.135 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.250 ; 3.173 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.251 ; 3.174 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.247 ; 3.170 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.251 ; 3.174 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.233 ; 3.156 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.714 ; 2.637 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.738 ; 2.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.749 ; 2.672 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.734 ; 2.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.749 ; 2.672 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.746 ; 2.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.746 ; 2.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.702 ; 2.625 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.743 ; 2.666 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.726 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.624 ; 2.542 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.732 ; 2.655 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.722 ; 2.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.737 ; 2.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.729 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.701 ; 2.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.732 ; 2.655 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.726 ; 2.649 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.731 ; 2.654 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.767 ; 2.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.767 ; 2.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.767 ; 2.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.764 ; 2.687 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.768 ; 2.691 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.751 ; 2.674 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 3.091     ; 3.173     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 3.186     ; 3.263     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 3.211     ; 3.288     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 3.222     ; 3.299     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 3.206     ; 3.283     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 3.222     ; 3.299     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 3.219     ; 3.296     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 3.219     ; 3.296     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 3.242     ; 3.319     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 3.215     ; 3.292     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 3.173     ; 3.250     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 3.215     ; 3.292     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 3.198     ; 3.275     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 3.091     ; 3.173     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 3.194     ; 3.271     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 3.209     ; 3.286     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 3.201     ; 3.278     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 3.201     ; 3.278     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 3.172     ; 3.249     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 3.205     ; 3.282     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 3.198     ; 3.275     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 3.203     ; 3.280     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 3.241     ; 3.318     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 3.242     ; 3.319     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 3.238     ; 3.315     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 3.242     ; 3.319     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 3.224     ; 3.301     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.703     ; 2.780     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.727     ; 2.804     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.738     ; 2.815     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.723     ; 2.800     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.738     ; 2.815     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.735     ; 2.812     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.735     ; 2.812     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.691     ; 2.768     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.732     ; 2.809     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.715     ; 2.792     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.608     ; 2.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.711     ; 2.788     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.726     ; 2.803     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.718     ; 2.795     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.690     ; 2.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.721     ; 2.798     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.715     ; 2.792     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.720     ; 2.797     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.756     ; 2.833     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.756     ; 2.833     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.756     ; 2.833     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.753     ; 2.830     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.757     ; 2.834     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.740     ; 2.817     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 30.278 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 3.84 MHz  ; 3.84 MHz        ; main_clk_50         ;      ;
; 166.5 MHz ; 166.5 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -240.227 ; -13353.859    ;
; altera_reserved_tck ; 46.997   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; main_clk_50         ; 0.352 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 12.939 ; 0.000         ;
; altera_reserved_tck ; 47.361 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.147 ; 0.000         ;
; main_clk_50         ; 4.157 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.530  ; 0.000             ;
; altera_reserved_tck ; 49.562 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                          ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -240.227 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 260.478    ;
; -239.891 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 260.137    ;
; -239.828 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 260.081    ;
; -239.783 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 260.036    ;
; -239.738 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 259.999    ;
; -239.737 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 259.999    ;
; -239.692 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.945    ;
; -239.600 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 259.858    ;
; -239.567 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.278      ; 259.864    ;
; -239.553 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.804    ;
; -239.521 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.772    ;
; -239.518 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.769    ;
; -239.492 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.233      ; 259.744    ;
; -239.408 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 259.670    ;
; -239.402 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 259.658    ;
; -239.402 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.653    ;
; -239.401 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 259.658    ;
; -239.356 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.229      ; 259.604    ;
; -239.339 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 259.602    ;
; -239.338 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.602    ;
; -239.325 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.576    ;
; -239.324 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 259.582    ;
; -239.323 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.243      ; 259.585    ;
; -239.297 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 259.558    ;
; -239.294 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 259.557    ;
; -239.293 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.557    ;
; -239.293 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 259.548    ;
; -239.291 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.542    ;
; -239.264 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.517    ;
; -239.253 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 259.516    ;
; -239.248 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.236      ; 259.503    ;
; -239.245 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.232      ; 259.496    ;
; -239.237 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.501    ;
; -239.222 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.469    ;
; -239.217 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.279      ; 259.515    ;
; -239.217 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.463    ;
; -239.201 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.241      ; 259.461    ;
; -239.185 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.431    ;
; -239.182 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.428    ;
; -239.156 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.403    ;
; -239.156 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.241      ; 259.416    ;
; -239.154 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.407    ;
; -239.124 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 259.373    ;
; -239.122 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.375    ;
; -239.120 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.229      ; 259.368    ;
; -239.120 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.233      ; 259.372    ;
; -239.119 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.372    ;
; -239.114 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.229      ; 259.362    ;
; -239.109 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.362    ;
; -239.100 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 259.356    ;
; -239.093 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 259.347    ;
; -239.086 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.339    ;
; -239.078 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.288      ; 259.385    ;
; -239.077 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.289      ; 259.385    ;
; -239.077 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.330    ;
; -239.074 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.327    ;
; -239.073 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.239      ; 259.331    ;
; -239.072 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 259.329    ;
; -239.066 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.312    ;
; -239.048 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.235      ; 259.302    ;
; -239.037 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.119     ; 258.937    ;
; -239.032 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.280      ; 259.331    ;
; -239.009 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.273    ;
; -239.004 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 259.253    ;
; -239.003 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.256    ;
; -238.989 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.235    ;
; -238.988 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.241    ;
; -238.987 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.238      ; 259.244    ;
; -238.987 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.240    ;
; -238.964 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.228    ;
; -238.961 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.237      ; 259.217    ;
; -238.958 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.211    ;
; -238.955 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.227      ; 259.201    ;
; -238.940 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.285      ; 259.244    ;
; -238.933 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.180    ;
; -238.926 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.179    ;
; -238.925 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.241      ; 259.185    ;
; -238.924 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.188    ;
; -238.922 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.169    ;
; -238.898 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 259.161    ;
; -238.893 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.278      ; 259.190    ;
; -238.892 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.145    ;
; -238.886 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.223      ; 259.128    ;
; -238.881 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.134    ;
; -238.880 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.241      ; 259.140    ;
; -238.879 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.245      ; 259.143    ;
; -238.872 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 258.778    ;
; -238.864 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.111    ;
; -238.861 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.278      ; 259.158    ;
; -238.858 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.278      ; 259.155    ;
; -238.853 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.244      ; 259.116    ;
; -238.847 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.234      ; 259.100    ;
; -238.835 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.082    ;
; -238.832 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.279      ; 259.130    ;
; -238.823 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 259.072    ;
; -238.806 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.242      ; 259.067    ;
; -238.788 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.225      ; 259.032    ;
; -238.784 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.224      ; 259.027    ;
; -238.784 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.228      ; 259.031    ;
; -238.778 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.230      ; 259.027    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.179      ;
; 47.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.129      ;
; 47.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.079      ;
; 47.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.948      ;
; 47.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.881      ;
; 47.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.871      ;
; 47.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.794      ;
; 47.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.757      ;
; 47.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.727      ;
; 47.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.583      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.547      ;
; 47.794 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.387      ;
; 47.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.281      ;
; 47.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.208      ;
; 48.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.028      ;
; 48.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 1.926      ;
; 48.286 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.888      ;
; 49.342 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 0.839      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 94.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.127      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.780      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.764      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.664      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.659      ;
; 95.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.659      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.452      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.417      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.317      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.201      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.201      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.201      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.201      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.201      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.105      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.105      ;
; 95.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.105      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|wr_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|rd_address                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; state.RUN                                                                                                                                                                                                                                                                                       ; state.RUN                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.639      ;
; 0.383 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.641      ;
; 0.387 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.645      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.396 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.409 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.655      ;
; 0.415 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.675      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.698      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.515 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.517 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.526 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.786      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.795      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.799      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.817      ;
; 0.583 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.837      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.841      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.213     ; 6.659      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[23]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[22]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[21]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[20]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[19]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[18]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[17]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[16]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[11]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[15]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[14]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[13]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated|result[12]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.225     ; 6.647      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[12]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[11]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[10]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[9]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[8]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[7]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[6]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[5]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[4]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[3]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[2]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[1]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
; 12.939 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated|result[0]                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.217     ; 6.655      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.822      ;
; 47.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.822      ;
; 48.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 1.886      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.126 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.824      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.822      ;
; 97.130 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.822      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.818      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.291      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.222      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.222      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.222      ;
; 97.726 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.222      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.183      ;
; 97.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.183      ;
; 97.930 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.016      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.849      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.849      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.849      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.849      ;
; 98.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.849      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.616      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
; 98.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.488      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.147  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.387      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.531      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.724      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.724      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.724      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.724      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.724      ;
; 1.636  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.876      ;
; 1.835  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.081      ;
; 1.835  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.081      ;
; 1.879  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.121      ;
; 1.879  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.121      ;
; 1.879  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.121      ;
; 1.879  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.121      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.194      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.405  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.653      ;
; 2.412  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.658      ;
; 2.412  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.658      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 2.417  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.661      ;
; 51.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.313      ; 1.807      ;
; 52.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 2.658      ;
; 52.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 2.658      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.157 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.440      ; 4.768      ;
; 4.327 ; KEY[0]                                                                                                                                                ; state.RUN                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 2.787      ; 5.285      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.776      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.776      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.776      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.776      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 4.776      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.095      ; 4.786      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 4.783      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 4.784      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 4.782      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.096      ; 4.787      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_valid                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.104      ; 4.795      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.798      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 4.793      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.798      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.797      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.798      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.107      ; 4.798      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.797      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.797      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.106      ; 4.797      ;
; 4.520 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 4.785      ;
; 4.521 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 4.775      ;
; 4.521 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.083      ; 4.775      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ;
; 9.530 ; 9.860        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[10]                                     ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[11]                                     ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[12]                                     ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[13]                                     ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[14]                                     ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[7]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[8]                                      ;
; 9.531 ; 9.861        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[9]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                          ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]                                      ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]                                       ;
; 9.532 ; 9.862        ; 0.330          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]                                       ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.562 ; 49.780       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ;
; 49.562 ; 49.780       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ;
; 49.563 ; 49.781       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                         ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                      ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                           ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                           ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                             ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                             ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                               ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                             ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                   ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                            ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                        ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                     ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                   ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                      ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                           ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                             ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                             ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                             ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                             ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                             ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                               ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                            ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.207 ; 1.290 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.159 ; 1.242 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.154 ; 1.237 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.145 ; 1.228 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.168 ; 1.251 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.135 ; 1.218 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.157 ; 1.240 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.167 ; 1.250 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.126 ; 1.209 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.152 ; 1.235 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.162 ; 1.245 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.180 ; 1.263 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.182 ; 1.265 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.160 ; 1.243 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.207 ; 1.290 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.189 ; 1.272 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.182 ; 1.265 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.130 ; 1.213 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.140 ; 1.223 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.144 ; 1.227 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.153 ; 1.236 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.143 ; 1.226 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.171 ; 1.254 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.140 ; 1.223 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.126 ; 1.209 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.122 ; 1.205 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.085 ; 1.168 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.115 ; 1.198 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.115 ; 1.198 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.096 ; 1.179 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.098 ; 1.181 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.126 ; 1.209 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.152 ; 1.235 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.530 ; 2.813 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.530 ; 2.813 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.360 ; 2.673 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.237 ; 2.518 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 1.884 ; 2.165 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 2.775 ; 3.084 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 2.300 ; 2.578 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.636 ; 2.937 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.394 ; 2.677 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 2.775 ; 3.084 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.290 ; 2.579 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.586 ; 2.865 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.598 ; 2.862 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.590 ; 2.877 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.518 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.594 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.588 ; -0.671 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.578 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.602 ; -0.685 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.568 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.591 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.601 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.559 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.596 ; -0.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.614 ; -0.697 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.617 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.594 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.641 ; -0.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.624 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.616 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.564 ; -0.647 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.575 ; -0.658 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.578 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.587 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.577 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.607 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.574 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.561 ; -0.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.556 ; -0.639 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.518 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.548 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.548 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.529 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.531 ; -0.614 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.559 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.586 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -1.452 ; -1.713 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -2.024 ; -2.273 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.909 ; -2.202 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -1.791 ; -2.052 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -1.452 ; -1.713 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.847 ; -2.113 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.857 ; -2.113 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -2.176 ; -2.457 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.943 ; -2.208 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -2.310 ; -2.598 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.847 ; -2.114 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -2.130 ; -2.389 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -2.143 ; -2.386 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -2.083 ; -2.335 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.081 ; 3.054 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.068 ; 3.041 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.000 ; 2.973 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.886 ; 2.882 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.081 ; 3.054 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.010 ; 2.983 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.026 ; 2.999 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.923 ; 2.919 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.949 ; 2.945 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.029 ; 3.002 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.023 ; 2.996 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.970 ; 2.966 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.051 ; 3.024 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.036 ; 3.009 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.067 ; 3.040 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.896 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.067 ; 3.040 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.017 ; 2.990 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827 ; 0.941 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.087 ; 3.060 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.113 ; 3.086 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.033 ; 3.006 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.079 ; 3.052 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.089 ; 3.062 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.085 ; 3.058 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.079 ; 3.052 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.096 ; 3.069 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.106 ; 3.079 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.108 ; 3.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.061 ; 3.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.071 ; 3.044 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.113 ; 3.086 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.030 ; 3.003 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.093 ; 3.066 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.106 ; 3.079 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.957 ; 2.953 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.091 ; 3.064 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.043 ; 3.016 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.032 ; 3.005 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.069 ; 3.042 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.060 ; 3.033 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.050 ; 3.023 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.020 ; 2.993 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.053 ; 3.026 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.026 ; 2.999 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.031 ; 3.004 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.069 ; 3.042 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.099 ; 3.072 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.099 ; 3.072 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.078 ; 3.051 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.076 ; 3.049 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.108 ; 3.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.101 ; 3.074 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.091 ; 3.064 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.091 ; 3.064 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.027 ; 3.000 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.052 ; 3.025 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.935 ; 2.931 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.035 ; 3.008 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.012 ; 2.985 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 9.203 ; 9.165 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 8.919 ; 8.947 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.455 ; 8.409 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 8.205 ; 8.196 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 9.203 ; 9.165 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 8.444 ; 8.304 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 7.630 ; 7.635 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 7.668 ; 7.671 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 8.586 ; 8.450 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827 ; 0.941 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 2.461 ; 2.456 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 2.640 ; 2.612 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 2.574 ; 2.546 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 2.461 ; 2.456 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 2.654 ; 2.626 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 2.584 ; 2.556 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 2.599 ; 2.571 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 2.497 ; 2.492 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 2.522 ; 2.517 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 2.603 ; 2.575 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 2.597 ; 2.569 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 2.542 ; 2.537 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 2.624 ; 2.596 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 2.609 ; 2.581 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 2.471 ; 2.466 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 2.471 ; 2.466 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 2.639 ; 2.611 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 2.591 ; 2.563 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404 ; 0.516 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 2.659 ; 2.631 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 2.531 ; 2.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 2.607 ; 2.579 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 2.652 ; 2.624 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 2.661 ; 2.633 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 2.658 ; 2.630 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 2.651 ; 2.623 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 2.669 ; 2.641 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 2.679 ; 2.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 2.680 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 2.634 ; 2.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 2.644 ; 2.616 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 2.686 ; 2.658 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 2.604 ; 2.576 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 2.666 ; 2.638 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 2.679 ; 2.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 2.531 ; 2.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 2.664 ; 2.636 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 2.616 ; 2.588 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 2.606 ; 2.578 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 2.642 ; 2.614 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 2.633 ; 2.605 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 2.623 ; 2.595 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 2.595 ; 2.567 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 2.626 ; 2.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 2.600 ; 2.572 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 2.604 ; 2.576 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 2.641 ; 2.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 2.671 ; 2.643 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 2.671 ; 2.643 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 2.650 ; 2.622 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 2.648 ; 2.620 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 2.680 ; 2.652 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 2.674 ; 2.646 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 2.508 ; 2.503 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 2.664 ; 2.636 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 2.601 ; 2.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 2.626 ; 2.598 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 2.508 ; 2.503 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 2.608 ; 2.580 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 2.587 ; 2.559 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 7.352 ; 7.356 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 8.587 ; 8.614 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 8.141 ; 8.096 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 7.904 ; 7.895 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 8.862 ; 8.826 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 8.133 ; 7.997 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 7.352 ; 7.356 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 7.387 ; 7.390 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 8.270 ; 8.139 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.404 ; 0.516 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.924 ; 2.836 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.950 ; 2.862 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.960 ; 2.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.946 ; 2.858 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.960 ; 2.872 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.957 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.957 ; 2.869 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.979 ; 2.891 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.954 ; 2.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.911 ; 2.823 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.954 ; 2.866 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.937 ; 2.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.819 ; 2.764 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.944 ; 2.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.933 ; 2.845 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.950 ; 2.862 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.941 ; 2.853 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.911 ; 2.823 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.944 ; 2.856 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.937 ; 2.849 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.942 ; 2.854 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.980 ; 2.892 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.979 ; 2.891 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.977 ; 2.889 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.979 ; 2.891 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.962 ; 2.874 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.396 ; 2.341 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.501 ; 2.413 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.526 ; 2.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.535 ; 2.447 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.522 ; 2.434 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.535 ; 2.447 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.533 ; 2.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.533 ; 2.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.554 ; 2.466 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.530 ; 2.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.488 ; 2.400 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.530 ; 2.442 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.513 ; 2.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.396 ; 2.341 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.520 ; 2.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.510 ; 2.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.526 ; 2.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.517 ; 2.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.517 ; 2.429 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.489 ; 2.401 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.520 ; 2.432 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.514 ; 2.426 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.518 ; 2.430 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.555 ; 2.467 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.554 ; 2.466 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.552 ; 2.464 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.554 ; 2.466 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.538 ; 2.450 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.903     ; 2.991     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.929     ; 3.017     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.939     ; 3.027     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.925     ; 3.013     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.939     ; 3.027     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.936     ; 3.024     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.936     ; 3.024     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.958     ; 3.046     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.933     ; 3.021     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.890     ; 2.978     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.933     ; 3.021     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.916     ; 3.004     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.831     ; 2.886     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.923     ; 3.011     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.912     ; 3.000     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.929     ; 3.017     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.920     ; 3.008     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.890     ; 2.978     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.923     ; 3.011     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.916     ; 3.004     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.921     ; 3.009     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.959     ; 3.047     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.958     ; 3.046     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.956     ; 3.044     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.958     ; 3.046     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.941     ; 3.029     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 2.405     ; 2.460     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 2.477     ; 2.565     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 2.502     ; 2.590     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 2.511     ; 2.599     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 2.498     ; 2.586     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 2.511     ; 2.599     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 2.509     ; 2.597     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 2.509     ; 2.597     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 2.530     ; 2.618     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 2.506     ; 2.594     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 2.464     ; 2.552     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 2.506     ; 2.594     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 2.489     ; 2.577     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 2.405     ; 2.460     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 2.496     ; 2.584     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 2.486     ; 2.574     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 2.502     ; 2.590     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 2.493     ; 2.581     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 2.493     ; 2.581     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 2.465     ; 2.553     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 2.496     ; 2.584     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 2.490     ; 2.578     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 2.494     ; 2.582     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 2.531     ; 2.619     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 2.530     ; 2.618     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 2.528     ; 2.616     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 2.530     ; 2.618     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 2.514     ; 2.602     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 31.183 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+---------------------+----------+---------------+
; Clock               ; Slack    ; End Point TNS ;
+---------------------+----------+---------------+
; main_clk_50         ; -123.694 ; -6859.515     ;
; altera_reserved_tck ; 48.583   ; 0.000         ;
+---------------------+----------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.180 ; 0.000         ;
; main_clk_50         ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; main_clk_50         ; 14.764 ; 0.000         ;
; altera_reserved_tck ; 48.650 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.582 ; 0.000         ;
; main_clk_50         ; 2.381 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; main_clk_50         ; 9.356  ; 0.000             ;
; altera_reserved_tck ; 49.472 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                          ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -123.694 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.801    ;
; -123.548 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.649    ;
; -123.507 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 143.623    ;
; -123.506 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.615    ;
; -123.502 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.612    ;
; -123.472 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.581    ;
; -123.412 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.519    ;
; -123.400 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.113      ; 143.520    ;
; -123.399 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.112      ; 143.518    ;
; -123.399 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.506    ;
; -123.397 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.504    ;
; -123.382 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 143.518    ;
; -123.375 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.113      ; 143.495    ;
; -123.373 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 143.489    ;
; -123.361 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.471    ;
; -123.356 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 143.460    ;
; -123.319 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.111      ; 143.437    ;
; -123.314 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 143.426    ;
; -123.313 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 143.421    ;
; -123.297 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.402    ;
; -123.285 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.111      ; 143.403    ;
; -123.280 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.387    ;
; -123.280 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 143.392    ;
; -123.272 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.101      ; 143.380    ;
; -123.266 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.367    ;
; -123.261 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.371    ;
; -123.255 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.360    ;
; -123.254 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 143.368    ;
; -123.253 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.106      ; 143.366    ;
; -123.253 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.354    ;
; -123.251 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.352    ;
; -123.245 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.111      ; 143.363    ;
; -123.238 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.345    ;
; -123.229 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 143.343    ;
; -123.227 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.337    ;
; -123.224 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.333    ;
; -123.218 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.325    ;
; -123.212 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 143.334    ;
; -123.211 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.114      ; 143.332    ;
; -123.211 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.320    ;
; -123.209 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.318    ;
; -123.201 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[17] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 143.315    ;
; -123.198 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.109      ; 143.314    ;
; -123.197 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.307    ;
; -123.195 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 143.340    ;
; -123.190 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.132      ; 143.329    ;
; -123.190 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.299    ;
; -123.187 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 143.309    ;
; -123.185 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.113      ; 143.305    ;
; -123.185 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.111      ; 143.303    ;
; -123.178 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 143.300    ;
; -123.177 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.114      ; 143.298    ;
; -123.177 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.286    ;
; -123.175 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.284    ;
; -123.170 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[22] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.130      ; 143.307    ;
; -123.167 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.095      ; 143.269    ;
; -123.163 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.270    ;
; -123.163 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[8]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.268    ;
; -123.155 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[12] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.112      ; 143.274    ;
; -123.153 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.115      ; 143.275    ;
; -123.151 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.111      ; 143.269    ;
; -123.151 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.092      ; 143.250    ;
; -123.136 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[2]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.241    ;
; -123.134 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.235    ;
; -123.126 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[16] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 143.230    ;
; -123.126 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.095      ; 143.228    ;
; -123.125 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.235    ;
; -123.117 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[15] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 143.229    ;
; -123.115 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 143.219    ;
; -123.109 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.092      ; 143.208    ;
; -123.109 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.216    ;
; -123.101 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[1]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.206    ;
; -123.100 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[25] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 143.236    ;
; -123.099 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[23] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[19] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.085     ; 143.021    ;
; -123.096 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[3]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.201    ;
; -123.092 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.193    ;
; -123.092 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.201    ;
; -123.091 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[21] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.201    ;
; -123.089 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[14] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 143.193    ;
; -123.088 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[15] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 143.237    ;
; -123.087 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[13] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.141      ; 143.235    ;
; -123.087 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[24] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 143.223    ;
; -123.085 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[26] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.129      ; 143.221    ;
; -123.084 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.194    ;
; -123.075 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[4]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.182    ;
; -123.073 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[20] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.105      ; 143.185    ;
; -123.072 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[29] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.094      ; 143.173    ;
; -123.068 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[0]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.098      ; 143.173    ;
; -123.067 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[10] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.100      ; 143.174    ;
; -123.063 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[9]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.142      ; 143.212    ;
; -123.061 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[7]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[13] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.138      ; 143.206    ;
; -123.058 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[27] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.167    ;
; -123.058 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[5]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.120      ; 143.185    ;
; -123.053 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[18] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[11] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.114      ; 143.174    ;
; -123.052 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[6]  ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.162    ;
; -123.051 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[19] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.097      ; 143.155    ;
; -123.050 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[28] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[18] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.102      ; 143.159    ;
; -123.050 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[22] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[20] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.103      ; 143.160    ;
; -123.039 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[11] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[16] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.112      ; 143.158    ;
; -123.039 ; neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port|data_out[17] ; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[14] ; main_clk_50  ; main_clk_50 ; 20.000       ; 0.107      ; 143.153    ;
+----------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.696      ;
; 48.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.679      ;
; 48.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.640      ;
; 48.698 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.571      ;
; 48.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.569      ;
; 48.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.560      ;
; 48.804 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.479      ;
; 48.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.467      ;
; 48.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.458      ;
; 48.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.380      ;
; 48.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.358      ;
; 49.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.283      ;
; 49.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.248      ;
; 49.048 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.237      ;
; 49.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.097      ;
; 49.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.069      ;
; 49.279 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.998      ;
; 49.829 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 0.454      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.873      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.663      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.625      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.575      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.527      ;
; 97.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.527      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.447      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.415      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.365      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.378      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.338      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.338      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.338      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.338      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 2.338      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.274      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.274      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.274      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.209 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.220 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.346      ;
; 0.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.352      ;
; 0.252 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.258 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.301 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; state.RUN                                                                                                                                                                                                                                                                                       ; state.RUN                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|busy                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_cs_n                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_step_en                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[1]                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.764 ; KEY[0]                                                                    ; state.RUN                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; 1.582      ; 3.825      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.751 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.054     ; 4.202      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator|av_readdata_pre[9]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator|av_readdata_pre[11]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator|av_readdata_pre[20]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[9]                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[28]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[11]                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[11]                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.764 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.045     ; 4.198      ;
; 15.766 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 4.191      ;
; 15.766 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 4.191      ;
; 15.766 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 4.191      ;
; 15.766 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.050     ; 4.191      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.767 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 4.178      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[33]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[32]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[31]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[30]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[29]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[28]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[27]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[26]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[25]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[24]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[23]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[22]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[21]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[20]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[19]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[18]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[17]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[16]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[15]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[14]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[13]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[12]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[11]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[10]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[9]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[8]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[7]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[6]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[5]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[4]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.770 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated|result[3]                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.096     ; 4.026      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
; 15.771 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.102     ; 4.019      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.635      ;
; 48.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.635      ;
; 49.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.076      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.330 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.638      ;
; 98.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.635      ;
; 98.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.635      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.628      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.345      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.279      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.279      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.279      ;
; 98.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.279      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.250      ;
; 98.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.250      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.062      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.062      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.062      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.062      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.062      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.060 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.904      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
; 99.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.822      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.582  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.705      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.684  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.807      ;
; 0.788  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.913      ;
; 0.788  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.913      ;
; 0.788  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.913      ;
; 0.788  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.913      ;
; 0.788  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.913      ;
; 0.841  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.964      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.085      ;
; 0.956  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.085      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.107      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.107      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.107      ;
; 0.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.107      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.021  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.166      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.280  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.411      ;
; 1.286  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.415      ;
; 1.286  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.415      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 1.291  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.418      ;
; 50.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.368      ; 0.944      ;
; 50.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 1.415      ;
; 50.966 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.365      ; 1.415      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.381 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 2.689      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 2.689      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000100                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.700      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 2.689      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000100000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.700      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.100000000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 2.700      ;
; 2.567 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.001000000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.038      ; 2.689      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.000010000                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.698      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.000001000                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.698      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.000000001                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000001000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.698      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000010000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.046      ; 2.698      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|ack_refresh_request                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next.010000000                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.694      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.010000000                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.694      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000001                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.694      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.699      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[0]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.699      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|f_pop                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.699      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state.000000010                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 2.699      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[19]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 2.706      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_request                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.059      ; 2.711      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_valid                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.065      ; 2.717      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|rd_valid[2]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|rd_valid[1]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|rd_valid[0]                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|init_done                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 2.693      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.101                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.101                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.111                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.010                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[2]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[0]                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next.000                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.010                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.111                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.011                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.032      ; 2.684      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.000                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state.001                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.040      ; 2.692      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[13]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[0]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[3]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[4]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[5]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[6]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[9]                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[10]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[11]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[12]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.016      ; 2.668      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.719      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.719      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.719      ;
; 2.568 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.067      ; 2.719      ;
; 2.569 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.695      ;
; 2.569 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.695      ;
; 2.569 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.695      ;
; 2.569 ; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 2.695      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.356 ; 9.511        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                           ;
; 9.358 ; 9.513        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                           ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                            ;
; 9.359 ; 9.514        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                           ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                            ;
; 9.360 ; 9.515        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                            ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe                                                                                                                                                                                                                                                         ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                           ;
; 9.361 ; 9.516        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~65                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~66                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~67                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~69                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~78                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~80                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~82                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~85                                                                                                                                                                             ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                    ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[28]                                                                                                                                                                    ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                    ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                    ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[31]                                                                                                                                                                    ;
; 9.362 ; 9.546        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entry_1[5]                                                                                                                                                                     ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                 ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                 ;
; 9.366 ; 9.521        ; 0.155          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~227                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~229                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~238                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~240                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~242                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~243                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~244                                                                                                                                                                            ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~245                                                                                                                                                                            ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                      ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                            ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                      ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                            ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                      ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[0]                          ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[10]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[11]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[12]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[13]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[14]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[15]                         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|q_b[16]                         ;
+-------+--------------+----------------+-----------------+-------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ;
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                 ;
; 49.472 ; 49.688       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                             ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                             ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                            ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                   ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.692 ; 1.071 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.688 ; 1.067 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.679 ; 1.058 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.702 ; 1.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.669 ; 1.048 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.691 ; 1.070 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.701 ; 1.080 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.665 ; 1.044 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.688 ; 1.067 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.698 ; 1.077 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.715 ; 1.094 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.716 ; 1.095 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.695 ; 1.074 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.742 ; 1.121 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.722 ; 1.101 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.718 ; 1.097 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.661 ; 1.040 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.672 ; 1.051 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.675 ; 1.054 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.684 ; 1.063 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.674 ; 1.053 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.702 ; 1.081 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.671 ; 1.050 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.657 ; 1.036 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.658 ; 1.037 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.625 ; 1.004 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.655 ; 1.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.655 ; 1.034 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.635 ; 1.014 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.638 ; 1.017 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.665 ; 1.044 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.687 ; 1.066 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 1.364 ; 2.085 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 1.364 ; 2.085 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 1.262 ; 1.992 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 1.187 ; 1.896 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 0.984 ; 1.677 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 1.507 ; 2.273 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 1.253 ; 1.970 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 1.418 ; 2.165 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 1.292 ; 2.014 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 1.507 ; 2.273 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 1.250 ; 1.965 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 1.390 ; 2.132 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 1.420 ; 2.150 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 1.401 ; 2.128 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.304 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.373 ; -0.752 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.368 ; -0.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.359 ; -0.738 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.382 ; -0.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.349 ; -0.728 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.371 ; -0.750 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.381 ; -0.760 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.344 ; -0.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.368 ; -0.747 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.378 ; -0.757 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.395 ; -0.774 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.397 ; -0.776 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.375 ; -0.754 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.423 ; -0.802 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.403 ; -0.782 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.398 ; -0.777 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.341 ; -0.720 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.352 ; -0.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.355 ; -0.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.364 ; -0.743 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.354 ; -0.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.383 ; -0.762 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.351 ; -0.730 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.338 ; -0.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.338 ; -0.717 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.304 ; -0.683 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.334 ; -0.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.334 ; -0.713 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.314 ; -0.693 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.317 ; -0.696 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.344 ; -0.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.366 ; -0.745 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -0.742 ; -1.416 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -1.080 ; -1.777 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.009 ; -1.719 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -0.937 ; -1.627 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -0.742 ; -1.416 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.004 ; -1.702 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.160 ; -1.887 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.039 ; -1.742 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.246 ; -1.991 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.134 ; -1.857 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.164 ; -1.875 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.117 ; -1.820 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.736 ; 1.755 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.674 ; 1.673 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.820 ; 1.839 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.746 ; 1.765 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.711 ; 1.710 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.737 ; 1.736 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.765 ; 1.784 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.752 ; 1.751 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.785 ; 1.804 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.684 ; 1.683 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.798 ; 1.817 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.753 ; 1.772 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.818 ; 1.837 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.848 ; 1.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.770 ; 1.789 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.815 ; 1.834 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.824 ; 1.843 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.821 ; 1.840 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.814 ; 1.833 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.832 ; 1.851 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.842 ; 1.861 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.839 ; 1.858 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.795 ; 1.814 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.805 ; 1.824 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.848 ; 1.867 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.766 ; 1.785 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.828 ; 1.847 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.840 ; 1.859 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.746 ; 1.745 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.825 ; 1.844 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.782 ; 1.801 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.771 ; 1.790 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.808 ; 1.827 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.789 ; 1.808 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.760 ; 1.779 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.792 ; 1.811 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.765 ; 1.784 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.765 ; 1.784 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.799 ; 1.818 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.829 ; 1.848 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.829 ; 1.848 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.809 ; 1.828 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.806 ; 1.825 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.839 ; 1.858 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.837 ; 1.856 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.827 ; 1.846 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.827 ; 1.846 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.763 ; 1.782 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.791 ; 1.810 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.726 ; 1.725 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.771 ; 1.790 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.748 ; 1.767 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 5.350 ; 5.652 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 5.174 ; 5.481 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.887 ; 5.126 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.783 ; 5.013 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 5.350 ; 5.652 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.844 ; 5.053 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.485 ; 4.670 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.504 ; 4.698 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 4.937 ; 5.158 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.419 ; 0.850 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.496 ; 1.496 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.542 ; 1.562 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.562 ; 1.582 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.559 ; 1.579 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.583 ; 1.603 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.540 ; 1.560 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.593 ; 1.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.527 ; 1.547 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.583 ; 1.603 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 4.335 ; 4.513 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 4.993 ; 5.288 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.718 ; 4.948 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.622 ; 4.842 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 5.166 ; 5.456 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.679 ; 4.879 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.335 ; 4.513 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.352 ; 4.539 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 4.769 ; 4.981 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.609 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.658 ; 1.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.713 ; 1.712 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.738 ; 1.737 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.747 ; 1.746 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.734 ; 1.733 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.747 ; 1.746 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.745 ; 1.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.745 ; 1.744 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.699 ; 1.698 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.723 ; 1.722 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.658 ; 1.645 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.735 ; 1.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.724 ; 1.723 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.741 ; 1.740 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.732 ; 1.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.732 ; 1.731 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.703 ; 1.702 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.735 ; 1.734 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.728 ; 1.727 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.759 ; 1.758 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.762 ; 1.761 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.750 ; 1.749 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.405 ; 1.392 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.460 ; 1.459 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.484 ; 1.483 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.480 ; 1.479 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.493 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.491 ; 1.490 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.491 ; 1.490 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.446 ; 1.445 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.470 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.405 ; 1.392 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.470 ; 1.469 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.487 ; 1.486 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.478 ; 1.477 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.450 ; 1.449 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.481 ; 1.480 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.475 ; 1.474 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.474 ; 1.473 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.504 ; 1.503 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.507 ; 1.506 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.495 ; 1.494 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.677     ; 1.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.744     ; 1.745     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.769     ; 1.770     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.778     ; 1.779     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.765     ; 1.766     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.778     ; 1.779     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.776     ; 1.777     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.776     ; 1.777     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.730     ; 1.731     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.754     ; 1.755     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.677     ; 1.690     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.766     ; 1.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.755     ; 1.756     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.772     ; 1.773     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.763     ; 1.764     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.763     ; 1.764     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.734     ; 1.735     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.766     ; 1.767     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.759     ; 1.760     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.790     ; 1.791     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.793     ; 1.794     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.781     ; 1.782     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+-------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.423     ; 1.436     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.490     ; 1.491     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.514     ; 1.515     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.510     ; 1.511     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.523     ; 1.524     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.521     ; 1.522     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.521     ; 1.522     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.476     ; 1.477     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.500     ; 1.501     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.423     ; 1.436     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.500     ; 1.501     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.517     ; 1.518     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.508     ; 1.509     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.480     ; 1.481     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.511     ; 1.512     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.505     ; 1.506     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.504     ; 1.505     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.534     ; 1.535     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.537     ; 1.538     ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.525     ; 1.526     ; Rise       ; main_clk_50     ;
+--------------+-------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 35.225 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+------------+-------+----------+---------+---------------------+
; Clock                ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -268.553   ; 0.180 ; 12.175   ; 0.582   ; 9.356               ;
;  altera_reserved_tck ; 46.713     ; 0.180 ; 47.038   ; 0.582   ; 49.472              ;
;  main_clk_50         ; -268.553   ; 0.180 ; 12.175   ; 2.381   ; 9.356               ;
; Design-wide TNS      ; -14950.639 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000      ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50         ; -14950.639 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+------------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+--------------+-------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+-------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; 1.336 ; 1.440 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; 1.332 ; 1.436 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; 1.346 ; 1.450 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; 1.311 ; 1.415 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; 1.334 ; 1.438 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; 1.344 ; 1.448 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; 1.339 ; 1.443 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; 1.357 ; 1.461 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; 1.358 ; 1.462 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; 1.337 ; 1.441 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; 1.384 ; 1.488 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; 1.366 ; 1.470 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; 1.359 ; 1.463 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; 1.308 ; 1.412 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; 1.323 ; 1.427 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; 1.331 ; 1.435 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; 1.321 ; 1.425 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; 1.349 ; 1.453 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; 1.318 ; 1.422 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; 1.304 ; 1.408 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; 1.299 ; 1.403 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.263 ; 1.367 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.293 ; 1.397 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.293 ; 1.397 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; 1.272 ; 1.376 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; 1.276 ; 1.380 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; 1.302 ; 1.406 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; 1.329 ; 1.433 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; 2.826 ; 3.288 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; 2.826 ; 3.288 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; 2.640 ; 3.136 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; 2.506 ; 2.961 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; 2.121 ; 2.567 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; 3.083 ; 3.593 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; 2.573 ; 3.030 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; 2.932 ; 3.432 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; 2.668 ; 3.139 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; 3.083 ; 3.593 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; 2.565 ; 3.028 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; 2.884 ; 3.359 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; 2.886 ; 3.341 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; 2.882 ; 3.363 ; Rise       ; main_clk_50     ;
+--------------+-------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+--------------+-------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+-------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.304 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.373 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.368 ; -0.671 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.359 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.382 ; -0.685 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.349 ; -0.651 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.371 ; -0.674 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.381 ; -0.684 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.344 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.368 ; -0.669 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.378 ; -0.679 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.395 ; -0.697 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.397 ; -0.700 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.375 ; -0.677 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.423 ; -0.724 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.403 ; -0.707 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.398 ; -0.699 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.341 ; -0.647 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.352 ; -0.658 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.355 ; -0.661 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.364 ; -0.670 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.354 ; -0.660 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.383 ; -0.690 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.351 ; -0.657 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.338 ; -0.644 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.338 ; -0.639 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.304 ; -0.601 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.334 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.334 ; -0.631 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.314 ; -0.612 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.317 ; -0.614 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.344 ; -0.642 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.366 ; -0.669 ; Rise       ; main_clk_50     ;
; KEY[*]       ; main_clk_50 ; -0.742 ; -1.416 ; Rise       ; main_clk_50     ;
;  KEY[0]      ; main_clk_50 ; -1.080 ; -1.777 ; Rise       ; main_clk_50     ;
;  KEY[1]      ; main_clk_50 ; -1.009 ; -1.719 ; Rise       ; main_clk_50     ;
;  KEY[2]      ; main_clk_50 ; -0.937 ; -1.627 ; Rise       ; main_clk_50     ;
;  KEY[3]      ; main_clk_50 ; -0.742 ; -1.416 ; Rise       ; main_clk_50     ;
; SW[*]        ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
;  SW[0]       ; main_clk_50 ; -1.004 ; -1.702 ; Rise       ; main_clk_50     ;
;  SW[1]       ; main_clk_50 ; -1.160 ; -1.887 ; Rise       ; main_clk_50     ;
;  SW[2]       ; main_clk_50 ; -1.039 ; -1.742 ; Rise       ; main_clk_50     ;
;  SW[3]       ; main_clk_50 ; -1.246 ; -1.991 ; Rise       ; main_clk_50     ;
;  SW[4]       ; main_clk_50 ; -1.000 ; -1.697 ; Rise       ; main_clk_50     ;
;  SW[5]       ; main_clk_50 ; -1.134 ; -1.857 ; Rise       ; main_clk_50     ;
;  SW[6]       ; main_clk_50 ; -1.164 ; -1.875 ; Rise       ; main_clk_50     ;
;  SW[7]       ; main_clk_50 ; -1.117 ; -1.820 ; Rise       ; main_clk_50     ;
+--------------+-------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+-------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+-------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 3.352  ; 3.325  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 3.283  ; 3.256  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 3.183  ; 3.153  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 3.293  ; 3.266  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 3.219  ; 3.189  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 3.244  ; 3.214  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 3.311  ; 3.284  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 3.306  ; 3.279  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 3.266  ; 3.236  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 3.333  ; 3.306  ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 3.318  ; 3.291  ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 3.193  ; 3.163  ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 3.348  ; 3.321  ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 3.300  ; 3.273  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 3.368  ; 3.341  ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 3.361  ; 3.334  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 3.372  ; 3.345  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 3.366  ; 3.339  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 3.379  ; 3.352  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 3.389  ; 3.362  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 3.392  ; 3.365  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 3.343  ; 3.316  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 3.353  ; 3.326  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 3.395  ; 3.368  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 3.375  ; 3.348  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 3.388  ; 3.361  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 3.254  ; 3.224  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 3.373  ; 3.346  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 3.325  ; 3.298  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 3.314  ; 3.287  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 3.349  ; 3.322  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 3.341  ; 3.314  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 3.331  ; 3.304  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 3.302  ; 3.275  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 3.335  ; 3.308  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 3.308  ; 3.281  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 3.313  ; 3.286  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 3.351  ; 3.324  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 3.381  ; 3.354  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 3.362  ; 3.335  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 3.358  ; 3.331  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 3.392  ; 3.365  ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 3.384  ; 3.357  ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 3.374  ; 3.347  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 3.310  ; 3.283  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 3.334  ; 3.307  ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 3.229  ; 3.199  ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 3.316  ; 3.289  ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 3.295  ; 3.268  ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 10.096 ; 10.191 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 9.795  ; 9.962  ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 9.284  ; 9.365  ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 9.023  ; 9.125  ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 10.096 ; 10.191 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 9.273  ; 9.254  ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 8.417  ; 8.491  ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 8.447  ; 8.533  ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 9.426  ; 9.413  ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.827  ; 0.941  ; Fall       ; main_clk_50     ;
+----------------+-------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+----------------+-------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+-------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.482 ; 1.502 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.421 ; 1.421 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.565 ; 1.585 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.492 ; 1.512 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.457 ; 1.457 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.482 ; 1.482 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.496 ; 1.496 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.530 ; 1.550 ; Rise       ; main_clk_50     ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_BA[*]     ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.431 ; 1.431 ; Rise       ; main_clk_50     ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.542 ; 1.562 ; Rise       ; main_clk_50     ;
; DRAM_CAS_N     ; main_clk_50 ; 1.499 ; 1.519 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Rise       ; main_clk_50     ;
; DRAM_CS_N      ; main_clk_50 ; 1.562 ; 1.582 ; Rise       ; main_clk_50     ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.560 ; 1.580 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.569 ; 1.589 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.566 ; 1.586 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.559 ; 1.579 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.577 ; 1.597 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.587 ; 1.607 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.583 ; 1.603 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.540 ; 1.560 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.593 ; 1.613 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.512 ; 1.532 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.586 ; 1.606 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.492 ; 1.492 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.570 ; 1.590 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.527 ; 1.547 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.544 ; 1.564 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.534 ; 1.554 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.506 ; 1.526 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.537 ; 1.557 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.511 ; 1.531 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.510 ; 1.530 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.543 ; 1.563 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.573 ; 1.593 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.553 ; 1.573 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.550 ; 1.570 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.583 ; 1.603 ; Rise       ; main_clk_50     ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.581 ; 1.601 ; Rise       ; main_clk_50     ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.571 ; 1.591 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.509 ; 1.529 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.536 ; 1.556 ; Rise       ; main_clk_50     ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.471 ; 1.471 ; Rise       ; main_clk_50     ;
; DRAM_RAS_N     ; main_clk_50 ; 1.516 ; 1.536 ; Rise       ; main_clk_50     ;
; DRAM_WE_N      ; main_clk_50 ; 1.495 ; 1.515 ; Rise       ; main_clk_50     ;
; LEDG[*]        ; main_clk_50 ; 4.335 ; 4.513 ; Rise       ; main_clk_50     ;
;  LEDG[0]       ; main_clk_50 ; 4.993 ; 5.288 ; Rise       ; main_clk_50     ;
;  LEDG[1]       ; main_clk_50 ; 4.718 ; 4.948 ; Rise       ; main_clk_50     ;
;  LEDG[2]       ; main_clk_50 ; 4.622 ; 4.842 ; Rise       ; main_clk_50     ;
;  LEDG[3]       ; main_clk_50 ; 5.166 ; 5.456 ; Rise       ; main_clk_50     ;
;  LEDG[4]       ; main_clk_50 ; 4.679 ; 4.879 ; Rise       ; main_clk_50     ;
;  LEDG[5]       ; main_clk_50 ; 4.335 ; 4.513 ; Rise       ; main_clk_50     ;
;  LEDG[6]       ; main_clk_50 ; 4.352 ; 4.539 ; Rise       ; main_clk_50     ;
;  LEDG[7]       ; main_clk_50 ; 4.769 ; 4.981 ; Rise       ; main_clk_50     ;
; DRAM_CLK       ; main_clk_50 ; 0.180 ; 0.444 ; Fall       ; main_clk_50     ;
+----------------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; x[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[10]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[11]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[12]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[13]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[14]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[15]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[16]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[17]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[18]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[19]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[20]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[21]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[22]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[23]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[24]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[25]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[26]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[27]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[28]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[29]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[30]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x[31]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1521         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1521         ; 0          ; 32       ; 2        ;
; main_clk_50         ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; main_clk_50         ; false path   ; false path ; 0        ; 0        ;
; main_clk_50         ; main_clk_50         ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2402     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 67       ; 0        ; 3        ; 0        ;
; main_clk_50         ; main_clk_50         ; 2402     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 88    ; 88   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Mon Dec 05 16:56:25 2016
Info: Command: quartus_sta neural -c neural
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'neural.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at neural.sdc(50): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(50): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(51): m_lab7_soc|sdram_pll|sd1|pll7|clk[1] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}] 
Warning (332049): Ignored create_generated_clock at neural.sdc(51): Argument -source is an empty collection
Warning (332174): Ignored filter at neural.sdc(70): m_lab7_soc|sdram_pll|sd1|pll7|clk[0] could not be matched with a clock
Warning (332049): Ignored set_input_delay at neural.sdc(70): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(71): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at neural.sdc(72): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(73): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at neural.sdc(74): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(75): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at neural.sdc(76): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(77): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at neural.sdc(78): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(79): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at neural.sdc(80): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(81): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at neural.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at neural.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at neural.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at neural.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at neural.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at neural.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at neural.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at neural.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at neural.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(99): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at neural.sdc(100): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(101): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_input_delay at neural.sdc(102): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(103): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_input_delay at neural.sdc(104): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(105): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_input_delay at neural.sdc(106): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(107): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_input_delay at neural.sdc(108): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(109): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_input_delay at neural.sdc(110): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(111): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_input_delay at neural.sdc(112): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(113): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_input_delay at neural.sdc(114): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(115): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_input_delay at neural.sdc(116): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(117): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_input_delay at neural.sdc(118): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(119): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_input_delay at neural.sdc(120): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(121): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_input_delay at neural.sdc(122): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(123): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_input_delay at neural.sdc(124): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(125): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_input_delay at neural.sdc(126): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(127): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_input_delay at neural.sdc(128): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(129): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_input_delay at neural.sdc(130): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(131): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_input_delay at neural.sdc(132): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  3.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_input_delay at neural.sdc(133): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(173): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(174): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(175): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(176): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(177): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(178): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(179): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(180): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(181): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(182): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(183): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(184): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(185): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(186): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(187): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(188): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(189): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CKE}]
Warning (332049): Ignored set_output_delay at neural.sdc(190): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(191): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(192): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(193): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(194): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQM[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(195): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at neural.sdc(196): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at neural.sdc(197): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at neural.sdc(198): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at neural.sdc(199): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at neural.sdc(200): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at neural.sdc(201): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at neural.sdc(202): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at neural.sdc(203): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at neural.sdc(204): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at neural.sdc(205): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at neural.sdc(206): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at neural.sdc(207): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at neural.sdc(208): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at neural.sdc(209): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at neural.sdc(210): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at neural.sdc(211): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[16]}]
Warning (332049): Ignored set_output_delay at neural.sdc(212): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[17]}]
Warning (332049): Ignored set_output_delay at neural.sdc(213): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[18]}]
Warning (332049): Ignored set_output_delay at neural.sdc(214): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[19]}]
Warning (332049): Ignored set_output_delay at neural.sdc(215): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[20]}]
Warning (332049): Ignored set_output_delay at neural.sdc(216): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[21]}]
Warning (332049): Ignored set_output_delay at neural.sdc(217): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[22]}]
Warning (332049): Ignored set_output_delay at neural.sdc(218): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[23]}]
Warning (332049): Ignored set_output_delay at neural.sdc(219): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[24]}]
Warning (332049): Ignored set_output_delay at neural.sdc(220): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[25]}]
Warning (332049): Ignored set_output_delay at neural.sdc(221): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[26]}]
Warning (332049): Ignored set_output_delay at neural.sdc(222): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[27]}]
Warning (332049): Ignored set_output_delay at neural.sdc(223): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[28]}]
Warning (332049): Ignored set_output_delay at neural.sdc(224): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[29]}]
Warning (332049): Ignored set_output_delay at neural.sdc(225): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[30]}]
Warning (332049): Ignored set_output_delay at neural.sdc(226): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_DQ[31]}]
Warning (332049): Ignored set_output_delay at neural.sdc(227): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(228): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_WE_N}]
Warning (332049): Ignored set_output_delay at neural.sdc(229): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]  2.000 [get_ports {DRAM_CLK}]
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(257): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(258): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at neural.sdc(258): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(259): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at neural.sdc(259): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at neural.sdc(260): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at neural.sdc(260): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(261): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at neural.sdc(261): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(262): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at neural.sdc(262): Argument <to> is an empty collection
Warning (332174): Ignored filter at neural.sdc(263): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(263): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at neural.sdc(264): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at neural.sdc(264): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -268.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -268.553          -14950.639 main_clk_50 
    Info (332119):    46.713               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.175               0.000 main_clk_50 
    Info (332119):    47.038               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.248               0.000 altera_reserved_tck 
    Info (332119):     4.556               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 main_clk_50 
    Info (332119):    49.617               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 30.278 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -240.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -240.227          -13353.859 main_clk_50 
    Info (332119):    46.997               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 main_clk_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 12.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.939               0.000 main_clk_50 
    Info (332119):    47.361               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.147               0.000 altera_reserved_tck 
    Info (332119):     4.157               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.530               0.000 main_clk_50 
    Info (332119):    49.562               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 31.183 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: m_neural_soc|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -123.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -123.694           -6859.515 main_clk_50 
    Info (332119):    48.583               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.180               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 14.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.764               0.000 main_clk_50 
    Info (332119):    48.650               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.582               0.000 altera_reserved_tck 
    Info (332119):     2.381               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.356               0.000 main_clk_50 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 35.225 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 184 warnings
    Info: Peak virtual memory: 940 megabytes
    Info: Processing ended: Mon Dec 05 16:57:15 2016
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:49


