# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../projet_system_info.srcs/sources_1/new/types.vhd" \
"../../../../projet_system_info.srcs/sources_1/new/registers.vhd" \
"../../../../projet_system_info.srcs/sim_1/new/registers_tb.vhd" \

# Do not sort compile order
nosort
