#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 25 16:33:19 2023
# Process ID: 17332
# Current directory: D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7696 D:\FPGA_Project\HLS\ov5640_sobel\ov5640_sobel_ip_test\ov5640_sobel_ip_test.xpr
# Log file: D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test/vivado.log
# Journal file: D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 805.137 ; gain = 231.367
open_bd_design {D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- alientek.com:user:rgb2lcd:1.4 - rgb2lcd_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:hls:ov5640_sobel:1.0 - ov5640_sobel_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0/vid_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov5640_capture_data_0/cmos_frame_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <system> from BD file <D:/FPGA_Project/HLS/ov5640_sobel/ov5640_sobel_ip_test/ov5640_sobel_ip_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.113 ; gain = 29.090
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 16:34:39 2023...
