$date
	Sun Oct 27 18:21:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module piso_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 1 $ q1 $end
$var reg 1 % q2 $end
$var reg 1 & q3 $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 1 ( p $end
$var wire 1 $ q1 $end
$var wire 1 % q2 $end
$var wire 1 & q3 $end
$var wire 1 ' rst $end
$var wire 1 ) s $end
$var wire 1 * t $end
$var wire 1 + u $end
$var wire 1 , w $end
$var wire 1 - x $end
$var wire 1 . y $end
$var wire 1 / v $end
$var wire 1 0 r $end
$var wire 1 ! o $end
$scope module a1 $end
$var wire 1 ( D $end
$var wire 1 " clk $end
$var wire 1 ' rst $end
$var reg 1 0 Q $end
$upscope $end
$scope module a5 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 ' rst $end
$var reg 1 / Q $end
$upscope $end
$scope module a9 $end
$var wire 1 . D $end
$var wire 1 " clk $end
$var wire 1 ' rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
x.
x-
0,
x+
x*
0)
x(
1'
x&
x%
x$
x#
0"
0!
$end
#5
1"
#10
0"
#15
1"
#20
0+
1.
1(
0*
1-
0"
0'
1&
0%
1$
1#
#25
1!
10
1"
#30
1+
1)
0.
0(
0-
0"
0#
#35
0+
1.
0)
1,
00
1/
0!
1"
#40
0"
#45
0.
0,
1!
0/
1"
#50
0"
#55
0!
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
