{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "415c491232b8ab5c",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "# Register\n",
    "\n",
    "|  q   |   l   |   w   |   b   |     usage     |\n",
    "|:----:|:-----:|:-----:|:-----:|:-------------:|\n",
    "| %rax | %eax  |  %ax  |  %al  | return value  |\n",
    "| %rbx | %ebx  |  %bx  |  %bl  | callee saved  |\n",
    "| %rcx | %ecx  |  %cx  |  %cl  | 4th argument  |\n",
    "| %rdx | %edx  |  %dx  |  %dl  | 3rd argument  |\n",
    "| %rsi | %esi  |  %si  | %sil  | 2nd argument  |\n",
    "| %rdi | %edi  |  %di  | %dil  | 1st argument  |\n",
    "| %rbp | %ebp  |  %bp  | %bpl  | callee saved  |\n",
    "| %rsp | %esp  |  %sp  | %spl  | stack pointer |\n",
    "| %r8  | %r8d  | %r8w  | %r8b  | 5th argument  |\n",
    "| %r9  | %r9d  | %r9w  | %r9b  | 6th argument  |\n",
    "| %r10 | %r10d | %r10w | %r10b | caller saved  |\n",
    "| %r11 | %r11d | %r11w | %r11b | caller saved  |\n",
    "| %r12 | %r12d | %r12w | %r12b | callee saved  |\n",
    "| %r13 | %r13d | %r13w | %r13b | callee saved  |\n",
    "| %r14 | %r14d | %r14w | %r14b | callee saved  |\n",
    "| %r15 | %r15d | %r15w | %r15b | callee saved  |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "997731bc566b91e3",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "# Operand\n",
    "&emsp;&emsp;Operands are the source and destination of the instruction. They can be registers, memory locations, or immediate values.\n",
    "\n",
    "|     Type      | format         | value                   | name                         |\n",
    "|:-------------:|:---------------|:------------------------|:-----------------------------|\n",
    "| Immediate num | $Imm           | Imm                     | Immediate Addressing         |\n",
    "|   Register    | ra             | R[ra]                   | Register Addressing          |\n",
    "|  Memory loc   | Imm            | M[Imm]                  | Absolute Addressing          |\n",
    "|  Memory loc   | (ra)           | M[R[ra]]                | Register Indirect Addressing |\n",
    "|  Memory loc   | Imm(ra)        | M[Imm+R[ra]]            | Displacement Addressing      |\n",
    "|  Memory loc   | (ra,rb)        | M[R[ra]+R[rb]]          | Base Index Addressing        |\n",
    "|  Memory loc   | Imm(ra,rb)     | M[Imm+R[ra]+R[rb]]      | Base Index Addressing        |\n",
    "|  Memory loc   | (,rb,sc)       | M[R[rb]*sc]             | Scale Index Addressing       |\n",
    "|  Memory loc   | Imm(,rb,sc)    | M[Imm+R[rb]*sc]         | Scale Index Addressing       |\n",
    "|  Memory loc   | (ra,rb,sc)     | M[R[ra]+R[rb]*sc]       | Scale Index Addressing       |\n",
    "|  Memory loc   | Imm(ra,rb,sc)  | M[Imm+R[ra]+R[rb]*sc]   | Scale Index Addressing       |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "240f40a5a81c3ac6",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "# Instruction\n",
    "&emsp;&emsp;The instruction operating targets with different size are with different suffix. `bwlq` for 1, 2, 4, 8 bytes respectively. \n",
    " \n",
    "## Move\n",
    "&emsp;&emsp;Move bytes between matched registers or memory locations.\n",
    "\n",
    "| Instruction | usage  |      description      |\n",
    "|:-----------:|:------:|:---------------------:|\n",
    "|  MOV S, D   | D <- S |         move          |\n",
    "|    movq     |        |     move 8 bytes      |\n",
    "|    movl     |        |     move 4 bytes      |\n",
    "|    movw     |        |     move 2 bytes      |\n",
    "|    movb     |        |     move 1 bytes      |\n",
    "|   movabsq   |        | move absolute 8 bytes |\n",
    "\n",
    "&emsp;&emsp;Move bytes with extension.\n",
    "Zero extension.\n",
    "\n",
    "| Instruction |        usage        |       description        |\n",
    "|:-----------:|:-------------------:|:------------------------:|\n",
    "|  MOVZ S, D  | D <- (zero expand)S | move with zero extension |\n",
    "|   movzbw    |                     |    1 byte to 2 bytes     |\n",
    "|   movzbl    |                     |    1 byte to 4 bytes     |\n",
    "|   movzwl    |                     |    2 bytes to 4 bytes    |\n",
    "|   movzbq    |                     |    1 bytes to 8 bytes    |\n",
    "|   movzwq    |                     |    2 bytes to 8 bytes    |\n",
    "|    movl     |                     |    4 bytes to 8 bytes    |\n",
    "\n",
    "Sign extension\n",
    "\n",
    "| Instruction |           usage            |       description        |\n",
    "|:-----------:|:--------------------------:|:------------------------:|\n",
    "|  MOVS S, D  |    D <- (sign expand)S     | move with sign extension |\n",
    "|   movsbw    |                            |    1 byte to 2 bytes     |\n",
    "|   movsbl    |                            |    1 byte to 4 bytes     |\n",
    "|   movswl    |                            |    2 bytes to 4 bytes    |\n",
    "|   movsbq    |                            |    1 bytes to 8 bytes    |\n",
    "|   movswq    |                            |    2 bytes to 8 bytes    |\n",
    "|   movslq    |                            |    4 bytes to 8 bytes    |\n",
    "|    cltq     | %rax <- (sign expand)%eax  |    4 bytes to 8 bytes    |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fdaaf51609bacf07",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "## Pop and Push\n",
    "&emsp;&emsp;Pop and push bytes from and to stack.\n",
    "\n",
    "| Instruction |                   usage                    | description |\n",
    "|:-----------:|:------------------------------------------:|:-----------:|\n",
    "|  pushq   S  | R[%rsp] <- R[%rsp]-8 <br/> M[R[%rsp]] <- S |    push     |\n",
    "|  popq    D  | D <- M[R[%rsp]] <br/> R[%rsp] <- R[%rsp]+8 |     pop     |\n",
    "\n",
    "## Arithmetic and Logic Operation\n",
    "&emsp;&emsp;Arithmetic and logic operation between matched registers or memory locations.\n",
    "\n",
    "| Instruction |   usage   |      description       |\n",
    "|:-----------:|:---------:|:----------------------:|\n",
    "|  leaq S, D  |  D <- &S  |          load          |\n",
    "|    INC D    | D <- D+1  |         add 1          |\n",
    "|    DEC D    | D <- D-1  |         sub 1          |\n",
    "|    NEG D    |  D <- -D  |      get negative      |\n",
    "|    NOT D    |  D <- ~D  |        reverse         |\n",
    "|  ADD S, D   | D <- D+S  |          add           |\n",
    "|  SUB S, D   | D <- D-S  |          sub           |\n",
    "|  IMUL S, D  | D <- D*S  |    signed multiple     |\n",
    "|  XOR S, D   | D <- D^S  |          xor           |\n",
    "|   OR S, D   | D <- D\\|S |           or           |\n",
    "|  AND S, D   | D <- D&S  |          and           |\n",
    "|  SAL S, D   | D <- D<<S |       left shift       |\n",
    "|  SHL S, D   | D <- D>>S |       left shift       |\n",
    "|  SAR S, D   | D <- D>>S | arithmetic right shift |\n",
    "|  SHR S, D   | D <- D>>S |   logic right shift    |\n",
    "\n",
    "&emsp;&emsp;Special arithmetic operation.\n",
    "\n",
    "| Instruction |                                 usage                                 |      description       |\n",
    "|:-----------:|:---------------------------------------------------------------------:|:----------------------:|\n",
    "|   imulq S   |                    R[%rdx]: R[%rax] <- S * R[%rax]                    | unsigned high multiple |\n",
    "|   mulq S    |                    R[%rdx]: R[%rax] <- S * R[%rax]                    | unsigned high multiple |\n",
    "|    cqto     |               R[%rdx]: R[%rax] <- (sign expand) R[%rax]               |  convert to 16 bytes   |\n",
    "|    idivq    | R[%rax] <- R[%rdx]: R[%rax] / S <br/> R[%rdx] <- R[%rdx]: R[%rax] % S |     signed divide      |\n",
    "|    divq     | R[%rax] <- R[%rdx]: R[%rax] / S <br/> R[%rdx] <- R[%rdx]: R[%rax] % S |    unsigned divide     |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7a27aed441f9cbc5",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "## Condition Code\n",
    "&emsp;&emsp;Condition code is a 1 byte register. \n",
    "\n",
    "| Instruction | usage |         description          |\n",
    "|:-----------:|:-----:|:----------------------------:|\n",
    "|     CF      | Carry | set 1 when unsigned overflow |\n",
    "|     ZF      | Zero  |      set 1 when equal 0      |\n",
    "|     SF      | Sign  |     set 1 when negative      |\n",
    "|     OF      | Over  |  set 1 when signed overflow  |\n",
    "\n",
    "After arithmetic and logic operation, the condition code is set according to the result. "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66dae354acfd9ecc",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "## Compare, Test and Set\n",
    "\n",
    "| Instruction |  Basic  |    description    |\n",
    "|:-----------:|:-------:|:-----------------:|\n",
    "| CMP S1, S2  | S2 - S1 | compare S1 and S2 |\n",
    "| TEST S1, S2 | S1 & S2 |  test S1 and S2   |\n",
    "\n",
    "| Instruction | usage               |       description        |\n",
    "|:------------|:--------------------|:------------------------:|\n",
    "| sete D      | D <- ZF             |      equal or zero       |\n",
    "| setne D     | D <- ~ZF            |        not equal         |\n",
    "| sets D      | D <- SF             |         negative         |\n",
    "| setns D     | D <- ~SF            |       not negative       |\n",
    "| setg D      | D <- ~(SF^OF) & ~ZF |       greater than       |\n",
    "| setge D     | D <- ~(SF^OF)       |      greater equal       |\n",
    "| setl D      | D <- SF^OF          |        less than         |\n",
    "| setle D     | D <- (SF^OF) \\| ZF  |        less equal        |\n",
    "| seta D      | D <- ~CF & ~ZF      |     above (for uns)      |\n",
    "| setae D     | D <- ~CF            | above or equal (for uns) |\n",
    "| setb D      | D <- CF             |     below (for uns)      |\n",
    "| setbe D     | D <- CF \\| ZF       | below or equal (for uns) |\n",
    "\n",
    "&emsp;&emsp;Before using `set` instruction, we should use CMP or TEST instruction to set the condition code to make sure that the condition code is set correctly."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "607efdb768038b48",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "## Jump\n",
    "&emsp;&emsp;Jump to the target address.\n",
    "\n",
    "| Instruction  | condition      |  description   |\n",
    "|:-------------|:---------------|:--------------:|\n",
    "| jmp L        | no condition   | directly jump  |\n",
    "| jmp *Operand | no condition   | directly jump  |\n",
    "| je L         | ZF             |     equal      |\n",
    "| jne L        | ~ZF            |   not equal    |\n",
    "| js L         | SF             |    negative    |\n",
    "| jns L        | ~SF            |  not negative  |\n",
    "| jg L         | ~(SF^OF) & ~ZF |  greater than  |\n",
    "| jge L        | ~(SF^OF)       | greater equal  |\n",
    "| jl L         | SF^OF          |   less than    |\n",
    "| jle L        | (SF^OF) \\| ZF  |   less equal   |\n",
    "| ja L         | ~CF & ~ZF      |  above (uns)   |\n",
    "| jae L        | ~CF            | above or equal |\n",
    "| jb L         | CF             |  below (uns)   |\n",
    "| jbe L        | CF \\| ZF       | below or equal |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c580201e0c093098",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "## Condition Move\n",
    "&emsp;&emsp;Move the source to destination according to the condition code.\n",
    "\n",
    "| Instruction | condition      |  description   |\n",
    "|:------------|:---------------|:--------------:|\n",
    "| cmove S, R  | ZF             |  equal / zero  |\n",
    "| cmovne S, R | ~ZF            |   not equal    |\n",
    "| cmovs S, R  | SF             |    negative    |\n",
    "| cmovns S, R | ~SF            |  not negative  |\n",
    "| cmovg S, R  | ~(SF^OF) & ~ZF |  greater than  |\n",
    "| cmovge S, R | ~(SF^OF)       | greater equal  |\n",
    "| cmovl S, R  | SF^OF          |   less than    |\n",
    "| cmovle S, R | (SF^OF) \\| ZF  |   less equal   |\n",
    "| cmova S, R  | ~CF & ~ZF      |  above (uns)   |\n",
    "| cmovae S, R | ~CF            | above or equal |\n",
    "| cmovb S, R  | CF             |  below (uns)   |\n",
    "| cmovbe S, R | CF \\| ZF       | below or equal |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "906cf07bb4d9181d",
   "metadata": {
    "collapsed": false
   },
   "source": [
    "# Floating Point Code\n",
    "## Register\n",
    "&emsp;&emsp;AVX floating point registers are 256 bits. There are 16 YMM registers from %ymm0 ~ %ymm15. Every YMM register is 256 bits. The lower 128 bits of YMM register is the corresponding XMM register from %xmm0 ~ %xmm15.\n",
    "\n",
    "&emsp;&emsp;The %ymm0 is used to store the return value of the function or the first parameter. The %ymm1 ~ %ymm7 are the 2nd ~ 8th parameters. The %ymm8 ~ %ymm15 are the caller saved registers.\n",
    "\n",
    "## Instruction\n",
    "### Move\n",
    "| Instruction | source | target | description  |\n",
    "|:------------|:-------|:-------|:-------------|\n",
    "| vmovss      | M32    | xmm    | move 4 bytes |\n",
    "| vmovss      | xmm    | M32    | move 4 bytes |\n",
    "| vmovsd      | M64    | xmm    | move 8 bytes |\n",
    "| vmovsd      | xmm    | M64    | move 8 bytes |\n",
    "| vmovaps     | xmm    | xmm    | move 4 bytes |\n",
    "| vmovapd     | xmm    | xmm    | move 8 bytes |\n",
    "\n",
    "Where M32 and M64 are the memory location with 4 bytes and 8 bytes respectively.\n",
    "\n",
    "### Transform\n",
    "| Instruction | source  | target | description      |\n",
    "|:------------|:--------|:-------|:-----------------|\n",
    "| vcvttss2si  | xmm/M32 | R32    | float32 -> int32 |\n",
    "| vcvttsd2si  | xmm/M64 | R32    | float64 -> int32 |\n",
    "| vcvttss2siq | xmm/M32 | R64    | float32 -> int64 |\n",
    "| vcvttsd2siq | xmm/M64 | R64    | float64 -> int64 |\n",
    "\n",
    "Where R32 and R64 are the 32 bits and 64 bits registers respectively.\n",
    "\n",
    "| Instruction | source1 | source2 | target | description      |\n",
    "|:------------|:--------|:--------|:-------|:-----------------|\n",
    "| vcvtsi2ss   | M32/R32 | xmm     | xmm    | int32 -> float32 |\n",
    "| vcvtsi2sd   | M32/R32 | xmm     | xmm    | int32 -> float64 |\n",
    "| vcvtsi2ssq  | M64/R64 | xmm     | xmm    | int64 -> float32 |\n",
    "| vcvtsi2sdq  | M64/R64 | xmm     | xmm    | int64 -> float64 |\n",
    "\n",
    "these four instructions have two sources. Normally, we set the second source same with target.\n",
    "\n",
    "\n",
    "### Calculation\n",
    "&emsp;&emsp;Calculation between two xmm registers.\n",
    "\n",
    "| single | double | usage            | description |\n",
    "|:-------|:-------|:-----------------|:------------|\n",
    "| vaddss | vaddsd | D <- S2 + S1     | float add   | \n",
    "| vsubss | vsubsd | D <- S2 - S1     | float sub   |\n",
    "| vmulss | vmulsd | D <- S2 * S1     | float mul   |\n",
    "| vdivss | vdivsd | D <- S2 / S1     | float div   |\n",
    "| vminss | vminsd | D <- min(S2,S1)  | float min   |\n",
    "| vmaxss | vmaxsd | D <- max(S2,S1)  | float max   |\n",
    "| sqrtss | sqrtsd | D <- sqrt(S1)    | float sqrt  |\n",
    "\n",
    "### Digital Operation\n",
    "&emsp;&emsp;Digital operation between two xmm registers.\n",
    "\n",
    "| single | double | usage        | description |\n",
    "|:-------|:-------|:-------------|:------------|\n",
    "| vandps | vandpd | D <- S2 & S1 | digital and |\n",
    "| vxorps | vxorpd | D <- S2 ^ S1 | digital xor |\n",
    "\n",
    "### Compare\n",
    "&emsp;&emsp;Compare two xmm registers. \n",
    "\n",
    "| single   | double   | usage        | description |\n",
    "|:---------|:---------|:-------------|:------------|\n",
    "| vucomiss | vucomisd | D <- S2 - S1 | digital xor |\n",
    "\n",
    "where S1 could be in XMM register or memory location. S2 is always in XMM register.\n",
    "It sets the ZF, PF, CF according to the result. When any num is NaN, it sets PF to 1.\n",
    "\n",
    "|   Order   | CF | ZF | PF |\n",
    "|:---------:|:--:|:--:|:--:|\n",
    "| No order  | 1  | 1  | 1  |\n",
    "|  S2 < S1  | 1  | 0  | 0  |\n",
    "|  S2 = S1  | 0  | 1  | 0  |\n",
    "|  S2 > S1  | 0  | 0  | 0  |\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8c7d199fbe38f409",
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 2
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython2",
   "version": "2.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
