
*** Running vivado
    with args -log spimemory_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source spimemory_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source spimemory_wrapper.tcl -notrace
Command: synth_design -top spimemory_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 243.191 ; gain = 64.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spimemory_wrapper' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/Lab2/spimemory.v:1]
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/cpu.v:1]
	Parameter cores bound to: 1 - type: integer 
	Parameter instruction_file bound to: string-reversal-1-core.dat - type: string 
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/pc.v:1]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/pc.v:1]
INFO: [Synth 8-638] synthesizing module 'instructionmemory' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/instructionmemory.v:7]
	Parameter cores bound to: 1 - type: integer 
	Parameter instructions bound to: string-reversal-1-core.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'string-reversal-1-core.dat' is read successfully [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/instructionmemory.v:20]
INFO: [Synth 8-256] done synthesizing module 'instructionmemory' (2#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/instructionmemory.v:7]
INFO: [Synth 8-638] synthesizing module 'vliwsplitter' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/vliwsplitter.v:14]
	Parameter cores bound to: 1 - type: integer 
	Parameter inst_len bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vliwsplitter' (3#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/vliwsplitter.v:14]
INFO: [Synth 8-638] synthesizing module 'controlTable' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:6]
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter j bound to: 6'b000010 
	Parameter jal bound to: 6'b000011 
	Parameter beq_code bound to: 6'b000100 
	Parameter bne_code bound to: 6'b000101 
	Parameter xori bound to: 6'b001110 
	Parameter alu bound to: 6'b000000 
	Parameter add bound to: 6'b100000 
	Parameter sub bound to: 6'b100010 
	Parameter slt bound to: 6'b101010 
	Parameter jr bound to: 6'b001000 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:33]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:54]
WARNING: [Synth 8-567] referenced signal 'mux' should be on the sensitivity list [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:58]
INFO: [Synth 8-256] done synthesizing module 'mux4' (4#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:33]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'mux4' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-689] width (5) of port connection 'input0' does not match port width (32) of module 'mux4' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:48]
WARNING: [Synth 8-689] width (5) of port connection 'input1' does not match port width (32) of module 'mux4' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:49]
WARNING: [Synth 8-689] width (5) of port connection 'input2' does not match port width (32) of module 'mux4' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:50]
WARNING: [Synth 8-350] instance 'regWriteAddrMux' of module 'mux4' requires 6 connections, but only 5 given [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
INFO: [Synth 8-256] done synthesizing module 'controlTable' (5#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:6]
INFO: [Synth 8-638] synthesizing module 'registerfile' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/registerfile.v:1]
	Parameter cores bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registerfile' (6#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/registerfile.v:1]
INFO: [Synth 8-638] synthesizing module 'core' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:1]
WARNING: [Synth 8-350] instance 'pcMux' of module 'mux4' requires 6 connections, but only 5 given [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:1]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:19]
WARNING: [Synth 8-567] referenced signal 'mux' should be on the sensitivity list [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/alu.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/alu.v:14]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/alu.v:1]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:1]
INFO: [Synth 8-638] synthesizing module 'datamemory' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/datamemory.v:7]
	Parameter cores bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'datamemory' (10#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/datamemory.v:7]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:68]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:88]
WARNING: [Synth 8-567] referenced signal 'mux' should be on the sensitivity list [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:92]
INFO: [Synth 8-256] done synthesizing module 'mux3' (11#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/multiplexer.v:68]
INFO: [Synth 8-638] synthesizing module 'pcjumper' [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/pcjumper.v:1]
	Parameter cores bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcjumper' (12#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/pcjumper.v:1]
INFO: [Synth 8-256] done synthesizing module 'cpu' (13#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/cpu.v:1]
INFO: [Synth 8-256] done synthesizing module 'spimemory_wrapper' (14#1) [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/Lab2/spimemory.v:1]
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 277.543 ; gain = 99.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[31] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[30] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[29] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[28] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[27] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[26] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[25] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[24] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[23] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[22] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[21] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[20] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[19] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[18] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[17] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[16] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[15] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[14] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[13] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[12] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[11] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[10] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[9] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[8] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[7] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[6] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[5] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[4] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[3] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[2] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[1] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin regWriteAddrMux:input3[0] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/controlTable.v:46]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[31] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[30] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[29] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[28] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[27] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[26] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[25] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[24] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[23] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[22] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[21] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[20] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[19] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[18] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[17] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[16] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[15] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[14] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[13] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[12] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[11] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[10] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[9] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[8] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[7] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[6] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[5] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[4] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[3] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[2] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[1] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
WARNING: [Synth 8-3295] tying undriven pin pcMux:input3[0] to constant 0 [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/core.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 277.543 ; gain = 99.125
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/constrs_1/imports/Documents/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/constrs_1/imports/Documents/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 577.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "beq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bne" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/dbishop/energy_cost_test/energy_cost_test.srcs/sources_1/imports/src/alu.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instructionmemory 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module registerfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module controlTable 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[3]
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[2]
WARNING: [Synth 8-3331] design spimemory_wrapper has unconnected port led[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 577.320 ; gain = 398.902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------------+-------------------------------+-----------+----------------------+-------------------+--------------------------+
|Module Name       | RTL Object                    | Inference | Size (Depth x Width) | Primitives        | Hierarchical Name        | 
+------------------+-------------------------------+-----------+----------------------+-------------------+--------------------------+
|spimemory_wrapper | coopoo/dm/WRITE[0].memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | spimemory_wrapper/ram__2 | 
+------------------+-------------------------------+-----------+----------------------+-------------------+--------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][31] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][30] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][29] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][28] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][27] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][26] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][25] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][24] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][23] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][22] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][21] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][20] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][19] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][18] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][17] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][16] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][15] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][14] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][13] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][12] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][11] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][10] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][9] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][8] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][7] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][6] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][5] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][4] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][3] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][2] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][1] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[31][0] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][31] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][30] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][29] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][28] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][27] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][26] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][25] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][24] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][23] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][22] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][21] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][20] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][19] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][18] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][17] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][16] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][15] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][14] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][13] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][12] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][11] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][10] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][9] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][8] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][7] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][6] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][5] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][4] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][3] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][2] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][1] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[30][0] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][31] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][30] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][29] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][28] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][27] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][26] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][25] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][24] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][23] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][22] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][21] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][20] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][19] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][18] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][17] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][16] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][15] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][14] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][13] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][12] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][11] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][10] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][9] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][8] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][7] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][6] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][5] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][4] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][3] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][2] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][1] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[29][0] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[28][31] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[28][30] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[28][29] ) is unused and will be removed from module spimemory_wrapper.
WARNING: [Synth 8-3332] Sequential element (\coopoo/regfile/WRITE[0].registers_reg[28][28] ) is unused and will be removed from module spimemory_wrapper.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 577.320 ; gain = 398.902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 577.320 ; gain = 398.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coopoo/regfile/WRITE[0].registers_reg[3][15] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    36|
|3     |LUT1      |    54|
|4     |LUT2      |    38|
|5     |LUT3      |    45|
|6     |LUT4      |    53|
|7     |LUT5      |   128|
|8     |LUT6      |   276|
|9     |MUXF7     |    63|
|10    |RAM256X1S |   128|
|11    |FDRE      |   288|
|12    |IBUF      |     1|
|13    |OBUF      |     1|
|14    |OBUFT     |     3|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+-------------+------+
|      |Instance                          |Module       |Cells |
+------+----------------------------------+-------------+------+
|1     |top                               |             |  1115|
|2     |  coopoo                          |cpu          |  1109|
|3     |    dm                            |datamemory   |   160|
|4     |    \CORES[0].core_instantiation  |core         |    48|
|5     |      alu                         |ALU          |    36|
|6     |    pc                            |PC           |   453|
|7     |    regfile                       |registerfile |   448|
+------+----------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 418.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 771 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 597.004 ; gain = 107.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 597.004 ; gain = 418.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 597.004 ; gain = 406.852
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 597.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 16:31:19 2015...
