
Hist_Band.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803f00  00803f00  00000e64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000d4c  00000100  00000100  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  00008e4c  00000e4c  00000de0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          0000001d  00803f00  00803f00  00000e64  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00000e64  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000ec0  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000000e8  00000000  00000000  00000efc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000030a2  00000000  00000000  00000fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d99  00000000  00000000  00004086  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000990  00000000  00000000  00005e1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c8  00000000  00000000  000067b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001635  00000000  00000000  00006978  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000383  00000000  00000000  00007fad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000098  00000000  00000000  00008330  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000100 <__vectors>:
 100:	19 c0       	rjmp	.+50     	; 0x134 <__ctors_end>
 102:	28 c0       	rjmp	.+80     	; 0x154 <__bad_interrupt>
 104:	27 c0       	rjmp	.+78     	; 0x154 <__bad_interrupt>
 106:	26 c0       	rjmp	.+76     	; 0x154 <__bad_interrupt>
 108:	25 c0       	rjmp	.+74     	; 0x154 <__bad_interrupt>
 10a:	24 c0       	rjmp	.+72     	; 0x154 <__bad_interrupt>
 10c:	1e c1       	rjmp	.+572    	; 0x34a <__vector_6>
 10e:	22 c0       	rjmp	.+68     	; 0x154 <__bad_interrupt>
 110:	21 c0       	rjmp	.+66     	; 0x154 <__bad_interrupt>
 112:	20 c0       	rjmp	.+64     	; 0x154 <__bad_interrupt>
 114:	1f c0       	rjmp	.+62     	; 0x154 <__bad_interrupt>
 116:	1e c0       	rjmp	.+60     	; 0x154 <__bad_interrupt>
 118:	1d c0       	rjmp	.+58     	; 0x154 <__bad_interrupt>
 11a:	1c c0       	rjmp	.+56     	; 0x154 <__bad_interrupt>
 11c:	1b c0       	rjmp	.+54     	; 0x154 <__bad_interrupt>
 11e:	1a c0       	rjmp	.+52     	; 0x154 <__bad_interrupt>
 120:	19 c0       	rjmp	.+50     	; 0x154 <__bad_interrupt>
 122:	19 c0       	rjmp	.+50     	; 0x156 <__vector_17>
 124:	17 c0       	rjmp	.+46     	; 0x154 <__bad_interrupt>
 126:	16 c0       	rjmp	.+44     	; 0x154 <__bad_interrupt>
 128:	15 c0       	rjmp	.+42     	; 0x154 <__bad_interrupt>
 12a:	14 c0       	rjmp	.+40     	; 0x154 <__bad_interrupt>
 12c:	c6 c0       	rjmp	.+396    	; 0x2ba <__vector_22>
 12e:	12 c0       	rjmp	.+36     	; 0x154 <__bad_interrupt>
 130:	11 c0       	rjmp	.+34     	; 0x154 <__bad_interrupt>
 132:	10 c0       	rjmp	.+32     	; 0x154 <__bad_interrupt>

00000134 <__ctors_end>:
 134:	11 24       	eor	r1, r1
 136:	1f be       	out	0x3f, r1	; 63
 138:	cf ef       	ldi	r28, 0xFF	; 255
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df e3       	ldi	r29, 0x3F	; 63
 13e:	de bf       	out	0x3e, r29	; 62

00000140 <__do_clear_bss>:
 140:	2f e3       	ldi	r18, 0x3F	; 63
 142:	a0 e0       	ldi	r26, 0x00	; 0
 144:	bf e3       	ldi	r27, 0x3F	; 63
 146:	01 c0       	rjmp	.+2      	; 0x14a <.do_clear_bss_start>

00000148 <.do_clear_bss_loop>:
 148:	1d 92       	st	X+, r1

0000014a <.do_clear_bss_start>:
 14a:	ad 31       	cpi	r26, 0x1D	; 29
 14c:	b2 07       	cpc	r27, r18
 14e:	e1 f7       	brne	.-8      	; 0x148 <.do_clear_bss_loop>
 150:	0d d1       	rcall	.+538    	; 0x36c <main>
 152:	7a c6       	rjmp	.+3316   	; 0xe48 <_exit>

00000154 <__bad_interrupt>:
 154:	d5 cf       	rjmp	.-86     	; 0x100 <__vectors>

00000156 <__vector_17>:
Clears the Interrupt Flag: The interruption can't be triggered repeatedly until a new condition occurs
Reads the ADC Result: The ADC0 conversion data is stored in the global variable "sample"
Starts a New Conversion: The ISR triggers a new ADC conversion, ensuring that the ADC is 
continuously sampling new data and the process is ongoing.*/
ISR(ADC0_RESRDY_vect)
{
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1
 160:	2f 93       	push	r18
 162:	3f 93       	push	r19
 164:	8f 93       	push	r24
 166:	ef 93       	push	r30
 168:	ff 93       	push	r31
	/* Clear the interrupt flag by writing 1: */
	ADC0.INTFLAGS = ADC_RESRDY_bm;
 16a:	e0 e0       	ldi	r30, 0x00	; 0
 16c:	f6 e0       	ldi	r31, 0x06	; 6
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	83 87       	std	Z+11, r24	; 0x0b
	
	sample = ADC0.RES;
 172:	20 89       	ldd	r18, Z+16	; 0x10
 174:	31 89       	ldd	r19, Z+17	; 0x11
 176:	20 93 06 3f 	sts	0x3F06, r18	; 0x803f06 <sample>
 17a:	30 93 07 3f 	sts	0x3F07, r19	; 0x803f07 <sample+0x1>
	
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 17e:	80 87       	std	Z+8, r24	; 0x08
}
 180:	ff 91       	pop	r31
 182:	ef 91       	pop	r30
 184:	8f 91       	pop	r24
 186:	3f 91       	pop	r19
 188:	2f 91       	pop	r18
 18a:	0f 90       	pop	r0
 18c:	0f be       	out	0x3f, r0	; 63
 18e:	0f 90       	pop	r0
 190:	1f 90       	pop	r1
 192:	18 95       	reti

00000194 <ADC0_init>:
/*This initialization ensures that the ADC is ready to perform accurate 
conversions and trigger interrupts when new conversion results are available.*/
void ADC0_init(void)
{
	/* Disable digital input buffer */
	PORTA.PIN4CTRL &= ~PORT_ISC_gm;
 194:	e0 e0       	ldi	r30, 0x00	; 0
 196:	f4 e0       	ldi	r31, 0x04	; 4
 198:	84 89       	ldd	r24, Z+20	; 0x14
 19a:	88 7f       	andi	r24, 0xF8	; 248
 19c:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
 19e:	84 89       	ldd	r24, Z+20	; 0x14
 1a0:	84 60       	ori	r24, 0x04	; 4
 1a2:	84 8b       	std	Z+20, r24	; 0x14
	
	/* Disable pull-up resistor */
	PORTA.PIN4CTRL &= ~PORT_PULLUPEN_bm;
 1a4:	84 89       	ldd	r24, Z+20	; 0x14
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	84 8b       	std	Z+20, r24	; 0x14
	
	VREF.CTRLA |= VREF_ADC0REFSEL_2V5_gc;	/* Voltage reference  2.5V */
 1aa:	e0 ea       	ldi	r30, 0xA0	; 160
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	80 83       	st	Z, r24
	VREF.CTRLB |= VREF_ADC0REFEN_bm;		/* Force Voltage reference */
 1b4:	81 81       	ldd	r24, Z+1	; 0x01
 1b6:	82 60       	ori	r24, 0x02	; 2
 1b8:	81 83       	std	Z+1, r24	; 0x01
	
	ADC0.CTRLC = ADC_PRESC_DIV8_gc |		/* CLK_PER divided by 8 */
 1ba:	e0 e0       	ldi	r30, 0x00	; 0
 1bc:	f6 e0       	ldi	r31, 0x06	; 6
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	82 83       	std	Z+2, r24	; 0x02
	ADC_REFSEL_INTREF_gc;					/* Internal reference */
	
	ADC0.CTRLA |= ADC_ENABLE_bm |			/* ADC Enable: enabled */
 1c2:	80 81       	ld	r24, Z
 1c4:	81 60       	ori	r24, 0x01	; 1
 1c6:	80 83       	st	Z, r24
	ADC_RESSEL_10BIT_gc;					/* 10-bit mode */
	
	/* Enable ADC interrupt */
	ADC0.INTCTRL = ADC_RESRDY_bm;
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	82 87       	std	Z+10, r24	; 0x0a
	
	/* Select ADC channel */
	ADC0.MUXPOS = ADC_MUXPOS_AIN4_gc;
 1cc:	84 e0       	ldi	r24, 0x04	; 4
 1ce:	86 83       	std	Z+6, r24	; 0x06
 1d0:	08 95       	ret

000001d2 <ADC0_start>:
After starting the conversion, the ADC will sample the input signal, convert it to a digital value, and set an interrupt flag 
(if configured) when the conversion is complete, allowing the program to read the result.*/
void ADC0_start(void)
{
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <delim+0x7f77bc>
 1d8:	08 95       	ret

000001da <temp_conv>:
}

uint8_t temp_conv(int *temperature){
 1da:	cf 93       	push	r28
 1dc:	df 93       	push	r29
 1de:	ec 01       	movw	r28, r24
	*temperature = (sample * 0.1764) - 97.3529;
 1e0:	60 91 06 3f 	lds	r22, 0x3F06	; 0x803f06 <sample>
 1e4:	70 91 07 3f 	lds	r23, 0x3F07	; 0x803f07 <sample+0x1>
 1e8:	80 e0       	ldi	r24, 0x00	; 0
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	0f d2       	rcall	.+1054   	; 0x60c <__floatunsisf>
 1ee:	24 e3       	ldi	r18, 0x34	; 52
 1f0:	32 ea       	ldi	r19, 0xA2	; 162
 1f2:	44 e3       	ldi	r20, 0x34	; 52
 1f4:	5e e3       	ldi	r21, 0x3E	; 62
 1f6:	98 d2       	rcall	.+1328   	; 0x728 <__mulsf3>
 1f8:	2f ea       	ldi	r18, 0xAF	; 175
 1fa:	34 eb       	ldi	r19, 0xB4	; 180
 1fc:	42 ec       	ldi	r20, 0xC2	; 194
 1fe:	52 e4       	ldi	r21, 0x42	; 66
 200:	62 d1       	rcall	.+708    	; 0x4c6 <__subsf3>
 202:	ce d1       	rcall	.+924    	; 0x5a0 <__fixsfsi>
 204:	68 83       	st	Y, r22
 206:	79 83       	std	Y+1, r23	; 0x01
	return 1;
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	08 95       	ret

00000210 <CLKCTRL_init>:
It sets the clock prescaler to divide the system clock by 8 and enables the prescaler.
It configures the 20 MHz internal oscillator as the clock source and disables clock output to external pins.
It waits until the clock system has stabilized and the changes are applied. */
void CLKCTRL_init(void)
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_8X_gc | CLKCTRL_PEN_bm);
 210:	88 ed       	ldi	r24, 0xD8	; 216
 212:	25 e0       	ldi	r18, 0x05	; 5
 214:	30 e0       	ldi	r19, 0x00	; 0
 216:	84 bf       	out	0x34, r24	; 52
 218:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <delim+0x7f7215>
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLA, !CLKCTRL_CLKOUT_bm | CLKCTRL_CLKSEL_OSC20M_gc);
 21c:	20 e0       	ldi	r18, 0x00	; 0
 21e:	30 e0       	ldi	r19, 0x00	; 0
 220:	84 bf       	out	0x34, r24	; 52
 222:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <delim+0x7f7214>
	while (!(CLKCTRL.MCLKSTATUS));
 226:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <delim+0x7f7217>
 22a:	88 23       	and	r24, r24
 22c:	e1 f3       	breq	.-8      	; 0x226 <CLKCTRL_init+0x16>
}
 22e:	08 95       	ret

00000230 <RTC_init>:
It sets the period value to 0x44 (68 decimal), meaning the RTC will generate an overflow event after counting to this value.
It enables the overflow interrupt, so that an interrupt is triggered when the RTC overflows,
while disabling the compare match interrupt. */
void RTC_init(void)
{
	RTC.CTRLA = RTC_PRESCALER_DIV512_gc /* 512 */
 230:	e0 e4       	ldi	r30, 0x40	; 64
 232:	f1 e0       	ldi	r31, 0x01	; 1
 234:	89 e4       	ldi	r24, 0x49	; 73
 236:	80 83       	st	Z, r24
	| 1 << RTC_RTCEN_bp     /* Enable: enabled */
	| 0 << RTC_RUNSTDBY_bp; /* Run In Standby: disabled */

	RTC.PER = 0x44; /* Period: 0xd */
 238:	84 e4       	ldi	r24, 0x44	; 68
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	82 87       	std	Z+10, r24	; 0x0a
 23e:	93 87       	std	Z+11, r25	; 0x0b

	RTC.INTCTRL = 0 << RTC_CMP_bp    /* Compare Match Interrupt enable: disabled */
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	82 83       	std	Z+2, r24	; 0x02
 244:	08 95       	ret

00000246 <GPIO_init>:
#include "gpio.h"

/*This function looks for the direction of PORTA and configures its pin 2 as an output pin*/
void GPIO_init(void)
{
	PORTA.DIR |= PIN2_bm;
 246:	e0 e0       	ldi	r30, 0x00	; 0
 248:	f4 e0       	ldi	r31, 0x04	; 4
 24a:	80 81       	ld	r24, Z
 24c:	84 60       	ori	r24, 0x04	; 4
 24e:	80 83       	st	Z, r24
 250:	08 95       	ret

00000252 <GPIO_relay>:
/*This function takes the active value (True or False) to work like:
If active = true, the relay is turned on by setting the output of pin 2 to HIGH.
If active = false, the relay is turned off by setting the output of pin 2 to LOW.*/
void GPIO_relay(bool active)
{
	if(active) {
 252:	88 23       	and	r24, r24
 254:	31 f0       	breq	.+12     	; 0x262 <GPIO_relay+0x10>
		PORTA.OUT |= PIN2_bm;
 256:	e0 e0       	ldi	r30, 0x00	; 0
 258:	f4 e0       	ldi	r31, 0x04	; 4
 25a:	84 81       	ldd	r24, Z+4	; 0x04
 25c:	84 60       	ori	r24, 0x04	; 4
 25e:	84 83       	std	Z+4, r24	; 0x04
 260:	08 95       	ret
		} else {
		PORTA.OUT &= ~PIN2_bm;
 262:	e0 e0       	ldi	r30, 0x00	; 0
 264:	f4 e0       	ldi	r31, 0x04	; 4
 266:	84 81       	ldd	r24, Z+4	; 0x04
 268:	8b 7f       	andi	r24, 0xFB	; 251
 26a:	84 83       	std	Z+4, r24	; 0x04
 26c:	08 95       	ret

0000026e <UART_init>:
/*This function initializes the UART with the necessary parameters like baud rate, and activating both
Receiver and Transmitter so it can get and send data though the same UART*/
void UART_init()
{

	USART0.BAUD = (uint16_t)USART0_BAUD_RATE(115200); /* set baud rate register */
 26e:	e0 e0       	ldi	r30, 0x00	; 0
 270:	f8 e0       	ldi	r31, 0x08	; 8
 272:	85 e4       	ldi	r24, 0x45	; 69
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	80 87       	std	Z+8, r24	; 0x08
 278:	91 87       	std	Z+9, r25	; 0x09

	USART0.CTRLA = USART_RXCIE_bm;  /* Receive Complete Interrupt Enable: enabled */
 27a:	80 e8       	ldi	r24, 0x80	; 128
 27c:	85 83       	std	Z+5, r24	; 0x05
	
	USART0.CTRLB = USART_RXEN_bm |    /* Receiver Enable: enabled */
 27e:	80 ec       	ldi	r24, 0xC0	; 192
 280:	86 83       	std	Z+6, r24	; 0x06
	USART_TXEN_bm;    /* Transmitter Enable: enabled */
	
	/* Set TxD (PB2) as output */
	PORTB.DIR |= PIN2_bm;
 282:	e0 e2       	ldi	r30, 0x20	; 32
 284:	f4 e0       	ldi	r31, 0x04	; 4
 286:	80 81       	ld	r24, Z
 288:	84 60       	ori	r24, 0x04	; 4
 28a:	80 83       	st	Z, r24
 28c:	08 95       	ret

0000028e <UART_SendString>:

/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
 28e:	fc 01       	movw	r30, r24
	while (*str != '\0')
 290:	07 c0       	rjmp	.+14     	; 0x2a0 <UART_SendString+0x12>
	{
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
 292:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <delim+0x7f79b8>
 296:	95 ff       	sbrs	r25, 5
 298:	fc cf       	rjmp	.-8      	; 0x292 <UART_SendString+0x4>
		
		USART0.TXDATAL = *str;
 29a:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <delim+0x7f79b6>
		str++;
 29e:	31 96       	adiw	r30, 0x01	; 1
/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
	while (*str != '\0')
 2a0:	80 81       	ld	r24, Z
 2a2:	81 11       	cpse	r24, r1
 2a4:	f6 cf       	rjmp	.-20     	; 0x292 <UART_SendString+0x4>
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
		
		USART0.TXDATAL = *str;
		str++;
	}
	while (!(USART0.STATUS & USART_TXCIF_bm)); //wait until Tx finished
 2a6:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <delim+0x7f79b8>
 2aa:	86 ff       	sbrs	r24, 6
 2ac:	fc cf       	rjmp	.-8      	; 0x2a6 <UART_SendString+0x18>
	
	USART0.STATUS |= USART_TXCIF_bm;
 2ae:	e0 e0       	ldi	r30, 0x00	; 0
 2b0:	f8 e0       	ldi	r31, 0x08	; 8
 2b2:	84 81       	ldd	r24, Z+4	; 0x04
 2b4:	80 64       	ori	r24, 0x40	; 64
 2b6:	84 83       	std	Z+4, r24	; 0x04
 2b8:	08 95       	ret

000002ba <__vector_22>:
It stores the received byte in RXBuffer at the current rx_index.
The code checks if the byte is a newline (0x0A) or if the buffer is full. If either is true, the rx_index is reset to 0 
to prepare for the next message. Otherwise, the rx_index is incremented to store the next byte in the buffer.
The commented DataRDY = true; line is used to indicate when a complete message has been received.*/
ISR(USART0_RXC_vect)
{
 2ba:	1f 92       	push	r1
 2bc:	0f 92       	push	r0
 2be:	0f b6       	in	r0, 0x3f	; 63
 2c0:	0f 92       	push	r0
 2c2:	11 24       	eor	r1, r1
 2c4:	8f 93       	push	r24
 2c6:	9f 93       	push	r25
 2c8:	ef 93       	push	r30
 2ca:	ff 93       	push	r31
	RXBuffer[rx_index] = USART0.RXDATAL;
 2cc:	80 91 03 3f 	lds	r24, 0x3F03	; 0x803f03 <rx_index>
 2d0:	e8 2f       	mov	r30, r24
 2d2:	f0 e0       	ldi	r31, 0x00	; 0
 2d4:	90 91 00 08 	lds	r25, 0x0800	; 0x800800 <delim+0x7f79b4>
 2d8:	e7 5f       	subi	r30, 0xF7	; 247
 2da:	f0 4c       	sbci	r31, 0xC0	; 192
 2dc:	90 83       	st	Z, r25
	
	if((RXBuffer[rx_index] == 0x0A) || (rx_index == 19)) {
 2de:	9a 30       	cpi	r25, 0x0A	; 10
 2e0:	11 f0       	breq	.+4      	; 0x2e6 <__vector_22+0x2c>
 2e2:	83 31       	cpi	r24, 0x13	; 19
 2e4:	31 f4       	brne	.+12     	; 0x2f2 <__vector_22+0x38>
		UART_drdy = true;
 2e6:	81 e0       	ldi	r24, 0x01	; 1
 2e8:	80 93 02 3f 	sts	0x3F02, r24	; 0x803f02 <UART_drdy>
		rx_index = 0;
 2ec:	10 92 03 3f 	sts	0x3F03, r1	; 0x803f03 <rx_index>
 2f0:	03 c0       	rjmp	.+6      	; 0x2f8 <__vector_22+0x3e>
		} else {
		rx_index++;
 2f2:	8f 5f       	subi	r24, 0xFF	; 255
 2f4:	80 93 03 3f 	sts	0x3F03, r24	; 0x803f03 <rx_index>
	}
}
 2f8:	ff 91       	pop	r31
 2fa:	ef 91       	pop	r30
 2fc:	9f 91       	pop	r25
 2fe:	8f 91       	pop	r24
 300:	0f 90       	pop	r0
 302:	0f be       	out	0x3f, r0	; 63
 304:	0f 90       	pop	r0
 306:	1f 90       	pop	r1
 308:	18 95       	reti

0000030a <data_process>:

/*This function was made to receive the data sent via UART after taking the string from the Bluetooth module, it takes the
string and divides it to look for a number to convert thanks to the ATOI function, saving the numeric values into the pointers
of my low and upper threshold, returning both to the main.c and printing correct execution when checking the control flag*/
void data_process(int *min, int *max){
 30a:	0f 93       	push	r16
 30c:	1f 93       	push	r17
 30e:	cf 93       	push	r28
 310:	df 93       	push	r29
 312:	8c 01       	movw	r16, r24
 314:	eb 01       	movw	r28, r22
	char *token = strtok((char *)RXBuffer, delim);
 316:	6c e4       	ldi	r22, 0x4C	; 76
 318:	7e e8       	ldi	r23, 0x8E	; 142
 31a:	89 e0       	ldi	r24, 0x09	; 9
 31c:	9f e3       	ldi	r25, 0x3F	; 63
 31e:	8f d2       	rcall	.+1310   	; 0x83e <strtok>
	if (token != NULL){
 320:	00 97       	sbiw	r24, 0x00	; 0
 322:	21 f0       	breq	.+8      	; 0x32c <data_process+0x22>
		*min = atoi(token);
 324:	6e d2       	rcall	.+1244   	; 0x802 <atoi>
 326:	f8 01       	movw	r30, r16
 328:	80 83       	st	Z, r24
 32a:	91 83       	std	Z+1, r25	; 0x01
	}
	token = strtok(NULL, delim);
 32c:	6c e4       	ldi	r22, 0x4C	; 76
 32e:	7e e8       	ldi	r23, 0x8E	; 142
 330:	80 e0       	ldi	r24, 0x00	; 0
 332:	90 e0       	ldi	r25, 0x00	; 0
 334:	84 d2       	rcall	.+1288   	; 0x83e <strtok>
	if (token != NULL){
 336:	00 97       	sbiw	r24, 0x00	; 0
 338:	19 f0       	breq	.+6      	; 0x340 <data_process+0x36>
		*max = atoi(token);
 33a:	63 d2       	rcall	.+1222   	; 0x802 <atoi>
 33c:	88 83       	st	Y, r24
 33e:	99 83       	std	Y+1, r25	; 0x01
	}
 340:	df 91       	pop	r29
 342:	cf 91       	pop	r28
 344:	1f 91       	pop	r17
 346:	0f 91       	pop	r16
 348:	08 95       	ret

0000034a <__vector_6>:

extern bool UART_drdy; //Variable which determines whether the information sent via UART is ready or not to be processed
bool relay_state = false; //Variable to know if the rele is activated or not

ISR(RTC_CNT_vect)
{
 34a:	1f 92       	push	r1
 34c:	0f 92       	push	r0
 34e:	0f b6       	in	r0, 0x3f	; 63
 350:	0f 92       	push	r0
 352:	11 24       	eor	r1, r1
 354:	8f 93       	push	r24
	/* Insert your RTC Overflow interrupt handling code */
	state = true;
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	80 93 05 3f 	sts	0x3F05, r24	; 0x803f05 <state>
	/* Overflow interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_OVF_bm;
 35c:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <delim+0x7f72f7>
}
 360:	8f 91       	pop	r24
 362:	0f 90       	pop	r0
 364:	0f be       	out	0x3f, r0	; 63
 366:	0f 90       	pop	r0
 368:	1f 90       	pop	r1
 36a:	18 95       	reti

0000036c <main>:

int main(void)
{
 36c:	cf 93       	push	r28
 36e:	df 93       	push	r29
 370:	cd b7       	in	r28, 0x3d	; 61
 372:	de b7       	in	r29, 0x3e	; 62
 374:	ae 97       	sbiw	r28, 0x2e	; 46
 376:	cd bf       	out	0x3d, r28	; 61
 378:	de bf       	out	0x3e, r29	; 62
	/* Configure modules, Initialize all needed functions */
	CLKCTRL_init();
 37a:	4a df       	rcall	.-364    	; 0x210 <CLKCTRL_init>
	RTC_init();
 37c:	59 df       	rcall	.-334    	; 0x230 <RTC_init>
	ADC0_init();
 37e:	0a df       	rcall	.-492    	; 0x194 <ADC0_init>
	GPIO_init();
 380:	62 df       	rcall	.-316    	; 0x246 <GPIO_init>
	UART_init();
 382:	75 df       	rcall	.-278    	; 0x26e <UART_init>
	int upper_threshold = 45;
	int min;
	int max;
	int temperature;
	
	countTime = 0;	//Seconds counter
 384:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
	char CommCon[40];	//String buffer
	
	memset(CommCon,0,40);	//Cleans the buffer by adding zeros to each position
 388:	ce 01       	movw	r24, r28
 38a:	07 96       	adiw	r24, 0x07	; 7
 38c:	28 e2       	ldi	r18, 0x28	; 40
 38e:	fc 01       	movw	r30, r24
 390:	11 92       	st	Z+, r1
 392:	2a 95       	dec	r18
 394:	e9 f7       	brne	.-6      	; 0x390 <main+0x24>
	sprintf(CommCon, "HisBand Pro 1.0\r\n");
 396:	22 e1       	ldi	r18, 0x12	; 18
 398:	e4 e5       	ldi	r30, 0x54	; 84
 39a:	fe e8       	ldi	r31, 0x8E	; 142
 39c:	dc 01       	movw	r26, r24
 39e:	01 90       	ld	r0, Z+
 3a0:	0d 92       	st	X+, r0
 3a2:	2a 95       	dec	r18
 3a4:	e1 f7       	brne	.-8      	; 0x39e <main+0x32>
	UART_SendString(CommCon);
 3a6:	73 df       	rcall	.-282    	; 0x28e <UART_SendString>
	
	/* Enable global interrupt */
	sei();
 3a8:	78 94       	sei
	
	/* Start a conversion */
	ADC0_start();
 3aa:	13 df       	rcall	.-474    	; 0x1d2 <ADC0_start>
	ADC0_init();
	GPIO_init();
	UART_init();
	
	int low_threshold = 25;
	int upper_threshold = 45;
 3ac:	0d e2       	ldi	r16, 0x2D	; 45
 3ae:	10 e0       	ldi	r17, 0x00	; 0
	RTC_init();
	ADC0_init();
	GPIO_init();
	UART_init();
	
	int low_threshold = 25;
 3b0:	0f 2e       	mov	r0, r31
 3b2:	f9 e1       	ldi	r31, 0x19	; 25
 3b4:	ef 2e       	mov	r14, r31
 3b6:	f1 2c       	mov	r15, r1
 3b8:	f0 2d       	mov	r31, r0
	ADC0_start();
	
	/* Replace with your application code */
	while (1)
	{
		if(state) {
 3ba:	80 91 05 3f 	lds	r24, 0x3F05	; 0x803f05 <state>
 3be:	88 23       	and	r24, r24
 3c0:	e1 f3       	breq	.-8      	; 0x3ba <main+0x4e>
			temp_conv(&temperature);
 3c2:	ce 01       	movw	r24, r28
 3c4:	05 96       	adiw	r24, 0x05	; 5
 3c6:	09 df       	rcall	.-494    	; 0x1da <temp_conv>
			  
			if (countTime == 3) {
 3c8:	80 91 08 3f 	lds	r24, 0x3F08	; 0x803f08 <countTime>
 3cc:	83 30       	cpi	r24, 0x03	; 3
 3ce:	f9 f4       	brne	.+62     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
				memset(CommCon, 0, 40);
 3d0:	6e 01       	movw	r12, r28
 3d2:	f7 e0       	ldi	r31, 0x07	; 7
 3d4:	cf 0e       	add	r12, r31
 3d6:	d1 1c       	adc	r13, r1
 3d8:	88 e2       	ldi	r24, 0x28	; 40
 3da:	f6 01       	movw	r30, r12
 3dc:	11 92       	st	Z+, r1
 3de:	8a 95       	dec	r24
 3e0:	e9 f7       	brne	.-6      	; 0x3dc <main+0x70>
				sprintf(CommCon, "Temperature: %dºC\r\n",temperature);
 3e2:	8e 81       	ldd	r24, Y+6	; 0x06
 3e4:	8f 93       	push	r24
 3e6:	8d 81       	ldd	r24, Y+5	; 0x05
 3e8:	8f 93       	push	r24
 3ea:	86 e6       	ldi	r24, 0x66	; 102
 3ec:	9e e8       	ldi	r25, 0x8E	; 142
 3ee:	9f 93       	push	r25
 3f0:	8f 93       	push	r24
 3f2:	df 92       	push	r13
 3f4:	cf 92       	push	r12
 3f6:	56 d2       	rcall	.+1196   	; 0x8a4 <sprintf>
				UART_SendString(CommCon);
 3f8:	c6 01       	movw	r24, r12
 3fa:	49 df       	rcall	.-366    	; 0x28e <UART_SendString>
				countTime = 0;
 3fc:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
 400:	0f 90       	pop	r0
 402:	0f 90       	pop	r0
 404:	0f 90       	pop	r0
 406:	0f 90       	pop	r0
 408:	0f 90       	pop	r0
 40a:	0f 90       	pop	r0
 40c:	03 c0       	rjmp	.+6      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
			} else {
				countTime++;
 40e:	8f 5f       	subi	r24, 0xFF	; 255
 410:	80 93 08 3f 	sts	0x3F08, r24	; 0x803f08 <countTime>
			}
			
			if (temperature >= upper_threshold && !relay_state) {
 414:	8d 81       	ldd	r24, Y+5	; 0x05
 416:	9e 81       	ldd	r25, Y+6	; 0x06
 418:	80 17       	cp	r24, r16
 41a:	91 07       	cpc	r25, r17
 41c:	d4 f0       	brlt	.+52     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
 41e:	20 91 04 3f 	lds	r18, 0x3F04	; 0x803f04 <relay_state>
 422:	21 11       	cpse	r18, r1
 424:	16 c0       	rjmp	.+44     	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
				//Activate the relay
				GPIO_relay(true);
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	14 df       	rcall	.-472    	; 0x252 <GPIO_relay>
				relay_state = true;
 42a:	81 e0       	ldi	r24, 0x01	; 1
 42c:	80 93 04 3f 	sts	0x3F04, r24	; 0x803f04 <relay_state>
				
				//Send activation message
				memset(CommCon, 0, 40);
 430:	ce 01       	movw	r24, r28
 432:	07 96       	adiw	r24, 0x07	; 7
 434:	28 e2       	ldi	r18, 0x28	; 40
 436:	fc 01       	movw	r30, r24
 438:	11 92       	st	Z+, r1
 43a:	2a 95       	dec	r18
 43c:	e9 f7       	brne	.-6      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
				sprintf(CommCon,"Relay Turned ON\r\n");
 43e:	22 e1       	ldi	r18, 0x12	; 18
 440:	ea e7       	ldi	r30, 0x7A	; 122
 442:	fe e8       	ldi	r31, 0x8E	; 142
 444:	dc 01       	movw	r26, r24
 446:	01 90       	ld	r0, Z+
 448:	0d 92       	st	X+, r0
 44a:	2a 95       	dec	r18
 44c:	e1 f7       	brne	.-8      	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
				UART_SendString(CommCon);
 44e:	1f df       	rcall	.-450    	; 0x28e <UART_SendString>
 450:	1b c0       	rjmp	.+54     	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
			} else if (temperature <= low_threshold && relay_state) {
 452:	e8 16       	cp	r14, r24
 454:	f9 06       	cpc	r15, r25
 456:	c4 f0       	brlt	.+48     	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
 458:	80 91 04 3f 	lds	r24, 0x3F04	; 0x803f04 <relay_state>
 45c:	88 23       	and	r24, r24
 45e:	a1 f0       	breq	.+40     	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
				//Deactivate the relay
				GPIO_relay(false);
 460:	80 e0       	ldi	r24, 0x00	; 0
 462:	f7 de       	rcall	.-530    	; 0x252 <GPIO_relay>
				relay_state = false;
 464:	10 92 04 3f 	sts	0x3F04, r1	; 0x803f04 <relay_state>
			
				//Send deactivation message
				memset(CommCon, 0, 40);
 468:	ce 01       	movw	r24, r28
 46a:	07 96       	adiw	r24, 0x07	; 7
 46c:	28 e2       	ldi	r18, 0x28	; 40
 46e:	fc 01       	movw	r30, r24
 470:	11 92       	st	Z+, r1
 472:	2a 95       	dec	r18
 474:	e9 f7       	brne	.-6      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
				sprintf(CommCon,"Relay Turned OFF\r\n");
 476:	23 e1       	ldi	r18, 0x13	; 19
 478:	ec e8       	ldi	r30, 0x8C	; 140
 47a:	fe e8       	ldi	r31, 0x8E	; 142
 47c:	dc 01       	movw	r26, r24
 47e:	01 90       	ld	r0, Z+
 480:	0d 92       	st	X+, r0
 482:	2a 95       	dec	r18
 484:	e1 f7       	brne	.-8      	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
				UART_SendString(CommCon);
 486:	03 df       	rcall	.-506    	; 0x28e <UART_SendString>
			}
			
			if (UART_drdy)
 488:	80 91 02 3f 	lds	r24, 0x3F02	; 0x803f02 <UART_drdy>
 48c:	88 23       	and	r24, r24
 48e:	c1 f0       	breq	.+48     	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
			{
				data_process(&min,&max);
 490:	be 01       	movw	r22, r28
 492:	6d 5f       	subi	r22, 0xFD	; 253
 494:	7f 4f       	sbci	r23, 0xFF	; 255
 496:	ce 01       	movw	r24, r28
 498:	01 96       	adiw	r24, 0x01	; 1
 49a:	37 df       	rcall	.-402    	; 0x30a <data_process>
				if(min < max){
 49c:	c9 80       	ldd	r12, Y+1	; 0x01
 49e:	da 80       	ldd	r13, Y+2	; 0x02
 4a0:	ab 80       	ldd	r10, Y+3	; 0x03
 4a2:	bc 80       	ldd	r11, Y+4	; 0x04
 4a4:	ca 14       	cp	r12, r10
 4a6:	db 04       	cpc	r13, r11
 4a8:	34 f4       	brge	.+12     	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
					low_threshold = min;
					upper_threshold = max;
					UART_SendString("Data received correctly\r\n");
 4aa:	8f e9       	ldi	r24, 0x9F	; 159
 4ac:	9e e8       	ldi	r25, 0x8E	; 142
 4ae:	ef de       	rcall	.-546    	; 0x28e <UART_SendString>
			if (UART_drdy)
			{
				data_process(&min,&max);
				if(min < max){
					low_threshold = min;
					upper_threshold = max;
 4b0:	85 01       	movw	r16, r10
			
			if (UART_drdy)
			{
				data_process(&min,&max);
				if(min < max){
					low_threshold = min;
 4b2:	76 01       	movw	r14, r12
 4b4:	03 c0       	rjmp	.+6      	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
					upper_threshold = max;
					UART_SendString("Data received correctly\r\n");
				}else{
					UART_SendString("Error receiving data\r\n");
 4b6:	89 eb       	ldi	r24, 0xB9	; 185
 4b8:	9e e8       	ldi	r25, 0x8E	; 142
 4ba:	e9 de       	rcall	.-558    	; 0x28e <UART_SendString>
				}
				UART_drdy = false;
 4bc:	10 92 02 3f 	sts	0x3F02, r1	; 0x803f02 <UART_drdy>
			}
			state = false;
 4c0:	10 92 05 3f 	sts	0x3F05, r1	; 0x803f05 <state>
 4c4:	7a cf       	rjmp	.-268    	; 0x3ba <main+0x4e>

000004c6 <__subsf3>:
 4c6:	50 58       	subi	r21, 0x80	; 128

000004c8 <__addsf3>:
 4c8:	bb 27       	eor	r27, r27
 4ca:	aa 27       	eor	r26, r26
 4cc:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <__addsf3x>
 4d0:	0c 94 5a 03 	jmp	0x6b4	; 0x6b4 <__fp_round>
 4d4:	0e 94 4c 03 	call	0x698	; 0x698 <__fp_pscA>
 4d8:	38 f0       	brcs	.+14     	; 0x4e8 <__addsf3+0x20>
 4da:	0e 94 53 03 	call	0x6a6	; 0x6a6 <__fp_pscB>
 4de:	20 f0       	brcs	.+8      	; 0x4e8 <__addsf3+0x20>
 4e0:	39 f4       	brne	.+14     	; 0x4f0 <__addsf3+0x28>
 4e2:	9f 3f       	cpi	r25, 0xFF	; 255
 4e4:	19 f4       	brne	.+6      	; 0x4ec <__addsf3+0x24>
 4e6:	26 f4       	brtc	.+8      	; 0x4f0 <__addsf3+0x28>
 4e8:	0c 94 49 03 	jmp	0x692	; 0x692 <__fp_nan>
 4ec:	0e f4       	brtc	.+2      	; 0x4f0 <__addsf3+0x28>
 4ee:	e0 95       	com	r30
 4f0:	e7 fb       	bst	r30, 7
 4f2:	0c 94 43 03 	jmp	0x686	; 0x686 <__fp_inf>

000004f6 <__addsf3x>:
 4f6:	e9 2f       	mov	r30, r25
 4f8:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <__fp_split3>
 4fc:	58 f3       	brcs	.-42     	; 0x4d4 <__addsf3+0xc>
 4fe:	ba 17       	cp	r27, r26
 500:	62 07       	cpc	r22, r18
 502:	73 07       	cpc	r23, r19
 504:	84 07       	cpc	r24, r20
 506:	95 07       	cpc	r25, r21
 508:	20 f0       	brcs	.+8      	; 0x512 <__addsf3x+0x1c>
 50a:	79 f4       	brne	.+30     	; 0x52a <__addsf3x+0x34>
 50c:	a6 f5       	brtc	.+104    	; 0x576 <__addsf3x+0x80>
 50e:	0c 94 8d 03 	jmp	0x71a	; 0x71a <__fp_zero>
 512:	0e f4       	brtc	.+2      	; 0x516 <__addsf3x+0x20>
 514:	e0 95       	com	r30
 516:	0b 2e       	mov	r0, r27
 518:	ba 2f       	mov	r27, r26
 51a:	a0 2d       	mov	r26, r0
 51c:	0b 01       	movw	r0, r22
 51e:	b9 01       	movw	r22, r18
 520:	90 01       	movw	r18, r0
 522:	0c 01       	movw	r0, r24
 524:	ca 01       	movw	r24, r20
 526:	a0 01       	movw	r20, r0
 528:	11 24       	eor	r1, r1
 52a:	ff 27       	eor	r31, r31
 52c:	59 1b       	sub	r21, r25
 52e:	99 f0       	breq	.+38     	; 0x556 <__addsf3x+0x60>
 530:	59 3f       	cpi	r21, 0xF9	; 249
 532:	50 f4       	brcc	.+20     	; 0x548 <__addsf3x+0x52>
 534:	50 3e       	cpi	r21, 0xE0	; 224
 536:	68 f1       	brcs	.+90     	; 0x592 <__addsf3x+0x9c>
 538:	1a 16       	cp	r1, r26
 53a:	f0 40       	sbci	r31, 0x00	; 0
 53c:	a2 2f       	mov	r26, r18
 53e:	23 2f       	mov	r18, r19
 540:	34 2f       	mov	r19, r20
 542:	44 27       	eor	r20, r20
 544:	58 5f       	subi	r21, 0xF8	; 248
 546:	f3 cf       	rjmp	.-26     	; 0x52e <__addsf3x+0x38>
 548:	46 95       	lsr	r20
 54a:	37 95       	ror	r19
 54c:	27 95       	ror	r18
 54e:	a7 95       	ror	r26
 550:	f0 40       	sbci	r31, 0x00	; 0
 552:	53 95       	inc	r21
 554:	c9 f7       	brne	.-14     	; 0x548 <__addsf3x+0x52>
 556:	7e f4       	brtc	.+30     	; 0x576 <__addsf3x+0x80>
 558:	1f 16       	cp	r1, r31
 55a:	ba 0b       	sbc	r27, r26
 55c:	62 0b       	sbc	r22, r18
 55e:	73 0b       	sbc	r23, r19
 560:	84 0b       	sbc	r24, r20
 562:	ba f0       	brmi	.+46     	; 0x592 <__addsf3x+0x9c>
 564:	91 50       	subi	r25, 0x01	; 1
 566:	a1 f0       	breq	.+40     	; 0x590 <__addsf3x+0x9a>
 568:	ff 0f       	add	r31, r31
 56a:	bb 1f       	adc	r27, r27
 56c:	66 1f       	adc	r22, r22
 56e:	77 1f       	adc	r23, r23
 570:	88 1f       	adc	r24, r24
 572:	c2 f7       	brpl	.-16     	; 0x564 <__addsf3x+0x6e>
 574:	0e c0       	rjmp	.+28     	; 0x592 <__addsf3x+0x9c>
 576:	ba 0f       	add	r27, r26
 578:	62 1f       	adc	r22, r18
 57a:	73 1f       	adc	r23, r19
 57c:	84 1f       	adc	r24, r20
 57e:	48 f4       	brcc	.+18     	; 0x592 <__addsf3x+0x9c>
 580:	87 95       	ror	r24
 582:	77 95       	ror	r23
 584:	67 95       	ror	r22
 586:	b7 95       	ror	r27
 588:	f7 95       	ror	r31
 58a:	9e 3f       	cpi	r25, 0xFE	; 254
 58c:	08 f0       	brcs	.+2      	; 0x590 <__addsf3x+0x9a>
 58e:	b0 cf       	rjmp	.-160    	; 0x4f0 <__addsf3+0x28>
 590:	93 95       	inc	r25
 592:	88 0f       	add	r24, r24
 594:	08 f0       	brcs	.+2      	; 0x598 <__addsf3x+0xa2>
 596:	99 27       	eor	r25, r25
 598:	ee 0f       	add	r30, r30
 59a:	97 95       	ror	r25
 59c:	87 95       	ror	r24
 59e:	08 95       	ret

000005a0 <__fixsfsi>:
 5a0:	0e 94 d7 02 	call	0x5ae	; 0x5ae <__fixunssfsi>
 5a4:	68 94       	set
 5a6:	b1 11       	cpse	r27, r1
 5a8:	0c 94 8e 03 	jmp	0x71c	; 0x71c <__fp_szero>
 5ac:	08 95       	ret

000005ae <__fixunssfsi>:
 5ae:	0e 94 73 03 	call	0x6e6	; 0x6e6 <__fp_splitA>
 5b2:	88 f0       	brcs	.+34     	; 0x5d6 <__fixunssfsi+0x28>
 5b4:	9f 57       	subi	r25, 0x7F	; 127
 5b6:	98 f0       	brcs	.+38     	; 0x5de <__fixunssfsi+0x30>
 5b8:	b9 2f       	mov	r27, r25
 5ba:	99 27       	eor	r25, r25
 5bc:	b7 51       	subi	r27, 0x17	; 23
 5be:	b0 f0       	brcs	.+44     	; 0x5ec <__fixunssfsi+0x3e>
 5c0:	e1 f0       	breq	.+56     	; 0x5fa <__fixunssfsi+0x4c>
 5c2:	66 0f       	add	r22, r22
 5c4:	77 1f       	adc	r23, r23
 5c6:	88 1f       	adc	r24, r24
 5c8:	99 1f       	adc	r25, r25
 5ca:	1a f0       	brmi	.+6      	; 0x5d2 <__fixunssfsi+0x24>
 5cc:	ba 95       	dec	r27
 5ce:	c9 f7       	brne	.-14     	; 0x5c2 <__fixunssfsi+0x14>
 5d0:	14 c0       	rjmp	.+40     	; 0x5fa <__fixunssfsi+0x4c>
 5d2:	b1 30       	cpi	r27, 0x01	; 1
 5d4:	91 f0       	breq	.+36     	; 0x5fa <__fixunssfsi+0x4c>
 5d6:	0e 94 8d 03 	call	0x71a	; 0x71a <__fp_zero>
 5da:	b1 e0       	ldi	r27, 0x01	; 1
 5dc:	08 95       	ret
 5de:	0c 94 8d 03 	jmp	0x71a	; 0x71a <__fp_zero>
 5e2:	67 2f       	mov	r22, r23
 5e4:	78 2f       	mov	r23, r24
 5e6:	88 27       	eor	r24, r24
 5e8:	b8 5f       	subi	r27, 0xF8	; 248
 5ea:	39 f0       	breq	.+14     	; 0x5fa <__fixunssfsi+0x4c>
 5ec:	b9 3f       	cpi	r27, 0xF9	; 249
 5ee:	cc f3       	brlt	.-14     	; 0x5e2 <__fixunssfsi+0x34>
 5f0:	86 95       	lsr	r24
 5f2:	77 95       	ror	r23
 5f4:	67 95       	ror	r22
 5f6:	b3 95       	inc	r27
 5f8:	d9 f7       	brne	.-10     	; 0x5f0 <__fixunssfsi+0x42>
 5fa:	3e f4       	brtc	.+14     	; 0x60a <__fixunssfsi+0x5c>
 5fc:	90 95       	com	r25
 5fe:	80 95       	com	r24
 600:	70 95       	com	r23
 602:	61 95       	neg	r22
 604:	7f 4f       	sbci	r23, 0xFF	; 255
 606:	8f 4f       	sbci	r24, 0xFF	; 255
 608:	9f 4f       	sbci	r25, 0xFF	; 255
 60a:	08 95       	ret

0000060c <__floatunsisf>:
 60c:	e8 94       	clt
 60e:	09 c0       	rjmp	.+18     	; 0x622 <__floatsisf+0x12>

00000610 <__floatsisf>:
 610:	97 fb       	bst	r25, 7
 612:	3e f4       	brtc	.+14     	; 0x622 <__floatsisf+0x12>
 614:	90 95       	com	r25
 616:	80 95       	com	r24
 618:	70 95       	com	r23
 61a:	61 95       	neg	r22
 61c:	7f 4f       	sbci	r23, 0xFF	; 255
 61e:	8f 4f       	sbci	r24, 0xFF	; 255
 620:	9f 4f       	sbci	r25, 0xFF	; 255
 622:	99 23       	and	r25, r25
 624:	a9 f0       	breq	.+42     	; 0x650 <__floatsisf+0x40>
 626:	f9 2f       	mov	r31, r25
 628:	96 e9       	ldi	r25, 0x96	; 150
 62a:	bb 27       	eor	r27, r27
 62c:	93 95       	inc	r25
 62e:	f6 95       	lsr	r31
 630:	87 95       	ror	r24
 632:	77 95       	ror	r23
 634:	67 95       	ror	r22
 636:	b7 95       	ror	r27
 638:	f1 11       	cpse	r31, r1
 63a:	f8 cf       	rjmp	.-16     	; 0x62c <__floatsisf+0x1c>
 63c:	fa f4       	brpl	.+62     	; 0x67c <__floatsisf+0x6c>
 63e:	bb 0f       	add	r27, r27
 640:	11 f4       	brne	.+4      	; 0x646 <__floatsisf+0x36>
 642:	60 ff       	sbrs	r22, 0
 644:	1b c0       	rjmp	.+54     	; 0x67c <__floatsisf+0x6c>
 646:	6f 5f       	subi	r22, 0xFF	; 255
 648:	7f 4f       	sbci	r23, 0xFF	; 255
 64a:	8f 4f       	sbci	r24, 0xFF	; 255
 64c:	9f 4f       	sbci	r25, 0xFF	; 255
 64e:	16 c0       	rjmp	.+44     	; 0x67c <__floatsisf+0x6c>
 650:	88 23       	and	r24, r24
 652:	11 f0       	breq	.+4      	; 0x658 <__floatsisf+0x48>
 654:	96 e9       	ldi	r25, 0x96	; 150
 656:	11 c0       	rjmp	.+34     	; 0x67a <__floatsisf+0x6a>
 658:	77 23       	and	r23, r23
 65a:	21 f0       	breq	.+8      	; 0x664 <__floatsisf+0x54>
 65c:	9e e8       	ldi	r25, 0x8E	; 142
 65e:	87 2f       	mov	r24, r23
 660:	76 2f       	mov	r23, r22
 662:	05 c0       	rjmp	.+10     	; 0x66e <__floatsisf+0x5e>
 664:	66 23       	and	r22, r22
 666:	71 f0       	breq	.+28     	; 0x684 <__floatsisf+0x74>
 668:	96 e8       	ldi	r25, 0x86	; 134
 66a:	86 2f       	mov	r24, r22
 66c:	70 e0       	ldi	r23, 0x00	; 0
 66e:	60 e0       	ldi	r22, 0x00	; 0
 670:	2a f0       	brmi	.+10     	; 0x67c <__floatsisf+0x6c>
 672:	9a 95       	dec	r25
 674:	66 0f       	add	r22, r22
 676:	77 1f       	adc	r23, r23
 678:	88 1f       	adc	r24, r24
 67a:	da f7       	brpl	.-10     	; 0x672 <__floatsisf+0x62>
 67c:	88 0f       	add	r24, r24
 67e:	96 95       	lsr	r25
 680:	87 95       	ror	r24
 682:	97 f9       	bld	r25, 7
 684:	08 95       	ret

00000686 <__fp_inf>:
 686:	97 f9       	bld	r25, 7
 688:	9f 67       	ori	r25, 0x7F	; 127
 68a:	80 e8       	ldi	r24, 0x80	; 128
 68c:	70 e0       	ldi	r23, 0x00	; 0
 68e:	60 e0       	ldi	r22, 0x00	; 0
 690:	08 95       	ret

00000692 <__fp_nan>:
 692:	9f ef       	ldi	r25, 0xFF	; 255
 694:	80 ec       	ldi	r24, 0xC0	; 192
 696:	08 95       	ret

00000698 <__fp_pscA>:
 698:	00 24       	eor	r0, r0
 69a:	0a 94       	dec	r0
 69c:	16 16       	cp	r1, r22
 69e:	17 06       	cpc	r1, r23
 6a0:	18 06       	cpc	r1, r24
 6a2:	09 06       	cpc	r0, r25
 6a4:	08 95       	ret

000006a6 <__fp_pscB>:
 6a6:	00 24       	eor	r0, r0
 6a8:	0a 94       	dec	r0
 6aa:	12 16       	cp	r1, r18
 6ac:	13 06       	cpc	r1, r19
 6ae:	14 06       	cpc	r1, r20
 6b0:	05 06       	cpc	r0, r21
 6b2:	08 95       	ret

000006b4 <__fp_round>:
 6b4:	09 2e       	mov	r0, r25
 6b6:	03 94       	inc	r0
 6b8:	00 0c       	add	r0, r0
 6ba:	11 f4       	brne	.+4      	; 0x6c0 <__fp_round+0xc>
 6bc:	88 23       	and	r24, r24
 6be:	52 f0       	brmi	.+20     	; 0x6d4 <__fp_round+0x20>
 6c0:	bb 0f       	add	r27, r27
 6c2:	40 f4       	brcc	.+16     	; 0x6d4 <__fp_round+0x20>
 6c4:	bf 2b       	or	r27, r31
 6c6:	11 f4       	brne	.+4      	; 0x6cc <__fp_round+0x18>
 6c8:	60 ff       	sbrs	r22, 0
 6ca:	04 c0       	rjmp	.+8      	; 0x6d4 <__fp_round+0x20>
 6cc:	6f 5f       	subi	r22, 0xFF	; 255
 6ce:	7f 4f       	sbci	r23, 0xFF	; 255
 6d0:	8f 4f       	sbci	r24, 0xFF	; 255
 6d2:	9f 4f       	sbci	r25, 0xFF	; 255
 6d4:	08 95       	ret

000006d6 <__fp_split3>:
 6d6:	57 fd       	sbrc	r21, 7
 6d8:	90 58       	subi	r25, 0x80	; 128
 6da:	44 0f       	add	r20, r20
 6dc:	55 1f       	adc	r21, r21
 6de:	59 f0       	breq	.+22     	; 0x6f6 <__fp_splitA+0x10>
 6e0:	5f 3f       	cpi	r21, 0xFF	; 255
 6e2:	71 f0       	breq	.+28     	; 0x700 <__fp_splitA+0x1a>
 6e4:	47 95       	ror	r20

000006e6 <__fp_splitA>:
 6e6:	88 0f       	add	r24, r24
 6e8:	97 fb       	bst	r25, 7
 6ea:	99 1f       	adc	r25, r25
 6ec:	61 f0       	breq	.+24     	; 0x706 <__fp_splitA+0x20>
 6ee:	9f 3f       	cpi	r25, 0xFF	; 255
 6f0:	79 f0       	breq	.+30     	; 0x710 <__fp_splitA+0x2a>
 6f2:	87 95       	ror	r24
 6f4:	08 95       	ret
 6f6:	12 16       	cp	r1, r18
 6f8:	13 06       	cpc	r1, r19
 6fa:	14 06       	cpc	r1, r20
 6fc:	55 1f       	adc	r21, r21
 6fe:	f2 cf       	rjmp	.-28     	; 0x6e4 <__fp_split3+0xe>
 700:	46 95       	lsr	r20
 702:	f1 df       	rcall	.-30     	; 0x6e6 <__fp_splitA>
 704:	08 c0       	rjmp	.+16     	; 0x716 <__fp_splitA+0x30>
 706:	16 16       	cp	r1, r22
 708:	17 06       	cpc	r1, r23
 70a:	18 06       	cpc	r1, r24
 70c:	99 1f       	adc	r25, r25
 70e:	f1 cf       	rjmp	.-30     	; 0x6f2 <__fp_splitA+0xc>
 710:	86 95       	lsr	r24
 712:	71 05       	cpc	r23, r1
 714:	61 05       	cpc	r22, r1
 716:	08 94       	sec
 718:	08 95       	ret

0000071a <__fp_zero>:
 71a:	e8 94       	clt

0000071c <__fp_szero>:
 71c:	bb 27       	eor	r27, r27
 71e:	66 27       	eor	r22, r22
 720:	77 27       	eor	r23, r23
 722:	cb 01       	movw	r24, r22
 724:	97 f9       	bld	r25, 7
 726:	08 95       	ret

00000728 <__mulsf3>:
 728:	0e 94 a7 03 	call	0x74e	; 0x74e <__mulsf3x>
 72c:	0c 94 5a 03 	jmp	0x6b4	; 0x6b4 <__fp_round>
 730:	0e 94 4c 03 	call	0x698	; 0x698 <__fp_pscA>
 734:	38 f0       	brcs	.+14     	; 0x744 <__mulsf3+0x1c>
 736:	0e 94 53 03 	call	0x6a6	; 0x6a6 <__fp_pscB>
 73a:	20 f0       	brcs	.+8      	; 0x744 <__mulsf3+0x1c>
 73c:	95 23       	and	r25, r21
 73e:	11 f0       	breq	.+4      	; 0x744 <__mulsf3+0x1c>
 740:	0c 94 43 03 	jmp	0x686	; 0x686 <__fp_inf>
 744:	0c 94 49 03 	jmp	0x692	; 0x692 <__fp_nan>
 748:	11 24       	eor	r1, r1
 74a:	0c 94 8e 03 	jmp	0x71c	; 0x71c <__fp_szero>

0000074e <__mulsf3x>:
 74e:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <__fp_split3>
 752:	70 f3       	brcs	.-36     	; 0x730 <__mulsf3+0x8>

00000754 <__mulsf3_pse>:
 754:	95 9f       	mul	r25, r21
 756:	c1 f3       	breq	.-16     	; 0x748 <__mulsf3+0x20>
 758:	95 0f       	add	r25, r21
 75a:	50 e0       	ldi	r21, 0x00	; 0
 75c:	55 1f       	adc	r21, r21
 75e:	62 9f       	mul	r22, r18
 760:	f0 01       	movw	r30, r0
 762:	72 9f       	mul	r23, r18
 764:	bb 27       	eor	r27, r27
 766:	f0 0d       	add	r31, r0
 768:	b1 1d       	adc	r27, r1
 76a:	63 9f       	mul	r22, r19
 76c:	aa 27       	eor	r26, r26
 76e:	f0 0d       	add	r31, r0
 770:	b1 1d       	adc	r27, r1
 772:	aa 1f       	adc	r26, r26
 774:	64 9f       	mul	r22, r20
 776:	66 27       	eor	r22, r22
 778:	b0 0d       	add	r27, r0
 77a:	a1 1d       	adc	r26, r1
 77c:	66 1f       	adc	r22, r22
 77e:	82 9f       	mul	r24, r18
 780:	22 27       	eor	r18, r18
 782:	b0 0d       	add	r27, r0
 784:	a1 1d       	adc	r26, r1
 786:	62 1f       	adc	r22, r18
 788:	73 9f       	mul	r23, r19
 78a:	b0 0d       	add	r27, r0
 78c:	a1 1d       	adc	r26, r1
 78e:	62 1f       	adc	r22, r18
 790:	83 9f       	mul	r24, r19
 792:	a0 0d       	add	r26, r0
 794:	61 1d       	adc	r22, r1
 796:	22 1f       	adc	r18, r18
 798:	74 9f       	mul	r23, r20
 79a:	33 27       	eor	r19, r19
 79c:	a0 0d       	add	r26, r0
 79e:	61 1d       	adc	r22, r1
 7a0:	23 1f       	adc	r18, r19
 7a2:	84 9f       	mul	r24, r20
 7a4:	60 0d       	add	r22, r0
 7a6:	21 1d       	adc	r18, r1
 7a8:	82 2f       	mov	r24, r18
 7aa:	76 2f       	mov	r23, r22
 7ac:	6a 2f       	mov	r22, r26
 7ae:	11 24       	eor	r1, r1
 7b0:	9f 57       	subi	r25, 0x7F	; 127
 7b2:	50 40       	sbci	r21, 0x00	; 0
 7b4:	9a f0       	brmi	.+38     	; 0x7dc <__mulsf3_pse+0x88>
 7b6:	f1 f0       	breq	.+60     	; 0x7f4 <__mulsf3_pse+0xa0>
 7b8:	88 23       	and	r24, r24
 7ba:	4a f0       	brmi	.+18     	; 0x7ce <__mulsf3_pse+0x7a>
 7bc:	ee 0f       	add	r30, r30
 7be:	ff 1f       	adc	r31, r31
 7c0:	bb 1f       	adc	r27, r27
 7c2:	66 1f       	adc	r22, r22
 7c4:	77 1f       	adc	r23, r23
 7c6:	88 1f       	adc	r24, r24
 7c8:	91 50       	subi	r25, 0x01	; 1
 7ca:	50 40       	sbci	r21, 0x00	; 0
 7cc:	a9 f7       	brne	.-22     	; 0x7b8 <__mulsf3_pse+0x64>
 7ce:	9e 3f       	cpi	r25, 0xFE	; 254
 7d0:	51 05       	cpc	r21, r1
 7d2:	80 f0       	brcs	.+32     	; 0x7f4 <__mulsf3_pse+0xa0>
 7d4:	0c 94 43 03 	jmp	0x686	; 0x686 <__fp_inf>
 7d8:	0c 94 8e 03 	jmp	0x71c	; 0x71c <__fp_szero>
 7dc:	5f 3f       	cpi	r21, 0xFF	; 255
 7de:	e4 f3       	brlt	.-8      	; 0x7d8 <__mulsf3_pse+0x84>
 7e0:	98 3e       	cpi	r25, 0xE8	; 232
 7e2:	d4 f3       	brlt	.-12     	; 0x7d8 <__mulsf3_pse+0x84>
 7e4:	86 95       	lsr	r24
 7e6:	77 95       	ror	r23
 7e8:	67 95       	ror	r22
 7ea:	b7 95       	ror	r27
 7ec:	f7 95       	ror	r31
 7ee:	e7 95       	ror	r30
 7f0:	9f 5f       	subi	r25, 0xFF	; 255
 7f2:	c1 f7       	brne	.-16     	; 0x7e4 <__mulsf3_pse+0x90>
 7f4:	fe 2b       	or	r31, r30
 7f6:	88 0f       	add	r24, r24
 7f8:	91 1d       	adc	r25, r1
 7fa:	96 95       	lsr	r25
 7fc:	87 95       	ror	r24
 7fe:	97 f9       	bld	r25, 7
 800:	08 95       	ret

00000802 <atoi>:
 802:	fc 01       	movw	r30, r24
 804:	88 27       	eor	r24, r24
 806:	99 27       	eor	r25, r25
 808:	e8 94       	clt
 80a:	21 91       	ld	r18, Z+
 80c:	20 32       	cpi	r18, 0x20	; 32
 80e:	e9 f3       	breq	.-6      	; 0x80a <atoi+0x8>
 810:	29 30       	cpi	r18, 0x09	; 9
 812:	10 f0       	brcs	.+4      	; 0x818 <atoi+0x16>
 814:	2e 30       	cpi	r18, 0x0E	; 14
 816:	c8 f3       	brcs	.-14     	; 0x80a <atoi+0x8>
 818:	2b 32       	cpi	r18, 0x2B	; 43
 81a:	41 f0       	breq	.+16     	; 0x82c <atoi+0x2a>
 81c:	2d 32       	cpi	r18, 0x2D	; 45
 81e:	39 f4       	brne	.+14     	; 0x82e <atoi+0x2c>
 820:	68 94       	set
 822:	04 c0       	rjmp	.+8      	; 0x82c <atoi+0x2a>
 824:	0e 94 4a 04 	call	0x894	; 0x894 <__mulhi_const_10>
 828:	82 0f       	add	r24, r18
 82a:	91 1d       	adc	r25, r1
 82c:	21 91       	ld	r18, Z+
 82e:	20 53       	subi	r18, 0x30	; 48
 830:	2a 30       	cpi	r18, 0x0A	; 10
 832:	c0 f3       	brcs	.-16     	; 0x824 <atoi+0x22>
 834:	1e f4       	brtc	.+6      	; 0x83c <atoi+0x3a>
 836:	90 95       	com	r25
 838:	81 95       	neg	r24
 83a:	9f 4f       	sbci	r25, 0xFF	; 255
 83c:	08 95       	ret

0000083e <strtok>:
 83e:	40 e0       	ldi	r20, 0x00	; 0
 840:	5f e3       	ldi	r21, 0x3F	; 63
 842:	01 d0       	rcall	.+2      	; 0x846 <strtok_r>
 844:	08 95       	ret

00000846 <strtok_r>:
 846:	fa 01       	movw	r30, r20
 848:	a1 91       	ld	r26, Z+
 84a:	b0 81       	ld	r27, Z
 84c:	00 97       	sbiw	r24, 0x00	; 0
 84e:	19 f4       	brne	.+6      	; 0x856 <strtok_r+0x10>
 850:	10 97       	sbiw	r26, 0x00	; 0
 852:	e1 f0       	breq	.+56     	; 0x88c <strtok_r+0x46>
 854:	cd 01       	movw	r24, r26
 856:	dc 01       	movw	r26, r24
 858:	cd 01       	movw	r24, r26
 85a:	0d 90       	ld	r0, X+
 85c:	00 20       	and	r0, r0
 85e:	11 f4       	brne	.+4      	; 0x864 <strtok_r+0x1e>
 860:	c0 01       	movw	r24, r0
 862:	13 c0       	rjmp	.+38     	; 0x88a <strtok_r+0x44>
 864:	fb 01       	movw	r30, r22
 866:	21 91       	ld	r18, Z+
 868:	22 23       	and	r18, r18
 86a:	19 f0       	breq	.+6      	; 0x872 <strtok_r+0x2c>
 86c:	20 15       	cp	r18, r0
 86e:	d9 f7       	brne	.-10     	; 0x866 <strtok_r+0x20>
 870:	f3 cf       	rjmp	.-26     	; 0x858 <strtok_r+0x12>
 872:	fb 01       	movw	r30, r22
 874:	21 91       	ld	r18, Z+
 876:	20 15       	cp	r18, r0
 878:	19 f4       	brne	.+6      	; 0x880 <strtok_r+0x3a>
 87a:	1e 92       	st	-X, r1
 87c:	11 96       	adiw	r26, 0x01	; 1
 87e:	06 c0       	rjmp	.+12     	; 0x88c <strtok_r+0x46>
 880:	22 23       	and	r18, r18
 882:	c1 f7       	brne	.-16     	; 0x874 <strtok_r+0x2e>
 884:	0d 90       	ld	r0, X+
 886:	00 20       	and	r0, r0
 888:	a1 f7       	brne	.-24     	; 0x872 <strtok_r+0x2c>
 88a:	d0 01       	movw	r26, r0
 88c:	fa 01       	movw	r30, r20
 88e:	a1 93       	st	Z+, r26
 890:	b0 83       	st	Z, r27
 892:	08 95       	ret

00000894 <__mulhi_const_10>:
 894:	7a e0       	ldi	r23, 0x0A	; 10
 896:	97 9f       	mul	r25, r23
 898:	90 2d       	mov	r25, r0
 89a:	87 9f       	mul	r24, r23
 89c:	80 2d       	mov	r24, r0
 89e:	91 0d       	add	r25, r1
 8a0:	11 24       	eor	r1, r1
 8a2:	08 95       	ret

000008a4 <sprintf>:
 8a4:	ae e0       	ldi	r26, 0x0E	; 14
 8a6:	b0 e0       	ldi	r27, 0x00	; 0
 8a8:	e7 e5       	ldi	r30, 0x57	; 87
 8aa:	f4 e0       	ldi	r31, 0x04	; 4
 8ac:	aa c2       	rjmp	.+1364   	; 0xe02 <__prologue_saves__+0x1c>
 8ae:	0d 89       	ldd	r16, Y+21	; 0x15
 8b0:	1e 89       	ldd	r17, Y+22	; 0x16
 8b2:	86 e0       	ldi	r24, 0x06	; 6
 8b4:	8c 83       	std	Y+4, r24	; 0x04
 8b6:	09 83       	std	Y+1, r16	; 0x01
 8b8:	1a 83       	std	Y+2, r17	; 0x02
 8ba:	8f ef       	ldi	r24, 0xFF	; 255
 8bc:	9f e7       	ldi	r25, 0x7F	; 127
 8be:	8d 83       	std	Y+5, r24	; 0x05
 8c0:	9e 83       	std	Y+6, r25	; 0x06
 8c2:	ae 01       	movw	r20, r28
 8c4:	47 5e       	subi	r20, 0xE7	; 231
 8c6:	5f 4f       	sbci	r21, 0xFF	; 255
 8c8:	6f 89       	ldd	r22, Y+23	; 0x17
 8ca:	78 8d       	ldd	r23, Y+24	; 0x18
 8cc:	ce 01       	movw	r24, r28
 8ce:	01 96       	adiw	r24, 0x01	; 1
 8d0:	08 d0       	rcall	.+16     	; 0x8e2 <vfprintf>
 8d2:	ef 81       	ldd	r30, Y+7	; 0x07
 8d4:	f8 85       	ldd	r31, Y+8	; 0x08
 8d6:	e0 0f       	add	r30, r16
 8d8:	f1 1f       	adc	r31, r17
 8da:	10 82       	st	Z, r1
 8dc:	2e 96       	adiw	r28, 0x0e	; 14
 8de:	e4 e0       	ldi	r30, 0x04	; 4
 8e0:	a9 c2       	rjmp	.+1362   	; 0xe34 <__epilogue_restores__+0x1c>

000008e2 <vfprintf>:
 8e2:	ab e0       	ldi	r26, 0x0B	; 11
 8e4:	b0 e0       	ldi	r27, 0x00	; 0
 8e6:	e6 e7       	ldi	r30, 0x76	; 118
 8e8:	f4 e0       	ldi	r31, 0x04	; 4
 8ea:	7d c2       	rjmp	.+1274   	; 0xde6 <__prologue_saves__>
 8ec:	6c 01       	movw	r12, r24
 8ee:	7b 01       	movw	r14, r22
 8f0:	8a 01       	movw	r16, r20
 8f2:	fc 01       	movw	r30, r24
 8f4:	16 82       	std	Z+6, r1	; 0x06
 8f6:	17 82       	std	Z+7, r1	; 0x07
 8f8:	83 81       	ldd	r24, Z+3	; 0x03
 8fa:	81 ff       	sbrs	r24, 1
 8fc:	bf c1       	rjmp	.+894    	; 0xc7c <vfprintf+0x39a>
 8fe:	ce 01       	movw	r24, r28
 900:	01 96       	adiw	r24, 0x01	; 1
 902:	3c 01       	movw	r6, r24
 904:	f6 01       	movw	r30, r12
 906:	93 81       	ldd	r25, Z+3	; 0x03
 908:	f7 01       	movw	r30, r14
 90a:	93 fd       	sbrc	r25, 3
 90c:	85 91       	lpm	r24, Z+
 90e:	93 ff       	sbrs	r25, 3
 910:	81 91       	ld	r24, Z+
 912:	7f 01       	movw	r14, r30
 914:	88 23       	and	r24, r24
 916:	09 f4       	brne	.+2      	; 0x91a <vfprintf+0x38>
 918:	ad c1       	rjmp	.+858    	; 0xc74 <vfprintf+0x392>
 91a:	85 32       	cpi	r24, 0x25	; 37
 91c:	39 f4       	brne	.+14     	; 0x92c <vfprintf+0x4a>
 91e:	93 fd       	sbrc	r25, 3
 920:	85 91       	lpm	r24, Z+
 922:	93 ff       	sbrs	r25, 3
 924:	81 91       	ld	r24, Z+
 926:	7f 01       	movw	r14, r30
 928:	85 32       	cpi	r24, 0x25	; 37
 92a:	21 f4       	brne	.+8      	; 0x934 <vfprintf+0x52>
 92c:	b6 01       	movw	r22, r12
 92e:	90 e0       	ldi	r25, 0x00	; 0
 930:	c0 d1       	rcall	.+896    	; 0xcb2 <fputc>
 932:	e8 cf       	rjmp	.-48     	; 0x904 <vfprintf+0x22>
 934:	91 2c       	mov	r9, r1
 936:	21 2c       	mov	r2, r1
 938:	31 2c       	mov	r3, r1
 93a:	ff e1       	ldi	r31, 0x1F	; 31
 93c:	f3 15       	cp	r31, r3
 93e:	d8 f0       	brcs	.+54     	; 0x976 <vfprintf+0x94>
 940:	8b 32       	cpi	r24, 0x2B	; 43
 942:	79 f0       	breq	.+30     	; 0x962 <vfprintf+0x80>
 944:	38 f4       	brcc	.+14     	; 0x954 <vfprintf+0x72>
 946:	80 32       	cpi	r24, 0x20	; 32
 948:	79 f0       	breq	.+30     	; 0x968 <vfprintf+0x86>
 94a:	83 32       	cpi	r24, 0x23	; 35
 94c:	a1 f4       	brne	.+40     	; 0x976 <vfprintf+0x94>
 94e:	23 2d       	mov	r18, r3
 950:	20 61       	ori	r18, 0x10	; 16
 952:	1d c0       	rjmp	.+58     	; 0x98e <vfprintf+0xac>
 954:	8d 32       	cpi	r24, 0x2D	; 45
 956:	61 f0       	breq	.+24     	; 0x970 <vfprintf+0x8e>
 958:	80 33       	cpi	r24, 0x30	; 48
 95a:	69 f4       	brne	.+26     	; 0x976 <vfprintf+0x94>
 95c:	23 2d       	mov	r18, r3
 95e:	21 60       	ori	r18, 0x01	; 1
 960:	16 c0       	rjmp	.+44     	; 0x98e <vfprintf+0xac>
 962:	83 2d       	mov	r24, r3
 964:	82 60       	ori	r24, 0x02	; 2
 966:	38 2e       	mov	r3, r24
 968:	e3 2d       	mov	r30, r3
 96a:	e4 60       	ori	r30, 0x04	; 4
 96c:	3e 2e       	mov	r3, r30
 96e:	2a c0       	rjmp	.+84     	; 0x9c4 <vfprintf+0xe2>
 970:	f3 2d       	mov	r31, r3
 972:	f8 60       	ori	r31, 0x08	; 8
 974:	1d c0       	rjmp	.+58     	; 0x9b0 <vfprintf+0xce>
 976:	37 fc       	sbrc	r3, 7
 978:	2d c0       	rjmp	.+90     	; 0x9d4 <vfprintf+0xf2>
 97a:	20 ed       	ldi	r18, 0xD0	; 208
 97c:	28 0f       	add	r18, r24
 97e:	2a 30       	cpi	r18, 0x0A	; 10
 980:	40 f0       	brcs	.+16     	; 0x992 <vfprintf+0xb0>
 982:	8e 32       	cpi	r24, 0x2E	; 46
 984:	b9 f4       	brne	.+46     	; 0x9b4 <vfprintf+0xd2>
 986:	36 fc       	sbrc	r3, 6
 988:	75 c1       	rjmp	.+746    	; 0xc74 <vfprintf+0x392>
 98a:	23 2d       	mov	r18, r3
 98c:	20 64       	ori	r18, 0x40	; 64
 98e:	32 2e       	mov	r3, r18
 990:	19 c0       	rjmp	.+50     	; 0x9c4 <vfprintf+0xe2>
 992:	36 fe       	sbrs	r3, 6
 994:	06 c0       	rjmp	.+12     	; 0x9a2 <vfprintf+0xc0>
 996:	8a e0       	ldi	r24, 0x0A	; 10
 998:	98 9e       	mul	r9, r24
 99a:	20 0d       	add	r18, r0
 99c:	11 24       	eor	r1, r1
 99e:	92 2e       	mov	r9, r18
 9a0:	11 c0       	rjmp	.+34     	; 0x9c4 <vfprintf+0xe2>
 9a2:	ea e0       	ldi	r30, 0x0A	; 10
 9a4:	2e 9e       	mul	r2, r30
 9a6:	20 0d       	add	r18, r0
 9a8:	11 24       	eor	r1, r1
 9aa:	22 2e       	mov	r2, r18
 9ac:	f3 2d       	mov	r31, r3
 9ae:	f0 62       	ori	r31, 0x20	; 32
 9b0:	3f 2e       	mov	r3, r31
 9b2:	08 c0       	rjmp	.+16     	; 0x9c4 <vfprintf+0xe2>
 9b4:	8c 36       	cpi	r24, 0x6C	; 108
 9b6:	21 f4       	brne	.+8      	; 0x9c0 <vfprintf+0xde>
 9b8:	83 2d       	mov	r24, r3
 9ba:	80 68       	ori	r24, 0x80	; 128
 9bc:	38 2e       	mov	r3, r24
 9be:	02 c0       	rjmp	.+4      	; 0x9c4 <vfprintf+0xe2>
 9c0:	88 36       	cpi	r24, 0x68	; 104
 9c2:	41 f4       	brne	.+16     	; 0x9d4 <vfprintf+0xf2>
 9c4:	f7 01       	movw	r30, r14
 9c6:	93 fd       	sbrc	r25, 3
 9c8:	85 91       	lpm	r24, Z+
 9ca:	93 ff       	sbrs	r25, 3
 9cc:	81 91       	ld	r24, Z+
 9ce:	7f 01       	movw	r14, r30
 9d0:	81 11       	cpse	r24, r1
 9d2:	b3 cf       	rjmp	.-154    	; 0x93a <vfprintf+0x58>
 9d4:	98 2f       	mov	r25, r24
 9d6:	9f 7d       	andi	r25, 0xDF	; 223
 9d8:	95 54       	subi	r25, 0x45	; 69
 9da:	93 30       	cpi	r25, 0x03	; 3
 9dc:	28 f4       	brcc	.+10     	; 0x9e8 <vfprintf+0x106>
 9de:	0c 5f       	subi	r16, 0xFC	; 252
 9e0:	1f 4f       	sbci	r17, 0xFF	; 255
 9e2:	9f e3       	ldi	r25, 0x3F	; 63
 9e4:	99 83       	std	Y+1, r25	; 0x01
 9e6:	0d c0       	rjmp	.+26     	; 0xa02 <vfprintf+0x120>
 9e8:	83 36       	cpi	r24, 0x63	; 99
 9ea:	31 f0       	breq	.+12     	; 0x9f8 <vfprintf+0x116>
 9ec:	83 37       	cpi	r24, 0x73	; 115
 9ee:	71 f0       	breq	.+28     	; 0xa0c <vfprintf+0x12a>
 9f0:	83 35       	cpi	r24, 0x53	; 83
 9f2:	09 f0       	breq	.+2      	; 0x9f6 <vfprintf+0x114>
 9f4:	55 c0       	rjmp	.+170    	; 0xaa0 <vfprintf+0x1be>
 9f6:	20 c0       	rjmp	.+64     	; 0xa38 <vfprintf+0x156>
 9f8:	f8 01       	movw	r30, r16
 9fa:	80 81       	ld	r24, Z
 9fc:	89 83       	std	Y+1, r24	; 0x01
 9fe:	0e 5f       	subi	r16, 0xFE	; 254
 a00:	1f 4f       	sbci	r17, 0xFF	; 255
 a02:	88 24       	eor	r8, r8
 a04:	83 94       	inc	r8
 a06:	91 2c       	mov	r9, r1
 a08:	53 01       	movw	r10, r6
 a0a:	12 c0       	rjmp	.+36     	; 0xa30 <vfprintf+0x14e>
 a0c:	28 01       	movw	r4, r16
 a0e:	f2 e0       	ldi	r31, 0x02	; 2
 a10:	4f 0e       	add	r4, r31
 a12:	51 1c       	adc	r5, r1
 a14:	f8 01       	movw	r30, r16
 a16:	a0 80       	ld	r10, Z
 a18:	b1 80       	ldd	r11, Z+1	; 0x01
 a1a:	36 fe       	sbrs	r3, 6
 a1c:	03 c0       	rjmp	.+6      	; 0xa24 <vfprintf+0x142>
 a1e:	69 2d       	mov	r22, r9
 a20:	70 e0       	ldi	r23, 0x00	; 0
 a22:	02 c0       	rjmp	.+4      	; 0xa28 <vfprintf+0x146>
 a24:	6f ef       	ldi	r22, 0xFF	; 255
 a26:	7f ef       	ldi	r23, 0xFF	; 255
 a28:	c5 01       	movw	r24, r10
 a2a:	38 d1       	rcall	.+624    	; 0xc9c <strnlen>
 a2c:	4c 01       	movw	r8, r24
 a2e:	82 01       	movw	r16, r4
 a30:	f3 2d       	mov	r31, r3
 a32:	ff 77       	andi	r31, 0x7F	; 127
 a34:	3f 2e       	mov	r3, r31
 a36:	15 c0       	rjmp	.+42     	; 0xa62 <vfprintf+0x180>
 a38:	28 01       	movw	r4, r16
 a3a:	22 e0       	ldi	r18, 0x02	; 2
 a3c:	42 0e       	add	r4, r18
 a3e:	51 1c       	adc	r5, r1
 a40:	f8 01       	movw	r30, r16
 a42:	a0 80       	ld	r10, Z
 a44:	b1 80       	ldd	r11, Z+1	; 0x01
 a46:	36 fe       	sbrs	r3, 6
 a48:	03 c0       	rjmp	.+6      	; 0xa50 <vfprintf+0x16e>
 a4a:	69 2d       	mov	r22, r9
 a4c:	70 e0       	ldi	r23, 0x00	; 0
 a4e:	02 c0       	rjmp	.+4      	; 0xa54 <vfprintf+0x172>
 a50:	6f ef       	ldi	r22, 0xFF	; 255
 a52:	7f ef       	ldi	r23, 0xFF	; 255
 a54:	c5 01       	movw	r24, r10
 a56:	17 d1       	rcall	.+558    	; 0xc86 <strnlen_P>
 a58:	4c 01       	movw	r8, r24
 a5a:	f3 2d       	mov	r31, r3
 a5c:	f0 68       	ori	r31, 0x80	; 128
 a5e:	3f 2e       	mov	r3, r31
 a60:	82 01       	movw	r16, r4
 a62:	33 fc       	sbrc	r3, 3
 a64:	19 c0       	rjmp	.+50     	; 0xa98 <vfprintf+0x1b6>
 a66:	82 2d       	mov	r24, r2
 a68:	90 e0       	ldi	r25, 0x00	; 0
 a6a:	88 16       	cp	r8, r24
 a6c:	99 06       	cpc	r9, r25
 a6e:	a0 f4       	brcc	.+40     	; 0xa98 <vfprintf+0x1b6>
 a70:	b6 01       	movw	r22, r12
 a72:	80 e2       	ldi	r24, 0x20	; 32
 a74:	90 e0       	ldi	r25, 0x00	; 0
 a76:	1d d1       	rcall	.+570    	; 0xcb2 <fputc>
 a78:	2a 94       	dec	r2
 a7a:	f5 cf       	rjmp	.-22     	; 0xa66 <vfprintf+0x184>
 a7c:	f5 01       	movw	r30, r10
 a7e:	37 fc       	sbrc	r3, 7
 a80:	85 91       	lpm	r24, Z+
 a82:	37 fe       	sbrs	r3, 7
 a84:	81 91       	ld	r24, Z+
 a86:	5f 01       	movw	r10, r30
 a88:	b6 01       	movw	r22, r12
 a8a:	90 e0       	ldi	r25, 0x00	; 0
 a8c:	12 d1       	rcall	.+548    	; 0xcb2 <fputc>
 a8e:	21 10       	cpse	r2, r1
 a90:	2a 94       	dec	r2
 a92:	21 e0       	ldi	r18, 0x01	; 1
 a94:	82 1a       	sub	r8, r18
 a96:	91 08       	sbc	r9, r1
 a98:	81 14       	cp	r8, r1
 a9a:	91 04       	cpc	r9, r1
 a9c:	79 f7       	brne	.-34     	; 0xa7c <vfprintf+0x19a>
 a9e:	e1 c0       	rjmp	.+450    	; 0xc62 <vfprintf+0x380>
 aa0:	84 36       	cpi	r24, 0x64	; 100
 aa2:	11 f0       	breq	.+4      	; 0xaa8 <vfprintf+0x1c6>
 aa4:	89 36       	cpi	r24, 0x69	; 105
 aa6:	39 f5       	brne	.+78     	; 0xaf6 <vfprintf+0x214>
 aa8:	f8 01       	movw	r30, r16
 aaa:	37 fe       	sbrs	r3, 7
 aac:	07 c0       	rjmp	.+14     	; 0xabc <vfprintf+0x1da>
 aae:	60 81       	ld	r22, Z
 ab0:	71 81       	ldd	r23, Z+1	; 0x01
 ab2:	82 81       	ldd	r24, Z+2	; 0x02
 ab4:	93 81       	ldd	r25, Z+3	; 0x03
 ab6:	0c 5f       	subi	r16, 0xFC	; 252
 ab8:	1f 4f       	sbci	r17, 0xFF	; 255
 aba:	08 c0       	rjmp	.+16     	; 0xacc <vfprintf+0x1ea>
 abc:	60 81       	ld	r22, Z
 abe:	71 81       	ldd	r23, Z+1	; 0x01
 ac0:	07 2e       	mov	r0, r23
 ac2:	00 0c       	add	r0, r0
 ac4:	88 0b       	sbc	r24, r24
 ac6:	99 0b       	sbc	r25, r25
 ac8:	0e 5f       	subi	r16, 0xFE	; 254
 aca:	1f 4f       	sbci	r17, 0xFF	; 255
 acc:	f3 2d       	mov	r31, r3
 ace:	ff 76       	andi	r31, 0x6F	; 111
 ad0:	3f 2e       	mov	r3, r31
 ad2:	97 ff       	sbrs	r25, 7
 ad4:	09 c0       	rjmp	.+18     	; 0xae8 <vfprintf+0x206>
 ad6:	90 95       	com	r25
 ad8:	80 95       	com	r24
 ada:	70 95       	com	r23
 adc:	61 95       	neg	r22
 ade:	7f 4f       	sbci	r23, 0xFF	; 255
 ae0:	8f 4f       	sbci	r24, 0xFF	; 255
 ae2:	9f 4f       	sbci	r25, 0xFF	; 255
 ae4:	f0 68       	ori	r31, 0x80	; 128
 ae6:	3f 2e       	mov	r3, r31
 ae8:	2a e0       	ldi	r18, 0x0A	; 10
 aea:	30 e0       	ldi	r19, 0x00	; 0
 aec:	a3 01       	movw	r20, r6
 aee:	1d d1       	rcall	.+570    	; 0xd2a <__ultoa_invert>
 af0:	88 2e       	mov	r8, r24
 af2:	86 18       	sub	r8, r6
 af4:	44 c0       	rjmp	.+136    	; 0xb7e <vfprintf+0x29c>
 af6:	85 37       	cpi	r24, 0x75	; 117
 af8:	31 f4       	brne	.+12     	; 0xb06 <vfprintf+0x224>
 afa:	23 2d       	mov	r18, r3
 afc:	2f 7e       	andi	r18, 0xEF	; 239
 afe:	b2 2e       	mov	r11, r18
 b00:	2a e0       	ldi	r18, 0x0A	; 10
 b02:	30 e0       	ldi	r19, 0x00	; 0
 b04:	25 c0       	rjmp	.+74     	; 0xb50 <vfprintf+0x26e>
 b06:	93 2d       	mov	r25, r3
 b08:	99 7f       	andi	r25, 0xF9	; 249
 b0a:	b9 2e       	mov	r11, r25
 b0c:	8f 36       	cpi	r24, 0x6F	; 111
 b0e:	c1 f0       	breq	.+48     	; 0xb40 <vfprintf+0x25e>
 b10:	18 f4       	brcc	.+6      	; 0xb18 <vfprintf+0x236>
 b12:	88 35       	cpi	r24, 0x58	; 88
 b14:	79 f0       	breq	.+30     	; 0xb34 <vfprintf+0x252>
 b16:	ae c0       	rjmp	.+348    	; 0xc74 <vfprintf+0x392>
 b18:	80 37       	cpi	r24, 0x70	; 112
 b1a:	19 f0       	breq	.+6      	; 0xb22 <vfprintf+0x240>
 b1c:	88 37       	cpi	r24, 0x78	; 120
 b1e:	21 f0       	breq	.+8      	; 0xb28 <vfprintf+0x246>
 b20:	a9 c0       	rjmp	.+338    	; 0xc74 <vfprintf+0x392>
 b22:	e9 2f       	mov	r30, r25
 b24:	e0 61       	ori	r30, 0x10	; 16
 b26:	be 2e       	mov	r11, r30
 b28:	b4 fe       	sbrs	r11, 4
 b2a:	0d c0       	rjmp	.+26     	; 0xb46 <vfprintf+0x264>
 b2c:	fb 2d       	mov	r31, r11
 b2e:	f4 60       	ori	r31, 0x04	; 4
 b30:	bf 2e       	mov	r11, r31
 b32:	09 c0       	rjmp	.+18     	; 0xb46 <vfprintf+0x264>
 b34:	34 fe       	sbrs	r3, 4
 b36:	0a c0       	rjmp	.+20     	; 0xb4c <vfprintf+0x26a>
 b38:	29 2f       	mov	r18, r25
 b3a:	26 60       	ori	r18, 0x06	; 6
 b3c:	b2 2e       	mov	r11, r18
 b3e:	06 c0       	rjmp	.+12     	; 0xb4c <vfprintf+0x26a>
 b40:	28 e0       	ldi	r18, 0x08	; 8
 b42:	30 e0       	ldi	r19, 0x00	; 0
 b44:	05 c0       	rjmp	.+10     	; 0xb50 <vfprintf+0x26e>
 b46:	20 e1       	ldi	r18, 0x10	; 16
 b48:	30 e0       	ldi	r19, 0x00	; 0
 b4a:	02 c0       	rjmp	.+4      	; 0xb50 <vfprintf+0x26e>
 b4c:	20 e1       	ldi	r18, 0x10	; 16
 b4e:	32 e0       	ldi	r19, 0x02	; 2
 b50:	f8 01       	movw	r30, r16
 b52:	b7 fe       	sbrs	r11, 7
 b54:	07 c0       	rjmp	.+14     	; 0xb64 <vfprintf+0x282>
 b56:	60 81       	ld	r22, Z
 b58:	71 81       	ldd	r23, Z+1	; 0x01
 b5a:	82 81       	ldd	r24, Z+2	; 0x02
 b5c:	93 81       	ldd	r25, Z+3	; 0x03
 b5e:	0c 5f       	subi	r16, 0xFC	; 252
 b60:	1f 4f       	sbci	r17, 0xFF	; 255
 b62:	06 c0       	rjmp	.+12     	; 0xb70 <vfprintf+0x28e>
 b64:	60 81       	ld	r22, Z
 b66:	71 81       	ldd	r23, Z+1	; 0x01
 b68:	80 e0       	ldi	r24, 0x00	; 0
 b6a:	90 e0       	ldi	r25, 0x00	; 0
 b6c:	0e 5f       	subi	r16, 0xFE	; 254
 b6e:	1f 4f       	sbci	r17, 0xFF	; 255
 b70:	a3 01       	movw	r20, r6
 b72:	db d0       	rcall	.+438    	; 0xd2a <__ultoa_invert>
 b74:	88 2e       	mov	r8, r24
 b76:	86 18       	sub	r8, r6
 b78:	fb 2d       	mov	r31, r11
 b7a:	ff 77       	andi	r31, 0x7F	; 127
 b7c:	3f 2e       	mov	r3, r31
 b7e:	36 fe       	sbrs	r3, 6
 b80:	0d c0       	rjmp	.+26     	; 0xb9c <vfprintf+0x2ba>
 b82:	23 2d       	mov	r18, r3
 b84:	2e 7f       	andi	r18, 0xFE	; 254
 b86:	a2 2e       	mov	r10, r18
 b88:	89 14       	cp	r8, r9
 b8a:	58 f4       	brcc	.+22     	; 0xba2 <vfprintf+0x2c0>
 b8c:	34 fe       	sbrs	r3, 4
 b8e:	0b c0       	rjmp	.+22     	; 0xba6 <vfprintf+0x2c4>
 b90:	32 fc       	sbrc	r3, 2
 b92:	09 c0       	rjmp	.+18     	; 0xba6 <vfprintf+0x2c4>
 b94:	83 2d       	mov	r24, r3
 b96:	8e 7e       	andi	r24, 0xEE	; 238
 b98:	a8 2e       	mov	r10, r24
 b9a:	05 c0       	rjmp	.+10     	; 0xba6 <vfprintf+0x2c4>
 b9c:	b8 2c       	mov	r11, r8
 b9e:	a3 2c       	mov	r10, r3
 ba0:	03 c0       	rjmp	.+6      	; 0xba8 <vfprintf+0x2c6>
 ba2:	b8 2c       	mov	r11, r8
 ba4:	01 c0       	rjmp	.+2      	; 0xba8 <vfprintf+0x2c6>
 ba6:	b9 2c       	mov	r11, r9
 ba8:	a4 fe       	sbrs	r10, 4
 baa:	0f c0       	rjmp	.+30     	; 0xbca <vfprintf+0x2e8>
 bac:	fe 01       	movw	r30, r28
 bae:	e8 0d       	add	r30, r8
 bb0:	f1 1d       	adc	r31, r1
 bb2:	80 81       	ld	r24, Z
 bb4:	80 33       	cpi	r24, 0x30	; 48
 bb6:	21 f4       	brne	.+8      	; 0xbc0 <vfprintf+0x2de>
 bb8:	9a 2d       	mov	r25, r10
 bba:	99 7e       	andi	r25, 0xE9	; 233
 bbc:	a9 2e       	mov	r10, r25
 bbe:	09 c0       	rjmp	.+18     	; 0xbd2 <vfprintf+0x2f0>
 bc0:	a2 fe       	sbrs	r10, 2
 bc2:	06 c0       	rjmp	.+12     	; 0xbd0 <vfprintf+0x2ee>
 bc4:	b3 94       	inc	r11
 bc6:	b3 94       	inc	r11
 bc8:	04 c0       	rjmp	.+8      	; 0xbd2 <vfprintf+0x2f0>
 bca:	8a 2d       	mov	r24, r10
 bcc:	86 78       	andi	r24, 0x86	; 134
 bce:	09 f0       	breq	.+2      	; 0xbd2 <vfprintf+0x2f0>
 bd0:	b3 94       	inc	r11
 bd2:	a3 fc       	sbrc	r10, 3
 bd4:	10 c0       	rjmp	.+32     	; 0xbf6 <vfprintf+0x314>
 bd6:	a0 fe       	sbrs	r10, 0
 bd8:	06 c0       	rjmp	.+12     	; 0xbe6 <vfprintf+0x304>
 bda:	b2 14       	cp	r11, r2
 bdc:	80 f4       	brcc	.+32     	; 0xbfe <vfprintf+0x31c>
 bde:	28 0c       	add	r2, r8
 be0:	92 2c       	mov	r9, r2
 be2:	9b 18       	sub	r9, r11
 be4:	0d c0       	rjmp	.+26     	; 0xc00 <vfprintf+0x31e>
 be6:	b2 14       	cp	r11, r2
 be8:	58 f4       	brcc	.+22     	; 0xc00 <vfprintf+0x31e>
 bea:	b6 01       	movw	r22, r12
 bec:	80 e2       	ldi	r24, 0x20	; 32
 bee:	90 e0       	ldi	r25, 0x00	; 0
 bf0:	60 d0       	rcall	.+192    	; 0xcb2 <fputc>
 bf2:	b3 94       	inc	r11
 bf4:	f8 cf       	rjmp	.-16     	; 0xbe6 <vfprintf+0x304>
 bf6:	b2 14       	cp	r11, r2
 bf8:	18 f4       	brcc	.+6      	; 0xc00 <vfprintf+0x31e>
 bfa:	2b 18       	sub	r2, r11
 bfc:	02 c0       	rjmp	.+4      	; 0xc02 <vfprintf+0x320>
 bfe:	98 2c       	mov	r9, r8
 c00:	21 2c       	mov	r2, r1
 c02:	a4 fe       	sbrs	r10, 4
 c04:	0f c0       	rjmp	.+30     	; 0xc24 <vfprintf+0x342>
 c06:	b6 01       	movw	r22, r12
 c08:	80 e3       	ldi	r24, 0x30	; 48
 c0a:	90 e0       	ldi	r25, 0x00	; 0
 c0c:	52 d0       	rcall	.+164    	; 0xcb2 <fputc>
 c0e:	a2 fe       	sbrs	r10, 2
 c10:	16 c0       	rjmp	.+44     	; 0xc3e <vfprintf+0x35c>
 c12:	a1 fc       	sbrc	r10, 1
 c14:	03 c0       	rjmp	.+6      	; 0xc1c <vfprintf+0x33a>
 c16:	88 e7       	ldi	r24, 0x78	; 120
 c18:	90 e0       	ldi	r25, 0x00	; 0
 c1a:	02 c0       	rjmp	.+4      	; 0xc20 <vfprintf+0x33e>
 c1c:	88 e5       	ldi	r24, 0x58	; 88
 c1e:	90 e0       	ldi	r25, 0x00	; 0
 c20:	b6 01       	movw	r22, r12
 c22:	0c c0       	rjmp	.+24     	; 0xc3c <vfprintf+0x35a>
 c24:	8a 2d       	mov	r24, r10
 c26:	86 78       	andi	r24, 0x86	; 134
 c28:	51 f0       	breq	.+20     	; 0xc3e <vfprintf+0x35c>
 c2a:	a1 fe       	sbrs	r10, 1
 c2c:	02 c0       	rjmp	.+4      	; 0xc32 <vfprintf+0x350>
 c2e:	8b e2       	ldi	r24, 0x2B	; 43
 c30:	01 c0       	rjmp	.+2      	; 0xc34 <vfprintf+0x352>
 c32:	80 e2       	ldi	r24, 0x20	; 32
 c34:	a7 fc       	sbrc	r10, 7
 c36:	8d e2       	ldi	r24, 0x2D	; 45
 c38:	b6 01       	movw	r22, r12
 c3a:	90 e0       	ldi	r25, 0x00	; 0
 c3c:	3a d0       	rcall	.+116    	; 0xcb2 <fputc>
 c3e:	89 14       	cp	r8, r9
 c40:	30 f4       	brcc	.+12     	; 0xc4e <vfprintf+0x36c>
 c42:	b6 01       	movw	r22, r12
 c44:	80 e3       	ldi	r24, 0x30	; 48
 c46:	90 e0       	ldi	r25, 0x00	; 0
 c48:	34 d0       	rcall	.+104    	; 0xcb2 <fputc>
 c4a:	9a 94       	dec	r9
 c4c:	f8 cf       	rjmp	.-16     	; 0xc3e <vfprintf+0x35c>
 c4e:	8a 94       	dec	r8
 c50:	f3 01       	movw	r30, r6
 c52:	e8 0d       	add	r30, r8
 c54:	f1 1d       	adc	r31, r1
 c56:	80 81       	ld	r24, Z
 c58:	b6 01       	movw	r22, r12
 c5a:	90 e0       	ldi	r25, 0x00	; 0
 c5c:	2a d0       	rcall	.+84     	; 0xcb2 <fputc>
 c5e:	81 10       	cpse	r8, r1
 c60:	f6 cf       	rjmp	.-20     	; 0xc4e <vfprintf+0x36c>
 c62:	22 20       	and	r2, r2
 c64:	09 f4       	brne	.+2      	; 0xc68 <vfprintf+0x386>
 c66:	4e ce       	rjmp	.-868    	; 0x904 <vfprintf+0x22>
 c68:	b6 01       	movw	r22, r12
 c6a:	80 e2       	ldi	r24, 0x20	; 32
 c6c:	90 e0       	ldi	r25, 0x00	; 0
 c6e:	21 d0       	rcall	.+66     	; 0xcb2 <fputc>
 c70:	2a 94       	dec	r2
 c72:	f7 cf       	rjmp	.-18     	; 0xc62 <vfprintf+0x380>
 c74:	f6 01       	movw	r30, r12
 c76:	86 81       	ldd	r24, Z+6	; 0x06
 c78:	97 81       	ldd	r25, Z+7	; 0x07
 c7a:	02 c0       	rjmp	.+4      	; 0xc80 <vfprintf+0x39e>
 c7c:	8f ef       	ldi	r24, 0xFF	; 255
 c7e:	9f ef       	ldi	r25, 0xFF	; 255
 c80:	2b 96       	adiw	r28, 0x0b	; 11
 c82:	e2 e1       	ldi	r30, 0x12	; 18
 c84:	c9 c0       	rjmp	.+402    	; 0xe18 <__epilogue_restores__>

00000c86 <strnlen_P>:
 c86:	fc 01       	movw	r30, r24
 c88:	05 90       	lpm	r0, Z+
 c8a:	61 50       	subi	r22, 0x01	; 1
 c8c:	70 40       	sbci	r23, 0x00	; 0
 c8e:	01 10       	cpse	r0, r1
 c90:	d8 f7       	brcc	.-10     	; 0xc88 <strnlen_P+0x2>
 c92:	80 95       	com	r24
 c94:	90 95       	com	r25
 c96:	8e 0f       	add	r24, r30
 c98:	9f 1f       	adc	r25, r31
 c9a:	08 95       	ret

00000c9c <strnlen>:
 c9c:	fc 01       	movw	r30, r24
 c9e:	61 50       	subi	r22, 0x01	; 1
 ca0:	70 40       	sbci	r23, 0x00	; 0
 ca2:	01 90       	ld	r0, Z+
 ca4:	01 10       	cpse	r0, r1
 ca6:	d8 f7       	brcc	.-10     	; 0xc9e <strnlen+0x2>
 ca8:	80 95       	com	r24
 caa:	90 95       	com	r25
 cac:	8e 0f       	add	r24, r30
 cae:	9f 1f       	adc	r25, r31
 cb0:	08 95       	ret

00000cb2 <fputc>:
 cb2:	0f 93       	push	r16
 cb4:	1f 93       	push	r17
 cb6:	cf 93       	push	r28
 cb8:	df 93       	push	r29
 cba:	fb 01       	movw	r30, r22
 cbc:	23 81       	ldd	r18, Z+3	; 0x03
 cbe:	21 fd       	sbrc	r18, 1
 cc0:	03 c0       	rjmp	.+6      	; 0xcc8 <fputc+0x16>
 cc2:	8f ef       	ldi	r24, 0xFF	; 255
 cc4:	9f ef       	ldi	r25, 0xFF	; 255
 cc6:	2c c0       	rjmp	.+88     	; 0xd20 <fputc+0x6e>
 cc8:	22 ff       	sbrs	r18, 2
 cca:	16 c0       	rjmp	.+44     	; 0xcf8 <fputc+0x46>
 ccc:	46 81       	ldd	r20, Z+6	; 0x06
 cce:	57 81       	ldd	r21, Z+7	; 0x07
 cd0:	24 81       	ldd	r18, Z+4	; 0x04
 cd2:	35 81       	ldd	r19, Z+5	; 0x05
 cd4:	42 17       	cp	r20, r18
 cd6:	53 07       	cpc	r21, r19
 cd8:	44 f4       	brge	.+16     	; 0xcea <fputc+0x38>
 cda:	a0 81       	ld	r26, Z
 cdc:	b1 81       	ldd	r27, Z+1	; 0x01
 cde:	9d 01       	movw	r18, r26
 ce0:	2f 5f       	subi	r18, 0xFF	; 255
 ce2:	3f 4f       	sbci	r19, 0xFF	; 255
 ce4:	20 83       	st	Z, r18
 ce6:	31 83       	std	Z+1, r19	; 0x01
 ce8:	8c 93       	st	X, r24
 cea:	26 81       	ldd	r18, Z+6	; 0x06
 cec:	37 81       	ldd	r19, Z+7	; 0x07
 cee:	2f 5f       	subi	r18, 0xFF	; 255
 cf0:	3f 4f       	sbci	r19, 0xFF	; 255
 cf2:	26 83       	std	Z+6, r18	; 0x06
 cf4:	37 83       	std	Z+7, r19	; 0x07
 cf6:	14 c0       	rjmp	.+40     	; 0xd20 <fputc+0x6e>
 cf8:	8b 01       	movw	r16, r22
 cfa:	ec 01       	movw	r28, r24
 cfc:	fb 01       	movw	r30, r22
 cfe:	00 84       	ldd	r0, Z+8	; 0x08
 d00:	f1 85       	ldd	r31, Z+9	; 0x09
 d02:	e0 2d       	mov	r30, r0
 d04:	09 95       	icall
 d06:	89 2b       	or	r24, r25
 d08:	e1 f6       	brne	.-72     	; 0xcc2 <fputc+0x10>
 d0a:	d8 01       	movw	r26, r16
 d0c:	16 96       	adiw	r26, 0x06	; 6
 d0e:	8d 91       	ld	r24, X+
 d10:	9c 91       	ld	r25, X
 d12:	17 97       	sbiw	r26, 0x07	; 7
 d14:	01 96       	adiw	r24, 0x01	; 1
 d16:	16 96       	adiw	r26, 0x06	; 6
 d18:	8d 93       	st	X+, r24
 d1a:	9c 93       	st	X, r25
 d1c:	17 97       	sbiw	r26, 0x07	; 7
 d1e:	ce 01       	movw	r24, r28
 d20:	df 91       	pop	r29
 d22:	cf 91       	pop	r28
 d24:	1f 91       	pop	r17
 d26:	0f 91       	pop	r16
 d28:	08 95       	ret

00000d2a <__ultoa_invert>:
 d2a:	fa 01       	movw	r30, r20
 d2c:	aa 27       	eor	r26, r26
 d2e:	28 30       	cpi	r18, 0x08	; 8
 d30:	51 f1       	breq	.+84     	; 0xd86 <__ultoa_invert+0x5c>
 d32:	20 31       	cpi	r18, 0x10	; 16
 d34:	81 f1       	breq	.+96     	; 0xd96 <__ultoa_invert+0x6c>
 d36:	e8 94       	clt
 d38:	6f 93       	push	r22
 d3a:	6e 7f       	andi	r22, 0xFE	; 254
 d3c:	6e 5f       	subi	r22, 0xFE	; 254
 d3e:	7f 4f       	sbci	r23, 0xFF	; 255
 d40:	8f 4f       	sbci	r24, 0xFF	; 255
 d42:	9f 4f       	sbci	r25, 0xFF	; 255
 d44:	af 4f       	sbci	r26, 0xFF	; 255
 d46:	b1 e0       	ldi	r27, 0x01	; 1
 d48:	3e d0       	rcall	.+124    	; 0xdc6 <__ultoa_invert+0x9c>
 d4a:	b4 e0       	ldi	r27, 0x04	; 4
 d4c:	3c d0       	rcall	.+120    	; 0xdc6 <__ultoa_invert+0x9c>
 d4e:	67 0f       	add	r22, r23
 d50:	78 1f       	adc	r23, r24
 d52:	89 1f       	adc	r24, r25
 d54:	9a 1f       	adc	r25, r26
 d56:	a1 1d       	adc	r26, r1
 d58:	68 0f       	add	r22, r24
 d5a:	79 1f       	adc	r23, r25
 d5c:	8a 1f       	adc	r24, r26
 d5e:	91 1d       	adc	r25, r1
 d60:	a1 1d       	adc	r26, r1
 d62:	6a 0f       	add	r22, r26
 d64:	71 1d       	adc	r23, r1
 d66:	81 1d       	adc	r24, r1
 d68:	91 1d       	adc	r25, r1
 d6a:	a1 1d       	adc	r26, r1
 d6c:	20 d0       	rcall	.+64     	; 0xdae <__ultoa_invert+0x84>
 d6e:	09 f4       	brne	.+2      	; 0xd72 <__ultoa_invert+0x48>
 d70:	68 94       	set
 d72:	3f 91       	pop	r19
 d74:	2a e0       	ldi	r18, 0x0A	; 10
 d76:	26 9f       	mul	r18, r22
 d78:	11 24       	eor	r1, r1
 d7a:	30 19       	sub	r19, r0
 d7c:	30 5d       	subi	r19, 0xD0	; 208
 d7e:	31 93       	st	Z+, r19
 d80:	de f6       	brtc	.-74     	; 0xd38 <__ultoa_invert+0xe>
 d82:	cf 01       	movw	r24, r30
 d84:	08 95       	ret
 d86:	46 2f       	mov	r20, r22
 d88:	47 70       	andi	r20, 0x07	; 7
 d8a:	40 5d       	subi	r20, 0xD0	; 208
 d8c:	41 93       	st	Z+, r20
 d8e:	b3 e0       	ldi	r27, 0x03	; 3
 d90:	0f d0       	rcall	.+30     	; 0xdb0 <__ultoa_invert+0x86>
 d92:	c9 f7       	brne	.-14     	; 0xd86 <__ultoa_invert+0x5c>
 d94:	f6 cf       	rjmp	.-20     	; 0xd82 <__ultoa_invert+0x58>
 d96:	46 2f       	mov	r20, r22
 d98:	4f 70       	andi	r20, 0x0F	; 15
 d9a:	40 5d       	subi	r20, 0xD0	; 208
 d9c:	4a 33       	cpi	r20, 0x3A	; 58
 d9e:	18 f0       	brcs	.+6      	; 0xda6 <__ultoa_invert+0x7c>
 da0:	49 5d       	subi	r20, 0xD9	; 217
 da2:	31 fd       	sbrc	r19, 1
 da4:	40 52       	subi	r20, 0x20	; 32
 da6:	41 93       	st	Z+, r20
 da8:	02 d0       	rcall	.+4      	; 0xdae <__ultoa_invert+0x84>
 daa:	a9 f7       	brne	.-22     	; 0xd96 <__ultoa_invert+0x6c>
 dac:	ea cf       	rjmp	.-44     	; 0xd82 <__ultoa_invert+0x58>
 dae:	b4 e0       	ldi	r27, 0x04	; 4
 db0:	a6 95       	lsr	r26
 db2:	97 95       	ror	r25
 db4:	87 95       	ror	r24
 db6:	77 95       	ror	r23
 db8:	67 95       	ror	r22
 dba:	ba 95       	dec	r27
 dbc:	c9 f7       	brne	.-14     	; 0xdb0 <__ultoa_invert+0x86>
 dbe:	00 97       	sbiw	r24, 0x00	; 0
 dc0:	61 05       	cpc	r22, r1
 dc2:	71 05       	cpc	r23, r1
 dc4:	08 95       	ret
 dc6:	9b 01       	movw	r18, r22
 dc8:	ac 01       	movw	r20, r24
 dca:	0a 2e       	mov	r0, r26
 dcc:	06 94       	lsr	r0
 dce:	57 95       	ror	r21
 dd0:	47 95       	ror	r20
 dd2:	37 95       	ror	r19
 dd4:	27 95       	ror	r18
 dd6:	ba 95       	dec	r27
 dd8:	c9 f7       	brne	.-14     	; 0xdcc <__ultoa_invert+0xa2>
 dda:	62 0f       	add	r22, r18
 ddc:	73 1f       	adc	r23, r19
 dde:	84 1f       	adc	r24, r20
 de0:	95 1f       	adc	r25, r21
 de2:	a0 1d       	adc	r26, r0
 de4:	08 95       	ret

00000de6 <__prologue_saves__>:
 de6:	2f 92       	push	r2
 de8:	3f 92       	push	r3
 dea:	4f 92       	push	r4
 dec:	5f 92       	push	r5
 dee:	6f 92       	push	r6
 df0:	7f 92       	push	r7
 df2:	8f 92       	push	r8
 df4:	9f 92       	push	r9
 df6:	af 92       	push	r10
 df8:	bf 92       	push	r11
 dfa:	cf 92       	push	r12
 dfc:	df 92       	push	r13
 dfe:	ef 92       	push	r14
 e00:	ff 92       	push	r15
 e02:	0f 93       	push	r16
 e04:	1f 93       	push	r17
 e06:	cf 93       	push	r28
 e08:	df 93       	push	r29
 e0a:	cd b7       	in	r28, 0x3d	; 61
 e0c:	de b7       	in	r29, 0x3e	; 62
 e0e:	ca 1b       	sub	r28, r26
 e10:	db 0b       	sbc	r29, r27
 e12:	cd bf       	out	0x3d, r28	; 61
 e14:	de bf       	out	0x3e, r29	; 62
 e16:	09 94       	ijmp

00000e18 <__epilogue_restores__>:
 e18:	2a 88       	ldd	r2, Y+18	; 0x12
 e1a:	39 88       	ldd	r3, Y+17	; 0x11
 e1c:	48 88       	ldd	r4, Y+16	; 0x10
 e1e:	5f 84       	ldd	r5, Y+15	; 0x0f
 e20:	6e 84       	ldd	r6, Y+14	; 0x0e
 e22:	7d 84       	ldd	r7, Y+13	; 0x0d
 e24:	8c 84       	ldd	r8, Y+12	; 0x0c
 e26:	9b 84       	ldd	r9, Y+11	; 0x0b
 e28:	aa 84       	ldd	r10, Y+10	; 0x0a
 e2a:	b9 84       	ldd	r11, Y+9	; 0x09
 e2c:	c8 84       	ldd	r12, Y+8	; 0x08
 e2e:	df 80       	ldd	r13, Y+7	; 0x07
 e30:	ee 80       	ldd	r14, Y+6	; 0x06
 e32:	fd 80       	ldd	r15, Y+5	; 0x05
 e34:	0c 81       	ldd	r16, Y+4	; 0x04
 e36:	1b 81       	ldd	r17, Y+3	; 0x03
 e38:	aa 81       	ldd	r26, Y+2	; 0x02
 e3a:	b9 81       	ldd	r27, Y+1	; 0x01
 e3c:	ce 0f       	add	r28, r30
 e3e:	d1 1d       	adc	r29, r1
 e40:	cd bf       	out	0x3d, r28	; 61
 e42:	de bf       	out	0x3e, r29	; 62
 e44:	ed 01       	movw	r28, r26
 e46:	08 95       	ret

00000e48 <_exit>:
 e48:	f8 94       	cli

00000e4a <__stop_program>:
 e4a:	ff cf       	rjmp	.-2      	; 0xe4a <__stop_program>
