# 5-Stage-Pipelined-RISC-V-Processor-on-DE1-SoC
32-bit 5-Stage Pipelined RISC-V (RV32I) Processor implemented in SystemVerilog and deployed on the DE1-SoC FPGA. Features integrated Forwarding and Hazard Detection units to resolve data and control conflicts. Hardware-verified using a Fibonacci algorithm, with real-time output visualized via onboard LEDs and 7-Segment HEX displays
