
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041442                       # Number of seconds simulated
sim_ticks                                 41442025500                       # Number of ticks simulated
final_tick                               159779626500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90194                       # Simulator instruction rate (inst/s)
host_op_rate                                   164746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37378259                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212352                       # Number of bytes of host memory used
host_seconds                                  1108.72                       # Real time elapsed on the host
sim_insts                                   100000009                       # Number of instructions simulated
sim_ops                                     182657312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data                64                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.inst      1361344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data     32605504                       # Number of bytes read from this memory
system.physmem.bytes_read::total             33967104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst      1361344                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1361536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5976064                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5976064                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                  3                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.inst        21271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data       509461                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                530736                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           93376                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                93376                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 4633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 1544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.inst     32849360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    786773899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               819629436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            4633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst     32849360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           32853993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         144202990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              144202990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         144202990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                4633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                1544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst     32849360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    786773899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              963832427                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 20                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             1                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                         20                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        0                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            1                       # Percentage of idle cycles
system.cpu.icache.replacements                  20852                       # number of replacements
system.cpu.icache.tagsinuse                381.488706                       # Cycle average of tags in use
system.cpu.icache.total_refs                 16286728                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21275                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 765.533631                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst       3.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::switch_cpus.inst   378.488706                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.005859                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::switch_cpus.inst     0.739236                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.745095                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16286719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16286728                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst             9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::switch_cpus.inst     16286719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16286728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::switch_cpus.inst     16286719                       # number of overall hits
system.cpu.icache.overall_hits::total        16286728                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::switch_cpus.inst        21405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21408                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::switch_cpus.inst        21405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::switch_cpus.inst        21405                       # number of overall misses
system.cpu.icache.overall_misses::total         21408                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    733190500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    733190500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    733190500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    733190500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    733190500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    733190500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16308124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16308136                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::switch_cpus.inst     16308124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16308136                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16308124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16308136                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001313                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001313                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.250000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001313                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001313                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.250000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001313                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001313                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 34253.235225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34248.435164                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 34253.235225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34248.435164                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 34253.235225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34248.435164                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        21273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21273                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        21273                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        21273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21273                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    660452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    660452500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    660452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    660452500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    660452500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    660452500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001304                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 31046.514361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31046.514361                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 31046.514361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31046.514361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 31046.514361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31046.514361                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 508438                       # number of replacements
system.cpu.dcache.tagsinuse                972.774692                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28740257                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 509462                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  56.412955                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           123706271000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data       0.301281                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::switch_cpus.data   972.473411                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.000294                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::switch_cpus.data     0.949681                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.949975                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20819538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20819538                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7920717                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7920717                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     28740255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28740255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     28740255                       # number of overall hits
system.cpu.dcache.overall_hits::total        28740255                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       465836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        465836                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        93435                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93436                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::switch_cpus.data       559271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         559272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::switch_cpus.data       559271                       # number of overall misses
system.cpu.dcache.overall_misses::total        559272                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  18704176000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18704176000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3795629816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3795629816                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  22499805816                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22499805816                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  22499805816                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22499805816                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     21285374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21285374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      8014152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::switch_cpus.data     29299526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29299527                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     29299526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29299527                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.021885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021885                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011659                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019088                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 40151.847431                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40151.847431                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40623.212030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40622.777259                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 40230.596287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40230.524353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 40230.596287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40230.524353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1206127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.480881                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        93376                       # number of writebacks
system.cpu.dcache.writebacks::total             93376                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        49795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49795                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        49808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49808                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        49808                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49808                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       416041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       416041                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        93422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93422                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       509463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       509463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       509463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       509463                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16163702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16163702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3514436316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3514436316                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  19678138816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19678138816                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  19678138816                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19678138816                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.019546                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019546                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.017388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.017388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017388                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38851.224999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38851.224999                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 37618.936824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37618.936824                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 38625.256036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38625.256036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 38625.256036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38625.256036                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.switch_cpus.branchPred.lookups        16205165                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     16205165                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       849302                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      9067683                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         7797889                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.996489                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                 82884031                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     17587292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              119391893                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            16205165                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      7797889                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35856759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4588220                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       23918428                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          125                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16308124                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        168265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     80999666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.733313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.501062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46065396     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1598709      1.97%     58.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2282702      2.82%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2518050      3.11%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2797710      3.45%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2017415      2.49%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           844802      1.04%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1666609      2.06%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         21208273     26.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     80999666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.195516                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.440469                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         21511780                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      21360617                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          32332271                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2157950                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3637040                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      218515536                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        3637040                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         23947715                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        13380993                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          989                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          31858680                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8174241                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      215440778                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         21051                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        3274982                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       3608514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         2009                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    236178874                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     509542973                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    305217313                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    204325660                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     200376886                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35801910                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           51                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          19926833                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     25638382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      8920761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2072791                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1018399                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          208768519                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           89                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         195835016                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1917743                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     26035338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     40800597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     80999666                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.417726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.136902                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22394648     27.65%     27.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11670175     14.41%     42.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10605139     13.09%     55.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      9589557     11.84%     66.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     10892050     13.45%     80.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7678862      9.48%     89.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      5416771      6.69%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2296956      2.84%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       455508      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     80999666                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          726411     33.96%     33.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1370923     64.09%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           4157      0.19%     98.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37620      1.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       450134      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      99949892     51.04%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     62216821     31.77%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     24873159     12.70%     95.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8345010      4.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      195835016                       # Type of FU issued
system.switch_cpus.iq.rate                   2.362759                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             2139111                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010923                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    315302673                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    134725176                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    115159090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    161423875                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    100079612                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     78091290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      116826670                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        80697323                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2852138                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3427690                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        16030                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          846                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       906606                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       287181                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       142118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3637040                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         8863123                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        663281                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    208768608                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       463928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      25638382                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      8920761                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           47                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         304621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          846                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       658107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       229022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       887129                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     194407198                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      24564311                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1427814                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             32882587                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         14276296                       # Number of branches executed
system.switch_cpus.iew.exec_stores            8318276                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.345533                       # Inst execution rate
system.switch_cpus.iew.wb_sent              193518669                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             193250380                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         145002143                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         246638872                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.331576                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.587913                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     26138685                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           38                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       849320                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     77362626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.361053                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.935113                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33230541     42.95%     42.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11123526     14.38%     57.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5027049      6.50%     63.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8300160     10.73%     74.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2544457      3.29%     77.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1862690      2.41%     80.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1779369      2.30%     82.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1546972      2.00%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11947862     15.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     77362626                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      182657296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               30224837                       # Number of memory references committed
system.switch_cpus.commit.loads              22210684                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           13608783                       # Number of branches committed
system.switch_cpus.commit.fp_insts           74085211                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         125498785                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      11947862                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            274210745                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           421230944                       # The number of ROB writes
system.switch_cpus.timesIdled                  198444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1884365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             182657296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.828840                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.828840                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.206505                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.206505                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        257932804                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       138679651                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         127897697                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         73049307                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        68917151                       # number of misc regfile reads

---------- End Simulation Statistics   ----------
