-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MotorCtrl_pwmThread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    pwmR : IN STD_LOGIC_VECTOR (9 downto 0);
    Direction : IN STD_LOGIC;
    EN1 : OUT STD_LOGIC;
    EN1_ap_vld : OUT STD_LOGIC;
    EN2 : OUT STD_LOGIC;
    EN2_ap_vld : OUT STD_LOGIC;
    DIR1 : OUT STD_LOGIC;
    DIR1_ap_vld : OUT STD_LOGIC;
    DIR2 : OUT STD_LOGIC;
    DIR2_ap_vld : OUT STD_LOGIC;
    MotorCtrl_pwmCount_V : IN STD_LOGIC_VECTOR (9 downto 0);
    MotorCtrl_pwmClock_V : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of MotorCtrl_pwmThread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal MotorCtrl_pwmClock_V_read_read_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_31 : BOOLEAN;
    signal val_V_reg_186 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_46 : BOOLEAN;
    signal tmp_2_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_fu_159_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_cast_fu_163_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_cast_fu_172_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_bdd_49 : BOOLEAN;


begin




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st2_fsm_1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)))) then
                val_V_reg_186 <= pwmR;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    DIR1 <= Direction;

    -- DIR1_ap_vld assign process. --
    DIR1_ap_vld_assign_proc : process(MotorCtrl_pwmClock_V_read_read_fu_100_p2, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)))) then 
            DIR1_ap_vld <= ap_const_logic_1;
        else 
            DIR1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    DIR2 <= Direction;

    -- DIR2_ap_vld assign process. --
    DIR2_ap_vld_assign_proc : process(MotorCtrl_pwmClock_V_read_read_fu_100_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            DIR2_ap_vld <= ap_const_logic_1;
        else 
            DIR2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    -- EN1 assign process. --
    EN1_assign_proc : process(tmp_2_fu_166_p2, ap_sig_bdd_49)
    begin
        if (ap_sig_bdd_49) then
            if (not((ap_const_lv1_0 = tmp_2_fu_166_p2))) then 
                EN1 <= ap_const_logic_1;
            elsif ((ap_const_lv1_0 = tmp_2_fu_166_p2)) then 
                EN1 <= ap_const_logic_0;
            else 
                EN1 <= 'X';
            end if;
        else 
            EN1 <= 'X';
        end if; 
    end process;


    -- EN1_ap_vld assign process. --
    EN1_ap_vld_assign_proc : process(MotorCtrl_pwmClock_V_read_read_fu_100_p2, ap_sig_cseq_ST_st4_fsm_3, tmp_2_fu_166_p2)
    begin
        if (((not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = tmp_2_fu_166_p2)) or (not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = tmp_2_fu_166_p2))))) then 
            EN1_ap_vld <= ap_const_logic_1;
        else 
            EN1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    -- EN2 assign process. --
    EN2_assign_proc : process(tmp_4_fu_176_p2, ap_sig_bdd_49)
    begin
        if (ap_sig_bdd_49) then
            if (not((ap_const_lv1_0 = tmp_4_fu_176_p2))) then 
                EN2 <= ap_const_logic_1;
            elsif ((ap_const_lv1_0 = tmp_4_fu_176_p2)) then 
                EN2 <= ap_const_logic_0;
            else 
                EN2 <= 'X';
            end if;
        else 
            EN2 <= 'X';
        end if; 
    end process;


    -- EN2_ap_vld assign process. --
    EN2_ap_vld_assign_proc : process(MotorCtrl_pwmClock_V_read_read_fu_100_p2, ap_sig_cseq_ST_st4_fsm_3, tmp_4_fu_176_p2)
    begin
        if (((not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = tmp_4_fu_176_p2)) or (not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = tmp_4_fu_176_p2))))) then 
            EN2_ap_vld <= ap_const_logic_1;
        else 
            EN2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    MotorCtrl_pwmClock_V_read_read_fu_100_p2 <= MotorCtrl_pwmClock_V;

    -- ap_sig_bdd_31 assign process. --
    ap_sig_bdd_31_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_31 <= (ap_CS_fsm(2 downto 2) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_46 assign process. --
    ap_sig_bdd_46_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_46 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_49 assign process. --
    ap_sig_bdd_49_assign_proc : process(MotorCtrl_pwmClock_V_read_read_fu_100_p2, ap_sig_cseq_ST_st4_fsm_3)
    begin
                ap_sig_bdd_49 <= (not((MotorCtrl_pwmClock_V_read_read_fu_100_p2 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3));
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_31)
    begin
        if (ap_sig_bdd_31) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_46)
    begin
        if (ap_sig_bdd_46) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

        tmp_1_cast_fu_163_p1 <= std_logic_vector(resize(signed(val_V_reg_186),11));

    tmp_2_fu_166_p2 <= "1" when (signed(tmp_cast_fu_159_p1) < signed(tmp_1_cast_fu_163_p1)) else "0";
        tmp_3_cast_fu_172_p1 <= std_logic_vector(resize(signed(pwmR),11));

    tmp_4_fu_176_p2 <= "1" when (signed(tmp_cast_fu_159_p1) < signed(tmp_3_cast_fu_172_p1)) else "0";
    tmp_cast_fu_159_p1 <= std_logic_vector(resize(unsigned(MotorCtrl_pwmCount_V),11));
end behav;
