module Demux(a, sel, y);
    input a;
    input [1:0] sel;
    output [3:0] y;
	 reg [3:0] y;
	 always @ (a,sel)
	 begin
	 case (sel)
	 2'b00:y[3]=a;
	 2'b01:y[2]=a;
	 2'b10:y[1]=a;
	 default:y[0]=a;
	 endcase
	 end
endmodule