// Seed: 1509462456
module module_0 ();
  genvar id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wire id_0
    , id_11,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9
);
  assign id_5 = 1;
  logic [1 : 1] id_12 = id_8;
  assign id_11 = -1;
  wire id_13;
  always @(negedge id_3) begin : LABEL_0
    id_11 = id_6;
  end
  module_0 modCall_1 ();
endmodule
