
---------- Begin Simulation Statistics ----------
final_tick                                71725712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717684                       # Number of bytes of host memory used
host_op_rate                                   250417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   437.00                       # Real time elapsed on the host
host_tick_rate                              164132418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071726                       # Number of seconds simulated
sim_ticks                                 71725712500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.128193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8683700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9853487                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142361                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16257474                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          433957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           133927                       # Number of indirect misses.
system.cpu.branchPred.lookups                20319452                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050569                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1044                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.434514                       # CPI: cycles per instruction
system.cpu.discardedOps                        628462                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48496946                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17019193                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9788725                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21795768                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.697100                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        143451425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       121655657                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        160363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       692792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1067                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14650                       # Transaction distribution
system.membus.trans_dist::CleanEvict              240                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131227                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       305836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 305836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2561968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2561968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            145473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  145473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              145473                       # Request fanout histogram
system.membus.respLayer1.occupancy          335306250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           202414000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            566813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       165363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       536121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           131229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          131229                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        537280                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29534                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1610680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       478193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2088873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     17174400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4983616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22158016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15954                       # Total snoops (count)
system.tol2bus.snoopTraffic                    234400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           713997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001524                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 712911     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1084      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             713997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1038832500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         160764497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         537279499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               535979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16587                       # number of demand (read+write) hits
system.l2.demand_hits::total                   552566                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              535979                       # number of overall hits
system.l2.overall_hits::.cpu.data               16587                       # number of overall hits
system.l2.overall_hits::total                  552566                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144176                       # number of demand (read+write) misses
system.l2.demand_misses::total                 145477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1301                       # number of overall misses
system.l2.overall_misses::.cpu.data            144176                       # number of overall misses
system.l2.overall_misses::total                145477                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11103708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11200733000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97024500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11103708500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11200733000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           537280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           160763                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               698043                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          537280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          160763                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              698043                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.896823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208407                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.896823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208407                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74576.863951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77014.957413                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76993.153557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74576.863951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77014.957413                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76993.153557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14650                       # number of writebacks
system.l2.writebacks::total                     14650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            145473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           145473                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83959000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9661768500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9745727500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83959000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9661768500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9745727500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.896805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.896805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208401                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64583.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67015.103383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66993.376778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64583.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67015.103383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66993.376778                       # average overall mshr miss latency
system.l2.replacements                          15954                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       150713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           150713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       150713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       150713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       536114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           536114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       536114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       536114                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          131227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10117742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10117742500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        131229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77101.072950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77101.072950                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8805472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8805472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67101.072950                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67101.072950                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         535979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             535979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     97024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       537280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         537280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74576.863951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74576.863951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83959000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83959000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64583.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64583.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    985966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    985966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.438444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.438444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76142.250367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76142.250367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    856296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    856296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.438342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.438342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66143.673722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66143.673722                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 93280.813584                       # Cycle average of tags in use
system.l2.tags.total_refs                     1390809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    145473                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.560599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       973.611605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     92307.201980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.704248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.711676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        129519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       116730                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988152                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11272001                       # Number of tag accesses
system.l2.tags.data_accesses                 11272001                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2306768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2327568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       234400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          234400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          144173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              145473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            289994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32160963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32450957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       289994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           289994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3268005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3268005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3268005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           289994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32160963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35718962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    144173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021504474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              323727                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      145473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    145473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5280                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              588                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1054412000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  727365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3782030750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7248.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25998.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128772                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8040                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                145473                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                14650                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    550.093715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   442.444766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.008738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1422      7.89%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1938     10.76%     18.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1018      5.65%     24.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          536      2.98%     27.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1413      7.84%     35.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8816     48.95%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1060      5.88%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          287      1.59%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1522      8.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     281.359768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.634140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4552.309593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          514     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            2      0.39%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.088975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.082750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.469841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12      2.32%      2.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              435     84.14%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70     13.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9310272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  598528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2327568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               234400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       129.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71725035000                       # Total gap between requests
system.mem_ctrls.avgGap                     447937.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2306768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       149632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 289993.633733509458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32160963.197124045342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2086169.586673677200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       144173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14650                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30838000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3751192750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 877961521500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23721.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26018.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  59929114.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             63803040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             33912120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           522005400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           23521320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5661449040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18283663710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12145904160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36734258790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.149096                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31404857750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2394860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37925994750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             64809780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34443420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           516671820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           25296120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5661449040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17677193400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12656616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36636479580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.785858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32739395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2394860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36591456750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     36399013                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         36399013                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     36399013                       # number of overall hits
system.cpu.icache.overall_hits::total        36399013                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       537280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         537280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       537280                       # number of overall misses
system.cpu.icache.overall_misses::total        537280                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7068001000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7068001000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7068001000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7068001000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     36936293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     36936293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     36936293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     36936293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13155.153737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13155.153737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13155.153737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13155.153737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       536121                       # number of writebacks
system.cpu.icache.writebacks::total            536121                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       537280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       537280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       537280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       537280                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6530722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6530722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6530722000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6530722000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12155.155599                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12155.155599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12155.155599                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12155.155599                       # average overall mshr miss latency
system.cpu.icache.replacements                 536121                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     36399013                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        36399013                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       537280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        537280                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7068001000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7068001000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     36936293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     36936293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13155.153737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13155.153737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       537280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       537280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6530722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6530722000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12155.155599                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12155.155599                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1153.291538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36936292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            537279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.746949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1153.291538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.563131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.563131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1134                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.565430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          74409865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         74409865                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36019756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36019756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36023078                       # number of overall hits
system.cpu.dcache.overall_hits::total        36023078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       166905                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166905                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       166944                       # number of overall misses
system.cpu.dcache.overall_misses::total        166944                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12138411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12138411000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12138411000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12138411000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36186661                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36186661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36190022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36190022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004613                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72726.467152                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72726.467152                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72709.477430                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72709.477430                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       150713                       # number of writebacks
system.cpu.dcache.writebacks::total            150713                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       160721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       160721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       160760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       160760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11517342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11517342500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11519711500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11519711500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004442                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71660.470629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71660.470629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71657.822219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71657.822219                       # average overall mshr miss latency
system.cpu.dcache.replacements                 156667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21768771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21768771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1232668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1232668000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21798269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21798269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001353                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41788.189030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41788.189030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1202716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1202716500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40781.110132                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40781.110132                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14250985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14250985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10905743000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10905743000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14388392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14388392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009550                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79368.176294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79368.176294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6178                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10314626000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10314626000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78600.202699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78600.202699                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3322                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011604                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011604                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60743.589744                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60743.589744                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       231000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       231000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       228000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4072.914140                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36362002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            160763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.183898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4072.914140                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72897135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72897135                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71725712500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
