{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559597168427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559597168428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  3 18:26:08 2019 " "Processing started: Mon Jun  3 18:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559597168428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559597168428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559597168428 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_85c_slow.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_85c_slow.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597168895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_0c_slow.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_0c_slow.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597168924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_min_1200mv_0c_fast.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_min_1200mv_0c_fast.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597168948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg.vho /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg.vho in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597168971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_85c_vhd_slow.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_85c_vhd_slow.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597168997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_6_1200mv_0c_vhd_slow.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_6_1200mv_0c_vhd_slow.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597169026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_min_1200mv_0c_vhd_fast.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_min_1200mv_0c_vhd_fast.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597169048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftreg_vhd.sdo /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/ simulation " "Generated file shiftreg_vhd.sdo in folder \"/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559597169070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559597169107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  3 18:26:09 2019 " "Processing ended: Mon Jun  3 18:26:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559597169107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559597169107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559597169107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559597169107 ""}
