// Seed: 2534823924
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri1 id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    output tri id_0,
    input  tri id_1
);
  assign id_0 = -1;
  assign id_0 = id_1 & 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  wire id_3, id_4;
  wire id_5;
endmodule
module module_3 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3
    , id_14,
    output wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 id_12
);
  assign id_14[!(1)==1] = -1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
