<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-1998]" key="HLS 200-1998" tag="" content="cannot find relative file path &apos;../../&apos;/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/testbench.cpp&apos;&apos; in directory(s): /primary/HLS/Alex_Net/solution /primary/HLS" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;AlexNet-FPGA-implementation/Conv1/src/testbench.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;AlexNet-FPGA-implementation/Conv1/src/conv1.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5570]" key="HLS 207-5570" tag="" content="unexpected pragma argument &apos;fmul&apos;, expects function/operation (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:36:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 26.96 seconds. CPU system time: 6.45 seconds. Elapsed time: 33.46 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 780 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 7,872 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,512 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,421 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,413 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 43,263 instructions in the design after the &apos;Array/Struct&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,024 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,024 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,024 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,843 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,843 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,843 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,867 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,831 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,923 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,933 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L14&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:166:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L15&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:168:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L16&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:175:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L17&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L18&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L19&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:189:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L20&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:196:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L21&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:198:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L8&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L9&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:130:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L10&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:138:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L11&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:142:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L12&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:150:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L13&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:152:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_216_1&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:216:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L22&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:219:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L23&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:221:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L24&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L25&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L26&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L27&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L28&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:250:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;L29&apos; is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:256:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L14&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:166:6) in function &apos;conv1&apos; completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L15&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:168:6) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L16&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:175:6) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L17&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L18&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L19&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:189:6) in function &apos;conv1&apos; completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L20&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:196:6) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L21&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:198:6) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L8&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:5) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L9&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:130:5) in function &apos;conv1&apos; completely with a factor of 7 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L10&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:138:6) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L11&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:142:7) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L12&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:150:6) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L13&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:152:6) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_216_1&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:216:25) in function &apos;conv1&apos; completely with a factor of 3 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L29&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:256:6) in function &apos;conv1&apos; completely with a factor of 2 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L28&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:250:6) in function &apos;conv1&apos; completely with a factor of 4 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L27&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function &apos;conv1&apos; completely with a factor of 8 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L26&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function &apos;conv1&apos; completely with a factor of 16 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L25&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function &apos;conv1&apos; completely with a factor of 31 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L24&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function &apos;conv1&apos; completely with a factor of 61 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L22&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:219:11) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;L23&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:221:11) in function &apos;conv1&apos; completely with a factor of 11 (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ5conv1PfS_E12filter_local&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:46:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;window_3D&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:58:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer_3D&apos;: Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;lm&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:71:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;sum&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:74:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;sum2&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:76:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;line_buffer_3D&apos; dimension 1 completely based on constant index. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;line_buffer_3D_0&apos; due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;line_buffer_3D_1&apos; due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;line_buffer_3D_2&apos; due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;line_buffer_3D_3&apos; due to pipeline pragma (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer_3D_0&apos;: Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer_3D_1&apos;: Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer_3D_2&apos;: Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer_3D_3&apos;: Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1589 and bit width 32 in loop &apos;L3&apos;(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 7 and bit width 32 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 157.78 seconds. CPU system time: 4.58 seconds. Elapsed time: 165.69 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 4.28 seconds. CPU system time: 0.21 seconds. Elapsed time: 5.07 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv1&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:32:5)...24 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 19.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.26 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;L3&apos;(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) and &apos;L4&apos;(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95:5) in function &apos;conv1&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;L2&apos;(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5) and &apos;L3&apos;(AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) in function &apos;conv1&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;L3&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5) in function &apos;conv1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;L2&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5) in function &apos;conv1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 21.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 22.19 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;conv1&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-201]" key="ASSGN_CLOCK_INFO_459" tag="" content="Setting up clock &apos;default&apos; with a period of 10ns." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv1_Pipeline_L2_L3_L4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln98) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L2_L3_L4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop &apos;L2_L3_L4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv1_Pipeline_L7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_read_2&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) and bus read operation (&apos;gmem_addr_read&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_read_2&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) and bus read operation (&apos;gmem_addr_read&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_4_read_6&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus read operation (&apos;gmem_addr_4_read&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_addr_4_read_6&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus read operation (&apos;gmem_addr_4_read&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus request operation (&apos;gmem_load_req&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus request operation (&apos;empty_32&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;conv1_Pipeline_L7&apos; (loop &apos;L7&apos;): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1) between bus request operation (&apos;gmem_load_3_req&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144) and bus request operation (&apos;empty_32&apos;, AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122) on port &apos;gmem&apos; (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 44, Depth = 55, loop &apos;L7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 19.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 19.34 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv1_Pipeline_L1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 56, loop &apos;L1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.62 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv1_Pipeline_L2_L3_L4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv1_Pipeline_L2_L3_L4&apos; pipeline &apos;L2_L3_L4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8ns_2ns_8ns_10_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_2ns_19ns_20_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv1_Pipeline_L2_L3_L4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv1_Pipeline_L7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv1_Pipeline_L7&apos; pipeline &apos;L7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;conv1_Pipeline_L7&apos; is 11616 from HDL expression: ((1&apos;b1 == ap_CS_fsm_pp0_stage10) &amp; (ap_loop_exit_ready == 1&apos;b1) &amp; (1&apos;b0 == ap_block_pp0_stage10_01001_grp0) &amp; (1&apos;b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) &amp; (icmp_ln114_reg_17662 == 1&apos;d1))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_7_2_32_1_1&apos;: 77 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv1_Pipeline_L7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv1_Pipeline_L1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv1_Pipeline_L1&apos; pipeline &apos;L1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;conv1_Pipeline_L1&apos; is 24489 from HDL expression: (1&apos;b0 == ap_block_pp0_stage0_11001_grp1)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_4_full_dsp_1&apos;: 373 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_3_max_dsp_1&apos;: 363 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_193_7_32_1_1&apos;: 363 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv1_Pipeline_L1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 15.77 seconds. CPU system time: 0.61 seconds. Elapsed time: 16.97 seconds; current allocated memory: 2.214 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;conv1/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;conv1/inp_img&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;conv1/out_img&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;conv1&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;inp_img&apos;, &apos;out_img&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_6ns_7ns_12_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_9ns_16_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;conv1_line_buffer_3D_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 12.23 seconds. CPU system time: 0.69 seconds. Elapsed time: 13.28 seconds; current allocated memory: 2.420 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.54 seconds; current allocated memory: 2.432 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 3.59 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.71 seconds; current allocated memory: 2.469 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for conv1." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for conv1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:05:18; Allocated memory: 405.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design" resolution=""/>
</Messages>
