/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [5:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_0z[5] ? in_data[74] : celloutsig_0_2z);
  assign celloutsig_1_8z = !(celloutsig_1_3z[5] ? celloutsig_1_4z[8] : celloutsig_1_1z);
  assign celloutsig_0_16z = ~(celloutsig_0_12z | celloutsig_0_3z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[142]);
  assign celloutsig_1_19z = ~celloutsig_1_10z;
  assign celloutsig_0_5z = ~celloutsig_0_0z[2];
  assign celloutsig_0_3z = ~celloutsig_0_1z[8];
  assign celloutsig_1_0z = ~in_data[142];
  assign celloutsig_1_18z = celloutsig_1_8z | celloutsig_1_6z;
  assign celloutsig_0_8z = celloutsig_0_0z[3] | celloutsig_0_1z[8];
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[135] ^ celloutsig_1_0z;
  always_ff @(negedge celloutsig_1_10z, posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_10z[3:2], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_10z = celloutsig_1_8z & ~(celloutsig_1_0z);
  assign celloutsig_0_11z = in_data[44] & ~(in_data[48]);
  assign celloutsig_0_15z = celloutsig_0_0z[3] & ~(celloutsig_0_8z);
  assign { celloutsig_0_10z[12:2], celloutsig_0_10z[0] } = celloutsig_0_8z ? { celloutsig_0_1z[9:6], celloutsig_0_0z[5:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } : { in_data[64:54], celloutsig_0_5z };
  assign celloutsig_0_14z = _00_[0] ? { celloutsig_0_12z, celloutsig_0_1z[8], celloutsig_0_8z } : celloutsig_0_0z[5:3];
  assign celloutsig_0_1z[9:6] = in_data[16] ? celloutsig_0_0z[4:1] : in_data[38:35];
  assign celloutsig_0_17z = celloutsig_0_10z[4] ? { celloutsig_0_0z[2:0], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_1z[8], celloutsig_0_8z } : { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_1z[8], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { 1'h1, celloutsig_1_3z } : { 1'h0, celloutsig_1_1z, 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[8:6], celloutsig_0_0z[5:3] } != celloutsig_0_0z;
  assign celloutsig_1_6z = in_data[105:103] != celloutsig_1_4z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_17z[8:5], celloutsig_0_3z, celloutsig_0_8z } - { in_data[22:21], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[177], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } - in_data[103:96];
  always_latch
    if (!clkin_data[96]) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_0z = in_data[37:32];
  always_latch
    if (clkin_data[96]) celloutsig_0_20z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_20z = { _00_[2:1], celloutsig_0_11z };
  assign celloutsig_0_10z[1] = celloutsig_0_4z;
  assign celloutsig_0_1z[5:0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
