Analysis & Synthesis report for Small8_MZ
Mon Apr 13 11:23:07 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top_level|CPU:U_CPU|controller:U_controller|state
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated
 13. Parameter Settings for User Entity Instance: REG:U_REG_INPORT0
 14. Parameter Settings for User Entity Instance: REG:U_REG_INPORT1
 15. Parameter Settings for User Entity Instance: MUX2x1:U_INPORT_MUX2x1
 16. Parameter Settings for User Entity Instance: tristate:U_INPORT_TO_DATABUS
 17. Parameter Settings for User Entity Instance: small8_ram:U_RAM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: CPU:U_CPU
 19. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath
 20. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_L
 21. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT
 22. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_H
 23. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_H_OUT
 24. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX
 25. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_IN
 26. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT
 27. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU
 28. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ALU_REG
 29. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_ALU_OUT
 30. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_CARRY
 31. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_OVERFLOW
 32. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_SIGNED
 33. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_ZERO
 34. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRL
 35. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRH
 36. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR
 37. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCH
 38. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT
 39. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCL
 40. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT
 41. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_ADD_MUX
 42. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_PC_ADDER
 43. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX
 44. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_D
 45. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_D_OUT
 46. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_A
 47. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_A_OUT
 48. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPH
 49. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT
 50. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPL
 51. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT
 52. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER
 53. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT
 54. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_SP_LD_MUX
 55. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XH
 56. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT
 57. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XL
 58. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT
 59. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_B
 60. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER
 61. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_X_SUBTRACT
 62. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_X_LD_MUX
 63. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER
 64. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER
 65. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX2x1:U_STACK_CALL_PC_ADD_MUX
 66. Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_STACK_CALL_PC_ADD_OUT
 67. Parameter Settings for User Entity Instance: CPU:U_CPU|controller:U_controller
 68. Parameter Settings for User Entity Instance: tristate:U_RAM_OUTPUT
 69. Parameter Settings for User Entity Instance: REG:U_REG_OUTPORT0
 70. Parameter Settings for User Entity Instance: REG:U_REG_OUTPORT1
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "CPU:U_CPU|controller:U_controller"
 73. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER"
 74. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER"
 75. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_X_LD_MUX"
 76. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_X_SUBTRACT"
 77. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER"
 78. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_SP_LD_MUX"
 79. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT"
 80. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER"
 81. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX"
 82. Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_ADD_MUX"
 83. Port Connectivity Checks: "REG:U_REG_INPORT1"
 84. Port Connectivity Checks: "REG:U_REG_INPORT0"
 85. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 13 11:23:07 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Small8_MZ                                    ;
; Top-level Entity Name              ; top_level                                    ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 672                                          ;
;     Total combinational functions  ; 556                                          ;
;     Dedicated logic registers      ; 233                                          ;
; Total registers                    ; 233                                          ;
; Total pins                         ; 39                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; top_level          ; Small8_MZ          ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+
; decoder.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd            ;
; decoder7seg.vhd                  ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder7seg.vhd        ;
; subtract.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/subtract.vhd           ;
; top_level.vhd                    ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd          ;
; mux2x1.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux2x1.vhd             ;
; CPU.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd                ;
; controller.vhd                   ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd         ;
; add.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd                ;
; reg.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/reg.vhd                ;
; datapath_deliv3.vhd              ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd    ;
; mux4x1.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux4x1.vhd             ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd                ;
; tristate.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd           ;
; small8_ram.vhd                   ; yes             ; User Wizard-Generated File             ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                       ;
; db/altsyncram_q7h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/db/altsyncram_q7h1.tdf ;
; textcase3.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/textcase3.mif          ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 672       ;
;                                             ;           ;
; Total combinational functions               ; 556       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 306       ;
;     -- 3 input functions                    ; 141       ;
;     -- <=2 input functions                  ; 109       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 437       ;
;     -- arithmetic mode                      ; 119       ;
;                                             ;           ;
; Total registers                             ; 233       ;
;     -- Dedicated logic registers            ; 233       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 39        ;
; Total memory bits                           ; 2048      ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 241       ;
; Total fan-out                               ; 2848      ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |top_level                                  ; 556 (0)           ; 233 (0)      ; 2048        ; 0            ; 0       ; 0         ; 39   ; 0            ; |top_level                                                                                 ; work         ;
;    |CPU:U_CPU|                              ; 492 (0)           ; 201 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU                                                                       ;              ;
;       |controller:U_controller|             ; 151 (151)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|controller:U_controller                                               ;              ;
;       |datapath_deliv3:U_datapath|          ; 341 (0)           ; 123 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath                                            ;              ;
;          |ADD:U_PC_ADDER|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_PC_ADDER                             ;              ;
;          |ADD:U_SP_ADDER|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER                             ;              ;
;          |ADD:U_STACK_CALL_PC_ADDER|        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER                  ; work         ;
;          |ADD:U_X_ADDER|                    ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER                              ; work         ;
;          |ADD:U_X_PLUS_B_ADDER|             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER                       ; work         ;
;          |MUX4x1:U_ADDRESS_MUX|             ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX                       ;              ;
;          |MUX4x1:U_PC_LD_MUX|               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX                         ;              ;
;          |REG:U_ADDRH|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRH                                ;              ;
;          |REG:U_ADDRL|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRL                                ;              ;
;          |REG:U_ALU_REG|                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ALU_REG                              ;              ;
;          |REG:U_A|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_A                                    ;              ;
;          |REG:U_BRANCH_TARGET_H|            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_H                      ;              ;
;          |REG:U_BRANCH_TARGET_L|            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_L                      ;              ;
;          |REG:U_B|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_B                                    ; work         ;
;          |REG:U_D|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_D                                    ;              ;
;          |REG:U_IR|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR                                   ;              ;
;          |REG:U_PCH|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCH                                  ;              ;
;          |REG:U_PCL|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCL                                  ;              ;
;          |REG:U_SPH|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPH                                  ;              ;
;          |REG:U_SPL|                        ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPL                                  ;              ;
;          |REG:U_STATUS_REG_CARRY|           ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_CARRY                     ;              ;
;          |REG:U_STATUS_REG_SIGNED|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_SIGNED                    ;              ;
;          |REG:U_STATUS_REG_ZERO|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_ZERO                      ;              ;
;          |REG:U_XH|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XH                                   ;              ;
;          |REG:U_XL|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XL                                   ; work         ;
;          |alu:U_ALU|                        ; 126 (126)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU                                  ;              ;
;          |tristate:U_BRANCH_TARGET_H_OUT|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_H_OUT             ;              ;
;          |tristate:U_BRANCH_TARGET_L_OUT|   ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT             ;              ;
;          |tristate:U_STACK_CALL_PC_ADD_OUT| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_STACK_CALL_PC_ADD_OUT           ;              ;
;    |MUX2x1:U_INPORT_MUX2x1|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MUX2x1:U_INPORT_MUX2x1                                                          ;              ;
;    |REG:U_REG_INPORT0|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|REG:U_REG_INPORT0                                                               ;              ;
;    |REG:U_REG_INPORT1|                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|REG:U_REG_INPORT1                                                               ;              ;
;    |REG:U_REG_OUTPORT0|                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|REG:U_REG_OUTPORT0                                                              ;              ;
;    |REG:U_REG_OUTPORT1|                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|REG:U_REG_OUTPORT1                                                              ;              ;
;    |decoder7seg:U_LED0|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED0                                                              ;              ;
;    |decoder7seg:U_LED1|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED1                                                              ;              ;
;    |decoder7seg:U_LED2|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED2                                                              ; work         ;
;    |decoder7seg:U_LED3|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder7seg:U_LED3                                                              ; work         ;
;    |decoder:U_DECODER_SMALL8|               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|decoder:U_DECODER_SMALL8                                                        ;              ;
;    |small8_ram:U_RAM|                       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8_ram:U_RAM                                                                ;              ;
;       |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8_ram:U_RAM|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_q7h1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated ;              ;
;    |tristate:U_INPORT_TO_DATABUS|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|tristate:U_INPORT_TO_DATABUS                                                    ;              ;
;    |tristate:U_RAM_OUTPUT|                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|tristate:U_RAM_OUTPUT                                                           ;              ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; TextCase3.mif ;
+--------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|CPU:U_CPU|controller:U_controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+---------------------+------------+------------+--------------+----------------+----------------+--------------+--------------+------------+-------------+-------------+-------------+-------------+-------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+--------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+--------------+--------------+--------------+------------+------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------+----------------------+----------------------+----------------------+--------------------+------------+
; Name                 ; state.LOAD_ALU_TO_A ; state.DECX ; state.INCX ; state.STAA_X ; state.LDAA_X_3 ; state.LDAA_X_2 ; state.LDAA_X ; state.LDXI_2 ; state.LDXI ; state.RET_6 ; state.RET_5 ; state.RET_4 ; state.RET_3 ; state.RET_2 ; state.RET ; state.Call_9 ; state.Call_8 ; state.Call_7 ; state.Call_6 ; state.Call_5 ; state.Call_4 ; state.Call_3 ; state.Call_2 ; state.CALL ; state.LDSI_2 ; state.LDSI ; state.CLRC ; state.SETC ; state.INCA ; state.DECA ; state.BVSA ; state.BVCA ; state.BPLA_3 ; state.BPLA_2 ; state.BPLA ; state.BNEA_3 ; state.BNEA_2 ; state.BNEA ; state.BMIA ; state.BEQA_3 ; state.BEQA_2 ; state.BEQA ; state.BCSA ; state.BCCA_3 ; state.BCCA_2 ; state.BCCA ; state.RORC ; state.ROLC ; state.SRRL ; state.SLRL ; state.XORR_D ; state.ORR_D ; state.ANDR_D ; state.CMPR_D ; state.SBCR_D ; state.ADCR_D ; state.STAR_D ; state.STAA_3 ; state.STAA_2 ; state.STAA ; state.LDAD ; state.LDAA_4 ; state.LDAA_3 ; state.LDAA_2 ; state.LDAA ; state.LDAI ; state.PC_ADD_THREE_2 ; state.PC_ADD_THREE_1 ; state.PC_ADD_TWO_2 ; state.PC_ADD_TWO_1 ; state.PC_ADD_ONE_2 ; state.PC_ADD_ONE_1 ; state.DECODE ; state.OPCODE_FETCH_4 ; state.OPCODE_FETCH_3 ; state.OPCODE_FETCH_2 ; state.OPCODE_FETCH ; state.INIT ;
+----------------------+---------------------+------------+------------+--------------+----------------+----------------+--------------+--------------+------------+-------------+-------------+-------------+-------------+-------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+--------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+--------------+--------------+--------------+------------+------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------+----------------------+----------------------+----------------------+--------------------+------------+
; state.INIT           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 0          ;
; state.OPCODE_FETCH   ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 1                  ; 1          ;
; state.OPCODE_FETCH_2 ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 1                    ; 0                  ; 1          ;
; state.OPCODE_FETCH_3 ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 1                    ; 0                    ; 0                  ; 1          ;
; state.OPCODE_FETCH_4 ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 1                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.DECODE         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_ONE_1   ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_ONE_2   ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_TWO_1   ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_TWO_2   ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_THREE_1 ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.PC_ADD_THREE_2 ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 1                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAI           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_4         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAD           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.STAA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.STAA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.STAA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.STAR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.ADCR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.SBCR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.CMPR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.ANDR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.ORR_D          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.XORR_D         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.SLRL           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.SRRL           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.ROLC           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RORC           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BCCA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BCCA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BCCA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BCSA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BEQA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BEQA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BEQA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BMIA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BNEA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BNEA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 1            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BNEA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BPLA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BPLA_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BPLA_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BVCA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.BVSA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.DECA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.INCA           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.SETC           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.CLRC           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDSI           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDSI_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.CALL           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_3         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_4         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_5         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_6         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_7         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_8         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.Call_9         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET            ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET_2          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET_3          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET_4          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET_5          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.RET_6          ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDXI           ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDXI_2         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 1            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_X         ; 0                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 1            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_X_2       ; 0                   ; 0          ; 0          ; 0            ; 0              ; 1              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LDAA_X_3       ; 0                   ; 0          ; 0          ; 0            ; 1              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.STAA_X         ; 0                   ; 0          ; 0          ; 1            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.INCX           ; 0                   ; 0          ; 1          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.DECX           ; 0                   ; 1          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
; state.LOAD_ALU_TO_A  ; 1                   ; 0          ; 0          ; 0            ; 0              ; 0              ; 0            ; 0            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0          ; 0                    ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0            ; 0                    ; 0                    ; 0                    ; 0                  ; 1          ;
+----------------------+---------------------+------------+------------+--------------+----------------+----------------+--------------+--------------+------------+-------------+-------------+-------------+-------------+-------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+--------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+--------------+-------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+------------+------------+--------------+--------------+--------------+------------+------------+----------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------+----------------------+----------------------+----------------------+--------------------+------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 233   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 154   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XL|output[5]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XH|output[0]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPL|output[2]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPH|output[6]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX|Mux1 ;
; 12:1               ; 6 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |top_level|CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU|Mux2            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG:U_REG_INPORT0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG:U_REG_INPORT1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2x1:U_INPORT_MUX2x1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:U_INPORT_TO_DATABUS ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small8_ram:U_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; TextCase3.mif        ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_q7h1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 8     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_L ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_H ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_H_OUT ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_IN ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ALU_REG ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_ALU_OUT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_CARRY ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_OVERFLOW ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_SIGNED ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_ZERO ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRL ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRH ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCH ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCL ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_ADD_MUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_PC_ADDER ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_D ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_D_OUT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_A ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_A_OUT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPH ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPL ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_SP_LD_MUX ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XH ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XL ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_B ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_X_SUBTRACT ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_X_LD_MUX ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|MUX2x1:U_STACK_CALL_PC_ADD_MUX ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_STACK_CALL_PC_ADD_OUT ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U_CPU|controller:U_controller ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:U_RAM_OUTPUT ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG:U_REG_OUTPORT0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REG:U_REG_OUTPORT1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; small8_ram:U_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|controller:U_controller"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; status_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER" ;
+---------------+-------+----------+---------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                 ;
+---------------+-------+----------+---------------------------------------------------------+
; input2[15..2] ; Input ; Info     ; Stuck at GND                                            ;
; input2[1]     ; Input ; Info     ; Stuck at VCC                                            ;
; input2[0]     ; Input ; Info     ; Stuck at GND                                            ;
+---------------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER" ;
+---------------+-------+----------+----------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                            ;
+---------------+-------+----------+----------------------------------------------------+
; input2[15..8] ; Input ; Info     ; Stuck at GND                                       ;
+---------------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_X_LD_MUX" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; input1[7..0]  ; Input ; Info     ; Stuck at GND                                    ;
; input2[15..8] ; Input ; Info     ; Stuck at GND                                    ;
+---------------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_X_SUBTRACT" ;
+---------------+-------+----------+-----------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                             ;
+---------------+-------+----------+-----------------------------------------------------+
; input2[15..1] ; Input ; Info     ; Stuck at GND                                        ;
; input2[0]     ; Input ; Info     ; Stuck at VCC                                        ;
+---------------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER" ;
+---------------+-------+----------+---------------------------------------------+
; Port          ; Type  ; Severity ; Details                                     ;
+---------------+-------+----------+---------------------------------------------+
; input2[15..1] ; Input ; Info     ; Stuck at GND                                ;
; input2[0]     ; Input ; Info     ; Stuck at VCC                                ;
+---------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_SP_LD_MUX" ;
+---------------+-------+----------+--------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                          ;
+---------------+-------+----------+--------------------------------------------------+
; input1[7..0]  ; Input ; Info     ; Stuck at GND                                     ;
; input2[15..8] ; Input ; Info     ; Stuck at GND                                     ;
+---------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT" ;
+---------------+-------+----------+------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                              ;
+---------------+-------+----------+------------------------------------------------------+
; input2[15..1] ; Input ; Info     ; Stuck at GND                                         ;
; input2[0]     ; Input ; Info     ; Stuck at VCC                                         ;
+---------------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER" ;
+---------------+-------+----------+----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                      ;
+---------------+-------+----------+----------------------------------------------+
; input2[15..1] ; Input ; Info     ; Stuck at GND                                 ;
; input2[0]     ; Input ; Info     ; Stuck at VCC                                 ;
+---------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX" ;
+---------------+-------+----------+--------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                          ;
+---------------+-------+----------+--------------------------------------------------+
; input2[7..0]  ; Input ; Info     ; Stuck at GND                                     ;
; input3[15..8] ; Input ; Info     ; Stuck at GND                                     ;
+---------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_ADD_MUX" ;
+---------------+-------+----------+---------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                           ;
+---------------+-------+----------+---------------------------------------------------+
; input1        ; Input ; Info     ; Stuck at GND                                      ;
; input2[15..1] ; Input ; Info     ; Stuck at GND                                      ;
; input2[0]     ; Input ; Info     ; Stuck at VCC                                      ;
; input3[15..2] ; Input ; Info     ; Stuck at GND                                      ;
; input3[1]     ; Input ; Info     ; Stuck at VCC                                      ;
; input3[0]     ; Input ; Info     ; Stuck at GND                                      ;
; input4[1..0]  ; Input ; Info     ; Stuck at VCC                                      ;
; input4[15..2] ; Input ; Info     ; Stuck at GND                                      ;
+---------------+-------+----------+---------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "REG:U_REG_INPORT1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rst  ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "REG:U_REG_INPORT0" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rst  ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 13 11:23:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Small8_MZ -c Small8_MZ
Info: Found 2 design units, including 1 entities, in source file decoder.vhd
    Info: Found design unit 1: decoder-bhv
    Info: Found entity 1: decoder
Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd
    Info: Found design unit 1: decoder7seg-BHV
    Info: Found entity 1: decoder7seg
Info: Found 2 design units, including 1 entities, in source file subtract.vhd
    Info: Found design unit 1: SUBTRACT-bhv
    Info: Found entity 1: SUBTRACT
Info: Found 2 design units, including 1 entities, in source file top_level.vhd
    Info: Found design unit 1: top_level-str
    Info: Found entity 1: top_level
Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info: Found design unit 1: MUX2x1-bhv
    Info: Found entity 1: MUX2x1
Info: Found 2 design units, including 1 entities, in source file cpu.vhd
    Info: Found design unit 1: CPU-str
    Info: Found entity 1: CPU
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-bhv
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file add.vhd
    Info: Found design unit 1: ADD-bhv
    Info: Found entity 1: ADD
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: REG-bhv
    Info: Found entity 1: REG
Info: Found 2 design units, including 1 entities, in source file alu_tb.vhd
    Info: Found design unit 1: alu_tb-TB
    Info: Found entity 1: alu_tb
Info: Found 2 design units, including 1 entities, in source file datapath_deliv3.vhd
    Info: Found design unit 1: datapath_deliv3-STR
    Info: Found entity 1: datapath_deliv3
Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info: Found design unit 1: MUX4x1-bhv
    Info: Found entity 1: MUX4x1
Info: Found 2 design units, including 1 entities, in source file alu.vhd
    Info: Found design unit 1: alu-BHV
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file tristate.vhd
    Info: Found design unit 1: tristate-BHV
    Info: Found entity 1: tristate
Info: Found 2 design units, including 1 entities, in source file small8_ram.vhd
    Info: Found design unit 1: small8_ram-SYN
    Info: Found entity 1: small8_ram
Info: Elaborating entity "top_level" for the top level hierarchy
Info: Elaborating entity "REG" for hierarchy "REG:U_REG_INPORT0"
Info: Elaborating entity "MUX2x1" for hierarchy "MUX2x1:U_INPORT_MUX2x1"
Info: Elaborating entity "tristate" for hierarchy "tristate:U_INPORT_TO_DATABUS"
Info: Elaborating entity "decoder" for hierarchy "decoder:U_DECODER_SMALL8"
Warning (10492): VHDL Process Statement warning at decoder.vhd(37): signal "input_switch_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(39): signal "input_switch_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(47): signal "read_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(51): signal "read_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at decoder.vhd(55): signal "read_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "small8_ram" for hierarchy "small8_ram:U_RAM"
Info: Elaborating entity "altsyncram" for hierarchy "small8_ram:U_RAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "small8_ram:U_RAM|altsyncram:altsyncram_component"
Info: Instantiated megafunction "small8_ram:U_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "TextCase3.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7h1.tdf
    Info: Found entity 1: altsyncram_q7h1
Info: Elaborating entity "altsyncram_q7h1" for hierarchy "small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated"
Info: Elaborating entity "CPU" for hierarchy "CPU:U_CPU"
Info: Elaborating entity "datapath_deliv3" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath"
Info: Elaborating entity "MUX4x1" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX"
Info: Elaborating entity "alu" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU"
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(20): object "temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(23): object "carry_sig" assigned a value but never read
Info: Elaborating entity "REG" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_CARRY"
Info: Elaborating entity "ADD" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_PC_ADDER"
Info: Elaborating entity "SUBTRACT" for hierarchy "CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT"
Info: Elaborating entity "controller" for hierarchy "CPU:U_CPU|controller:U_controller"
Warning (10492): VHDL Process Statement warning at controller.vhd(135): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(137): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(139): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(141): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(143): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(145): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(147): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(149): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(151): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(153): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(155): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(157): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(159): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(161): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(163): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(165): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(167): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(169): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(171): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(173): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(175): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(177): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(179): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(181): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(183): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(185): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(187): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(189): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(191): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(193): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(195): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(197): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(199): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(201): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(203): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(437): signal "status_carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(508): signal "status_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(578): signal "status_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(640): signal "status_signed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "decoder7seg" for hierarchy "decoder7seg:U_LED0"
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[6]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[5]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[4]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[3]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[2]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[1]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[0]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
    Warning: Removed fan-out from the always-disabled I/O buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT|output[7]"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[0]" to the node "REG:U_REG_OUTPORT1|output[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[6]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[5]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[4]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[3]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[2]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[1]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[0]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT|output[7]" to the node "CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR|output[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[1]" to the node "REG:U_REG_OUTPORT1|output[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[2]" to the node "REG:U_REG_OUTPORT1|output[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[3]" to the node "REG:U_REG_OUTPORT1|output[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[4]" to the node "REG:U_REG_OUTPORT1|output[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[5]" to the node "REG:U_REG_OUTPORT1|output[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[6]" to the node "REG:U_REG_OUTPORT1|output[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "tristate:U_RAM_OUTPUT|output[7]" to the node "REG:U_REG_OUTPORT1|output[7]" into an OR gate
Info: Timing-Driven Synthesis is running
Info: Implemented 744 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 28 output pins
    Info: Implemented 697 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Mon Apr 13 11:23:07 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


