SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/
SET_PREFERENCE workingdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/Administrator/Documents/firmware/OptoHybridv2/src/ip_cores/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name sfp_gtx
SET_PARAMETER protocol_file Start_from_scratch
SET_PARAMETER use_no_rx false
SET_PARAMETER rx_line_rate 3.2
SET_PARAMETER use_rx_oversampling false
SET_PARAMETER rx_divider /1
SET_PARAMETER rx_datapath_width 16
SET_PARAMETER decoding 8B/10B
SET_PARAMETER rx_reference_clock 160.00
SET_PARAMETER use_no_tx false
SET_PARAMETER tx_line_rate 3.2
SET_PARAMETER use_tx_oversampling false
SET_PARAMETER tx_divider /1
SET_PARAMETER tx_datapath_width 16
SET_PARAMETER encoding 8B/10B
SET_PARAMETER tx_reference_clock 160.00
SET_PARAMETER use_port_rxoversampleerr false
SET_PARAMETER use_port_drp false
SET_PARAMETER ppm_offset 0_(Synchronous)
SET_PARAMETER use_port_txbypass8b10b false
SET_PARAMETER use_port_txchardispmode false
SET_PARAMETER use_port_txchardispval false
SET_PARAMETER use_port_txkerr false
SET_PARAMETER use_port_txrundisp false
SET_PARAMETER use_port_rxchariscomma false
SET_PARAMETER use_port_rxcharisk true
SET_PARAMETER use_port_rxrundisp false
SET_PARAMETER advanced_clocking false
SET_PARAMETER Column Left
SET_PARAMETER use_gtx_x0_y35 false
SET_PARAMETER tx_refclk_x0_y35 use_rx_pll
SET_PARAMETER rx_refclk_x0_y35 REFCLK1_Q8
SET_PARAMETER use_gtx_x0_y34 false
SET_PARAMETER tx_refclk_x0_y34 use_rx_pll
SET_PARAMETER rx_refclk_x0_y34 REFCLK1_Q8
SET_PARAMETER use_gtx_x0_y33 false
SET_PARAMETER tx_refclk_x0_y33 use_rx_pll
SET_PARAMETER rx_refclk_x0_y33 REFCLK1_Q8
SET_PARAMETER use_gtx_x0_y32 false
SET_PARAMETER tx_refclk_x0_y32 use_rx_pll
SET_PARAMETER rx_refclk_x0_y32 REFCLK1_Q8
SET_PARAMETER use_gtx_x0_y31 false
SET_PARAMETER tx_refclk_x0_y31 use_rx_pll
SET_PARAMETER rx_refclk_x0_y31 REFCLK1_Q7
SET_PARAMETER use_gtx_x0_y30 false
SET_PARAMETER tx_refclk_x0_y30 use_rx_pll
SET_PARAMETER rx_refclk_x0_y30 REFCLK1_Q7
SET_PARAMETER use_gtx_x0_y29 false
SET_PARAMETER tx_refclk_x0_y29 use_rx_pll
SET_PARAMETER rx_refclk_x0_y29 REFCLK1_Q7
SET_PARAMETER use_gtx_x0_y28 false
SET_PARAMETER tx_refclk_x0_y28 use_rx_pll
SET_PARAMETER rx_refclk_x0_y28 REFCLK1_Q7
SET_PARAMETER use_gtx_x0_y27 false
SET_PARAMETER tx_refclk_x0_y27 use_rx_pll
SET_PARAMETER rx_refclk_x0_y27 REFCLK1_Q6
SET_PARAMETER use_gtx_x0_y26 false
SET_PARAMETER tx_refclk_x0_y26 use_rx_pll
SET_PARAMETER rx_refclk_x0_y26 REFCLK1_Q6
SET_PARAMETER use_gtx_x0_y25 false
SET_PARAMETER tx_refclk_x0_y25 use_rx_pll
SET_PARAMETER rx_refclk_x0_y25 REFCLK1_Q6
SET_PARAMETER use_gtx_x0_y24 false
SET_PARAMETER tx_refclk_x0_y24 use_rx_pll
SET_PARAMETER rx_refclk_x0_y24 REFCLK1_Q6
SET_PARAMETER use_gtx_x0_y23 false
SET_PARAMETER tx_refclk_x0_y23 use_rx_pll
SET_PARAMETER rx_refclk_x0_y23 REFCLK1_Q5
SET_PARAMETER use_gtx_x0_y22 false
SET_PARAMETER tx_refclk_x0_y22 use_rx_pll
SET_PARAMETER rx_refclk_x0_y22 REFCLK1_Q5
SET_PARAMETER use_gtx_x0_y21 false
SET_PARAMETER tx_refclk_x0_y21 use_rx_pll
SET_PARAMETER rx_refclk_x0_y21 REFCLK1_Q5
SET_PARAMETER use_gtx_x0_y20 false
SET_PARAMETER tx_refclk_x0_y20 use_rx_pll
SET_PARAMETER rx_refclk_x0_y20 REFCLK1_Q5
SET_PARAMETER use_gtx_x0_y19 false
SET_PARAMETER tx_refclk_x0_y19 use_rx_pll
SET_PARAMETER rx_refclk_x0_y19 REFCLK1_Q4
SET_PARAMETER use_gtx_x0_y18 false
SET_PARAMETER tx_refclk_x0_y18 use_rx_pll
SET_PARAMETER rx_refclk_x0_y18 REFCLK1_Q4
SET_PARAMETER use_gtx_x0_y17 false
SET_PARAMETER tx_refclk_x0_y17 use_rx_pll
SET_PARAMETER rx_refclk_x0_y17 REFCLK1_Q4
SET_PARAMETER use_gtx_x0_y16 false
SET_PARAMETER tx_refclk_x0_y16 use_rx_pll
SET_PARAMETER rx_refclk_x0_y16 REFCLK1_Q4
SET_PARAMETER use_gtx_x0_y15 false
SET_PARAMETER tx_refclk_x0_y15 use_rx_pll
SET_PARAMETER rx_refclk_x0_y15 REFCLK1_Q3
SET_PARAMETER use_gtx_x0_y14 false
SET_PARAMETER tx_refclk_x0_y14 use_rx_pll
SET_PARAMETER rx_refclk_x0_y14 REFCLK1_Q3
SET_PARAMETER use_gtx_x0_y13 false
SET_PARAMETER tx_refclk_x0_y13 use_rx_pll
SET_PARAMETER rx_refclk_x0_y13 REFCLK1_Q3
SET_PARAMETER use_gtx_x0_y12 false
SET_PARAMETER tx_refclk_x0_y12 use_rx_pll
SET_PARAMETER rx_refclk_x0_y12 REFCLK1_Q3
SET_PARAMETER use_gtx_x0_y11 false
SET_PARAMETER tx_refclk_x0_y11 use_rx_pll
SET_PARAMETER rx_refclk_x0_y11 REFCLK1_Q2
SET_PARAMETER use_gtx_x0_y10 false
SET_PARAMETER tx_refclk_x0_y10 use_rx_pll
SET_PARAMETER rx_refclk_x0_y10 REFCLK1_Q2
SET_PARAMETER use_gtx_x0_y9 false
SET_PARAMETER tx_refclk_x0_y9 use_rx_pll
SET_PARAMETER rx_refclk_x0_y9 REFCLK1_Q2
SET_PARAMETER use_gtx_x0_y8 false
SET_PARAMETER tx_refclk_x0_y8 use_rx_pll
SET_PARAMETER rx_refclk_x0_y8 REFCLK1_Q2
SET_PARAMETER use_gtx_x0_y7 false
SET_PARAMETER tx_refclk_x0_y7 use_rx_pll
SET_PARAMETER rx_refclk_x0_y7 REFCLK1_Q1
SET_PARAMETER use_gtx_x0_y6 false
SET_PARAMETER tx_refclk_x0_y6 use_rx_pll
SET_PARAMETER rx_refclk_x0_y6 REFCLK1_Q1
SET_PARAMETER use_gtx_x0_y5 false
SET_PARAMETER tx_refclk_x0_y5 use_rx_pll
SET_PARAMETER rx_refclk_x0_y5 REFCLK1_Q1
SET_PARAMETER use_gtx_x0_y4 false
SET_PARAMETER tx_refclk_x0_y4 use_rx_pll
SET_PARAMETER rx_refclk_x0_y4 REFCLK1_Q1
SET_PARAMETER use_gtx_x0_y3 false
SET_PARAMETER tx_refclk_x0_y3 use_rx_pll
SET_PARAMETER rx_refclk_x0_y3 REFCLK1_Q0
SET_PARAMETER use_gtx_x0_y2 false
SET_PARAMETER tx_refclk_x0_y2 use_rx_pll
SET_PARAMETER rx_refclk_x0_y2 REFCLK1_Q0
SET_PARAMETER use_gtx_x0_y1 true
SET_PARAMETER tx_refclk_x0_y1 use_rx_pll
SET_PARAMETER rx_refclk_x0_y1 REFCLK0_Q0
SET_PARAMETER use_gtx_x0_y0 true
SET_PARAMETER tx_refclk_x0_y0 use_rx_pll
SET_PARAMETER rx_refclk_x0_y0 REFCLK0_Q0
SET_PARAMETER use_txbuffer false
SET_PARAMETER use_rxbuffer true
SET_PARAMETER txusrclk_source TXOUTCLK
SET_PARAMETER use_external_txusrclk false
SET_PARAMETER use_txpllrefclk true
SET_PARAMETER rxusrclk_source RXRECCLK
SET_PARAMETER use_external_rxusrclk false
SET_PARAMETER use_rxpllrefclk false
SET_PARAMETER use_port_txoutclk true
SET_PARAMETER use_port_txreset true
SET_PARAMETER use_port_txbufstatus false
SET_PARAMETER use_port_txrate false
SET_PARAMETER use_port_gtxtest false
SET_PARAMETER use_port_rxrate false
SET_PARAMETER use_port_rxreset true
SET_PARAMETER use_port_rxrecclk true
SET_PARAMETER use_port_rxbufstatus false
SET_PARAMETER use_port_rxbufreset false
SET_PARAMETER use_comma_detect true
SET_PARAMETER dec_valid_comma_only false
SET_PARAMETER comma_preset K28.5
SET_PARAMETER plus_comma 0101111100
SET_PARAMETER minus_comma 1010000011
SET_PARAMETER comma_mask 1111111111
SET_PARAMETER comma_double false
SET_PARAMETER comma_alignment Even_Byte_Boundaries
SET_PARAMETER use_port_enpcommaalign false
SET_PARAMETER use_port_enmcommaalign false
SET_PARAMETER use_port_rxslide true
SET_PARAMETER use_port_rxbyteisaligned false
SET_PARAMETER use_port_rxbyterealign false
SET_PARAMETER use_port_rxcommadet false
SET_PARAMETER preemphasis_level 0000
SET_PARAMETER driver_swing 0000
SET_PARAMETER wideband_highpass_mix 000
SET_PARAMETER enable_dfe false
SET_PARAMETER dfe_mode Fixed_tap_mode
SET_PARAMETER disable_ac_coupling true
SET_PARAMETER rx_termination_voltage MGTAVTT
SET_PARAMETER postemphasis_level 00000
SET_PARAMETER use_port_txpolarity false
SET_PARAMETER use_port_txinhibit false
SET_PARAMETER use_port_rxpolarity false
SET_PARAMETER use_port_rxcdrreset false
SET_PARAMETER Sync_App true
SET_PARAMETER pci_express_mode false
SET_PARAMETER com_burst_val 15
SET_PARAMETER sata_burst_val 4
SET_PARAMETER sata_idle_val 4
SET_PARAMETER trans_time_to_p2 100
SET_PARAMETER trans_time_from_p2 60
SET_PARAMETER trans_time_non_p2 25
SET_PARAMETER use_port_loopback false
SET_PARAMETER use_port_rxpowerdown false
SET_PARAMETER use_port_rxstatus false
SET_PARAMETER use_port_rxvalid false
SET_PARAMETER use_port_cominitdet false
SET_PARAMETER use_port_comsasdet false
SET_PARAMETER use_port_comwakedet false
SET_PARAMETER use_port_txcominit false
SET_PARAMETER use_port_txcomsas false
SET_PARAMETER use_port_txcomwake false
SET_PARAMETER use_port_comfinish false
SET_PARAMETER use_port_txpowerdown false
SET_PARAMETER use_port_txdetectrx false
SET_PARAMETER use_port_txelecidle false
SET_PARAMETER use_port_phystatus false
SET_PARAMETER use_rx_oob false
SET_PARAMETER rx_oob_threshold 011
SET_PARAMETER use_prbs_detector false
SET_PARAMETER use_port_txenprbstst false
SET_PARAMETER use_port_txprbsforceerr false
SET_PARAMETER use_rxprbserr_loopback false
SET_PARAMETER use_port_rxlossofsync true
SET_PARAMETER rxlossofsyncport false
SET_PARAMETER errors_to_lose_sync 128
SET_PARAMETER bytes_to_reduce_error 8
SET_PARAMETER use_cb false
SET_PARAMETER cb_sequence_length 1
SET_PARAMETER cb_sequence_1_max_skew 1
SET_PARAMETER use_two_cb_sequences false
SET_PARAMETER cb_sequence_2_max_skew 1
SET_PARAMETER cb_seq_1_1_mask true
SET_PARAMETER cb_seq_1_1 00000000
SET_PARAMETER cb_seq_1_1_k false
SET_PARAMETER cb_seq_1_1_disp false
SET_PARAMETER cb_seq_1_2_mask true
SET_PARAMETER cb_seq_1_2 00000000
SET_PARAMETER cb_seq_1_2_k false
SET_PARAMETER cb_seq_1_2_disp false
SET_PARAMETER cb_seq_1_3_mask true
SET_PARAMETER cb_seq_1_3 00000000
SET_PARAMETER cb_seq_1_3_k false
SET_PARAMETER cb_seq_1_3_disp false
SET_PARAMETER cb_seq_1_4_mask true
SET_PARAMETER cb_seq_1_4 00000000
SET_PARAMETER cb_seq_1_4_k false
SET_PARAMETER cb_seq_1_4_disp false
SET_PARAMETER cb_seq_2_1_mask true
SET_PARAMETER cb_seq_2_1 00000000
SET_PARAMETER cb_seq_2_1_k false
SET_PARAMETER cb_seq_2_1_disp false
SET_PARAMETER cb_seq_2_2_mask true
SET_PARAMETER cb_seq_2_2 00000000
SET_PARAMETER cb_seq_2_2_k false
SET_PARAMETER cb_seq_2_2_disp false
SET_PARAMETER cb_seq_2_3_mask true
SET_PARAMETER cb_seq_2_3 00000000
SET_PARAMETER cb_seq_2_3_k false
SET_PARAMETER cb_seq_2_3_disp false
SET_PARAMETER cb_seq_2_4_mask true
SET_PARAMETER cb_seq_2_4 00000000
SET_PARAMETER cb_seq_2_4_k false
SET_PARAMETER cb_seq_2_4_disp false
SET_PARAMETER use_cc false
SET_PARAMETER cc_sequence_length 1
SET_PARAMETER fifo_upper_bounds 16
SET_PARAMETER fifo_lower_bounds 14
SET_PARAMETER use_two_cc_sequences false
SET_PARAMETER cc_seq_1_1_mask true
SET_PARAMETER cc_seq_1_1 00000000
SET_PARAMETER cc_seq_1_1_k true
SET_PARAMETER cc_seq_1_1_disp false
SET_PARAMETER cc_seq_1_2_mask true
SET_PARAMETER cc_seq_1_2 00000000
SET_PARAMETER cc_seq_1_2_k true
SET_PARAMETER cc_seq_1_2_disp false
SET_PARAMETER cc_seq_1_3_mask true
SET_PARAMETER cc_seq_1_3 00000000
SET_PARAMETER cc_seq_1_3_k true
SET_PARAMETER cc_seq_1_3_disp false
SET_PARAMETER cc_seq_1_4_mask true
SET_PARAMETER cc_seq_1_4 00000000
SET_PARAMETER cc_seq_1_4_k true
SET_PARAMETER cc_seq_1_4_disp false
SET_PARAMETER cc_seq_2_1_mask true
SET_PARAMETER cc_seq_2_1 00000000
SET_PARAMETER cc_seq_2_1_k true
SET_PARAMETER cc_seq_2_1_disp false
SET_PARAMETER cc_seq_2_2_mask true
SET_PARAMETER cc_seq_2_2 00000000
SET_PARAMETER cc_seq_2_2_k true
SET_PARAMETER cc_seq_2_2_disp false
SET_PARAMETER cc_seq_2_3_mask true
SET_PARAMETER cc_seq_2_3 00000000
SET_PARAMETER cc_seq_2_3_k true
SET_PARAMETER cc_seq_2_3_disp false
SET_PARAMETER cc_seq_2_4_mask true
SET_PARAMETER cc_seq_2_4 00000000
SET_PARAMETER cc_seq_2_4_k true
SET_PARAMETER cc_seq_2_4_disp false
SET_PARAMETER refclk_ac_coupling_x0_y23 false
SET_PARAMETER refclk_ac_coupling_x0_y22 false
SET_PARAMETER refclk_ac_coupling_x0_y21 false
SET_PARAMETER refclk_ac_coupling_x0_y20 false
SET_PARAMETER refclk_ac_coupling_x0_y19 false
SET_PARAMETER refclk_ac_coupling_x0_y18 false
SET_PARAMETER refclk_ac_coupling_x0_y17 false
SET_PARAMETER refclk_ac_coupling_x0_y16 false
SET_PARAMETER refclk_ac_coupling_x0_y15 false
SET_PARAMETER refclk_ac_coupling_x0_y14 false
SET_PARAMETER refclk_ac_coupling_x0_y13 false
SET_PARAMETER refclk_ac_coupling_x0_y12 false
SET_PARAMETER refclk_ac_coupling_x0_y11 false
SET_PARAMETER refclk_ac_coupling_x0_y10 false
SET_PARAMETER refclk_ac_coupling_x0_y9 false
SET_PARAMETER refclk_ac_coupling_x0_y8 false
SET_PARAMETER refclk_ac_coupling_x0_y7 false
SET_PARAMETER refclk_ac_coupling_x0_y6 false
SET_PARAMETER refclk_ac_coupling_x0_y5 false
SET_PARAMETER refclk_ac_coupling_x0_y4 false
SET_PARAMETER refclk_ac_coupling_x0_y3 false
SET_PARAMETER refclk_ac_coupling_x0_y2 false
SET_PARAMETER refclk_ac_coupling_x0_y1 false
SET_PARAMETER refclk_ac_coupling_x0_y0 false
SET_PARAMETER txoutclk_source AUTO
SET_PARAMETER rxrecclk_source AUTO
SET_PARAMETER dec_mcomma_detect false
SET_PARAMETER dec_pcomma_detect false
SET_PARAMETER mcomma_detect true
SET_PARAMETER pcomma_detect true
SET_PARAMETER use_rx_eq false
SET_PARAMETER use_turbo_mode false
SET_PARAMETER highpass_pole_location Use_RXEQPOLE_Port
SET_PARAMETER use_resistor_cal_circuit false
SET_PARAMETER second_order_cdr_loop false
SET_PARAMETER oob_clk_divider 0000000
SET_PARAMETER pll_sata false
SET_PARAMETER rx_decode_seq_match true
SET_PARAMETER rx_slide_mode PCS
SET_PARAMETER termination_ctrl 00000
SET_PARAMETER termination_imp 50
SET_PARAMETER termination_ovrd false
SET_PARAMETER txrx_invert 00011
SET_PARAMETER use_port_plllkdet true
SET_PARAMETER use_port_plllkdeten true
SET_PARAMETER use_port_pllpowerdown false
SET_PARAMETER use_port_refclkpowerdown false
SET_PARAMETER cdr_ph_adj_time 10100
SET_PARAMETER rx_en_idle_reset_fr false
SET_PARAMETER rx_en_idle_hold_cdr false
SET_PARAMETER rx_en_idle_reset_ph false
SET_PARAMETER rx_en_idle_hold_dfe true
SET_PARAMETER en_idle_reset_buf false
SET_PARAMETER rx_idle_hi_cnt 1000
SET_PARAMETER rx_idle_lo_cnt 0000
SET_PARAMETER rxrundisp_indicates_cc false
SET_PARAMETER max_cb_level 7
SET_PARAMETER cc_keep_one_idle false
SET_PARAMETER clk_cor_precedence CC
SET_PARAMETER clk_cor_repeat_wait 0
SET_PARAMETER txpll_sata 00
SET_PARAMETER tx_en_rate_reset_buf true
SET_PARAMETER tx_drive_mode DIRECT
SET_PARAMETER show_realign_comma true
SET_PARAMETER rx_en_mode_reset_buf true
SET_PARAMETER rx_en_rate_reset_buf true
SET_PARAMETER rx_en_realign_reset_buf false
SET_PARAMETER rx_fifo_addr_mode FULL
SET_PARAMETER chan_bond_seq_2_cfg 00000
SET_PARAMETER sas_max_comsas 52
SET_PARAMETER sas_min_comsas 40
SET_PARAMETER trans_time_rate FF
SET_PARAMETER chan_bond_keep_align false
SET_PARAMETER tx_tdcc_cfg 11
SET_PARAMETER tx_idle_assert_delay 100
SET_PARAMETER tx_idle_deassert_delay 010
SET_SIM_PARAMETER component_name sfp_gtx
SET_CORE_NAME Virtex-6 FPGA GTX Transceiver Wizard
SET_CORE_VERSION 1.12
SET_CORE_VLNV xilinx.com:ip:v6_gtxwizard:1.12
SET_CORE_CLASS com.xilinx.ip.v6_gtxwizard_v1_12.v6_gtxwizard_v1_12
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/v6_gtxwizard_v1_12
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/v6_gtxwizard_v1_12/gui/v6_gtxwizard_v1_12.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\ug516_v6_gtxwizard.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\ug516_v6_gtxwizard.pdf><ug516_v6_gtxwizard.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\v6_gtxwizard_v1_12\doc\v6_gtxwizard_v1_12_vinfo.html><v6_gtxwizard_v1_12_vinfo.html>
