Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: Beta_MEM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Beta_MEM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Beta_MEM"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : Beta_MEM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\REGFILE.v" into library work
Parsing module <REGFILE>.
Parsing module <DRAM32x32>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MUX.v" into library work
Parsing module <WDSEL_MUX>.
Parsing module <MUX2_1>.
Parsing module <cmpZero>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\Beta_CTL.v" into library work
Parsing verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\/Beta_Opcode.vh" included at line 2.
Parsing module <CTL>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\Beata_ALU.v" into library work
Parsing verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\/Beta_Opcode.vh" included at line 2.
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_INST.v" into library work
Parsing module <MEM_INS>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_DATA.v" into library work
Parsing module <MEM_DATA>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\BETA_top.v" into library work
Parsing module <Beta_TOP>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\BETA.v" into library work
Parsing module <Beta_MEM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Beta_MEM>.

Elaborating module <Beta_TOP>.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\PC.v" Line 17: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <REGFILE>.

Elaborating module <DRAM32x32>.
Reading initialization file \"reg_bank_init.txt\".

Elaborating module <CTL>.

Elaborating module <WDSEL_MUX>.

Elaborating module <ALU>.

Elaborating module <MUX2_1>.

Elaborating module <cmpZero>.

Elaborating module <MEM_INS>.
Reading initialization file \"output.txt\".
WARNING:HDLCompiler:1670 - "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_INST.v" Line 6: Signal <MEM> in initial block is partially initialized.

Elaborating module <MEM_DATA>.
Reading initialization file \"output.txt\".
WARNING:HDLCompiler:1670 - "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_DATA.v" Line 26: Signal <MEM> in initial block is partially initialized.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Beta_MEM>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\BETA.v".
    Summary:
	no macro.
Unit <Beta_MEM> synthesized.

Synthesizing Unit <Beta_TOP>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\BETA_top.v".
    Found 32-bit adder for signal <branch_addr> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <Beta_TOP> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\PC.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <n0021> created at line 17.
    Found 31-bit adder for signal <branch_addr<30:0>> created at line 21.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <REGFILE>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\REGFILE.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <REGFILE> synthesized.

Synthesizing Unit <DRAM32x32>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\REGFILE.v".
    Found 32x32-bit dual-port RAM <Mram_reg_file> for signal <reg_file>.
    Summary:
	inferred   1 RAM(s).
Unit <DRAM32x32> synthesized.

Synthesizing Unit <CTL>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\Beta_CTL.v".
    Summary:
	inferred   6 Multiplexer(s).
Unit <CTL> synthesized.

Synthesizing Unit <WDSEL_MUX>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MUX.v".
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[31]_Mux_1_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[30]_Mux_3_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[29]_Mux_5_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[28]_Mux_7_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[27]_Mux_9_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[26]_Mux_11_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[25]_Mux_13_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[24]_Mux_15_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[23]_Mux_17_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[22]_Mux_19_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[21]_Mux_21_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[20]_Mux_23_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[19]_Mux_25_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[18]_Mux_27_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[17]_Mux_29_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[16]_Mux_31_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[15]_Mux_33_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[14]_Mux_35_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[13]_Mux_37_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[12]_Mux_39_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[11]_Mux_41_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[10]_Mux_43_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[9]_Mux_45_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[8]_Mux_47_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[7]_Mux_49_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[6]_Mux_51_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[5]_Mux_53_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[4]_Mux_55_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[3]_Mux_57_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[2]_Mux_59_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[1]_Mux_61_o> created at line 8.
    Found 1-bit 3-to-1 multiplexer for signal <WDSEL[1]_WD_in[0]_Mux_63_o> created at line 8.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <WD_in<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  32 Multiplexer(s).
Unit <WDSEL_MUX> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\Beata_ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_2_OUT> created at line 16.
    Found 32-bit adder for signal <A[31]_B[31]_add_0_OUT> created at line 15.
    Found 32-bit shifter logical left for signal <A[31]_B[4]_shift_left_5_OUT> created at line 21
    Found 32-bit shifter logical right for signal <A[31]_B[4]_shift_right_6_OUT> created at line 22
    Found 32x32-bit multiplier for signal <n0078> created at line 27.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Y<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <A[31]_B[31]_equal_9_o> created at line 24
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_11_o> created at line 25
    Found 32-bit comparator lessequal for signal <n0011> created at line 26
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   3 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_42_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_42_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_42_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_42_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_42_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_42_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_42_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_42_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_42_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_42_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_42_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_42_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_42_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_42_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_42_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_42_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_42_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_42_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_42_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_42_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_42_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_42_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_42_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_42_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_42_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_42_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_42_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_42_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_42_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_42_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_42_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_42_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <MUX2_1>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MUX.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2_1> synthesized.

Synthesizing Unit <cmpZero>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MUX.v".
    Summary:
	no macro.
Unit <cmpZero> synthesized.

Synthesizing Unit <MEM_INS>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_INST.v".
WARNING:Xst:647 - Input <adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'MEM', unconnected in block 'MEM_INS', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <MEM>, simulation mismatch.
    Found 2049x32-bit single-port Read Only RAM <Mram_MEM> for signal <MEM>.
    Summary:
	inferred   1 RAM(s).
Unit <MEM_INS> synthesized.

Synthesizing Unit <MEM_DATA>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\EPD2\V3.1\BETA_PROCESSOR_V2\Verilog\MEM_DATA.v".
WARNING:Xst:647 - Input <Adr<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <MEM>, simulation mismatch.
    Found 1025x32-bit single-port RAM <Mram_MEM> for signal <MEM>.
    Found 32-bit register for signal <RD>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <MEM_DATA> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1025x32-bit single-port RAM                           : 1
 2049x32-bit single-port Read Only RAM                 : 1
 32x32-bit dual-port RAM                               : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 69
 31-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 2
 55-bit adder                                          : 2
 56-bit adder                                          : 2
 57-bit adder                                          : 2
 58-bit adder                                          : 2
 59-bit adder                                          : 2
 60-bit adder                                          : 2
 61-bit adder                                          : 2
 62-bit adder                                          : 2
 63-bit adder                                          : 2
 64-bit adder                                          : 2
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 64
 1-bit latch                                           : 64
# Comparators                                          : 36
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1037
 1-bit 2-to-1 multiplexer                              : 996
 1-bit 3-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DRAM32x32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_reg_file> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DRAM32x32> synthesized (advanced).

Synthesizing (advanced) Unit <MEM_DATA>.
INFO:Xst:3226 - The RAM <Mram_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <RD>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <Wr>            | high     |
    |     addrA          | connected to signal <Adr>           |          |
    |     diA            | connected to signal <WD>            |          |
    |     doA            | connected to signal <RD>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MEM_DATA> synthesized (advanced).

Synthesizing (advanced) Unit <MEM_INS>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_MEM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2049-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MEM_INS> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1025x32-bit single-port block RAM                     : 1
 2049x32-bit single-port distributed Read Only RAM     : 1
 32x32-bit dual-port distributed RAM                   : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 37
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 32
 32-bit subtractor                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 36
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1037
 1-bit 2-to-1 multiplexer                              : 996
 1-bit 3-to-1 multiplexer                              : 32
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00783> of sequential type is unconnected in block <ALU>.

Optimizing unit <Beta_MEM> ...

Optimizing unit <Beta_TOP> ...

Optimizing unit <WDSEL_MUX> ...

Optimizing unit <PC> ...

Optimizing unit <REGFILE> ...

Optimizing unit <CTL> ...

Optimizing unit <ALU> ...

Optimizing unit <div_32u_32u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Beta_MEM, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Beta_MEM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4184
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 28
#      LUT2                        : 71
#      LUT3                        : 284
#      LUT4                        : 909
#      LUT5                        : 522
#      LUT6                        : 720
#      MUXCY                       : 1011
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 633
# FlipFlops/Latches                : 96
#      FDR                         : 31
#      FDS                         : 1
#      LD                          : 64
# RAMS                             : 18
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 2
#      OBUF                        : 65
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  54576     0%  
 Number of Slice LUTs:                 2583  out of  27288     9%  
    Number used as Logic:              2535  out of  27288     9%  
    Number used as Memory:               48  out of   6408     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2583
   Number with an unused Flip Flop:    2487  out of   2583    96%  
   Number with an unused LUT:             0  out of   2583     0%  
   Number of fully used LUT-FF pairs:    96  out of   2583     3%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    316    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    116     3%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      3  out of     58     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)            | Load  |
-----------------------------------------------------------------------+----------------------------------+-------+
core/MUX/WDSEL[1]_GND_9_o_Mux_4_o(core/MUX/WDSEL[1]_GND_9_o_Mux_4_o1:O)| BUFG(*)(core/MUX/WD_in_0)        | 32    |
clk                                                                    | BUFGP                            | 50    |
core/ArathLogicUnit/_n0086(core/ArathLogicUnit/out2:O)                 | BUFG(*)(core/ArathLogicUnit/Y_31)| 32    |
-----------------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.420ns (Maximum Frequency: 106.155MHz)
   Minimum input arrival time before clock: 5.939ns
   Maximum output required time after clock: 11.691ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.420ns (frequency: 106.155MHz)
  Total number of paths / destination ports: 76987 / 184
-------------------------------------------------------------------------
Delay:               9.420ns (Levels of Logic = 6)
  Source:            core/ProgramCounter/PC_10 (FF)
  Destination:       MEM_D/Mram_MEM4 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: core/ProgramCounter/PC_10 to MEM_D/Mram_MEM4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.457  core/ProgramCounter/PC_10 (core/ProgramCounter/PC_10)
     LUT6:I0->O            1   0.203   0.580  MEM_I/Mram_MEM1511_SW0 (N01)
     LUT6:I5->O          136   0.205   1.972  MEM_I/Mram_MEM1511 (D<10>)
     LUT4:I3->O            1   0.205   0.580  core/ControlLogic/Mmux_MWR121_SW1 (N42)
     LUT6:I5->O           17   0.205   1.027  core/RF/Mmux_rb_i21 (core/RF/rb_i<1>)
     RAM32X1D:DPRA1->DPO    8   0.205   0.803  core/RF/B_DIST/Mram_reg_file62 (core/RF/rd2_i<31>)
     LUT4:I3->O           17   0.205   1.027  core/RF/Mmux_RBDATA251 (WD_31_OBUF)
     RAMB16BWER:DIA7           0.300          MEM_D/Mram_MEM4
    ----------------------------------------
    Total                      9.420ns (1.975ns logic, 7.445ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'core/MUX/WDSEL[1]_GND_9_o_Mux_4_o'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              5.939ns (Levels of Logic = 4)
  Source:            IRQ (PAD)
  Destination:       core/MUX/WD_in_0 (LATCH)
  Destination Clock: core/MUX/WDSEL[1]_GND_9_o_Mux_4_o falling

  Data Path: IRQ to core/MUX/WD_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.555  IRQ_IBUF (IRQ_IBUF)
     LUT2:I1->O            2   0.205   0.864  core/ControlLogic/Mmux_WDSEL2_SW0 (N2)
     LUT6:I2->O           33   0.203   1.650  core/ControlLogic/Mmux_WDSEL2 (core/WDSEL<1>)
     LUT5:I0->O            1   0.203   0.000  core/MUX/Mmux_WDSEL[1]_WD_in[0]_Mux_63_o11 (core/MUX/WDSEL[1]_WD_in[0]_Mux_63_o)
     LD:D                      0.037          core/MUX/WD_in_0
    ----------------------------------------
    Total                      5.939ns (1.870ns logic, 4.069ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 232 / 164
-------------------------------------------------------------------------
Offset:              5.065ns (Levels of Logic = 3)
  Source:            IRQ (PAD)
  Destination:       core/RF/B_DIST/Mram_reg_file62 (RAM)
  Destination Clock: clk rising

  Data Path: IRQ to core/RF/B_DIST/Mram_reg_file62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            51   1.222   1.555  IRQ_IBUF (IRQ_IBUF)
     LUT2:I1->O            2   0.205   0.617  core/ControlLogic/Mmux_WDSEL2_SW0 (N2)
     LUT6:I5->O           14   0.205   0.957  core/ControlLogic/Mmux_WERF1 (core/WERF)
     RAM32M:WE                 0.304          core/RF/A_DIST/Mram_reg_file1
    ----------------------------------------
    Total                      5.065ns (1.936ns logic, 3.129ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7967 / 65
-------------------------------------------------------------------------
Offset:              11.691ns (Levels of Logic = 7)
  Source:            core/ProgramCounter/PC_10 (FF)
  Destination:       WD<31> (PAD)
  Source Clock:      clk rising

  Data Path: core/ProgramCounter/PC_10 to WD<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.457  core/ProgramCounter/PC_10 (core/ProgramCounter/PC_10)
     LUT6:I0->O            1   0.203   0.580  MEM_I/Mram_MEM1511_SW0 (N01)
     LUT6:I5->O          136   0.205   1.972  MEM_I/Mram_MEM1511 (D<10>)
     LUT4:I3->O            1   0.205   0.580  core/ControlLogic/Mmux_MWR121_SW1 (N42)
     LUT6:I5->O           17   0.205   1.027  core/RF/Mmux_rb_i21 (core/RF/rb_i<1>)
     RAM32X1D:DPRA1->DPO    8   0.205   0.803  core/RF/B_DIST/Mram_reg_file62 (core/RF/rd2_i<31>)
     LUT4:I3->O           17   0.205   1.027  core/RF/Mmux_RBDATA251 (WD_31_OBUF)
     OBUF:I->O                 2.571          WD_31_OBUF (WD<31>)
    ----------------------------------------
    Total                     11.691ns (4.246ns logic, 7.445ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |    9.420|         |         |         |
core/ArathLogicUnit/_n0086       |         |    1.562|         |         |
core/MUX/WDSEL[1]_GND_9_o_Mux_4_o|         |    1.417|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock core/ArathLogicUnit/_n0086
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |  128.687|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock core/MUX/WDSEL[1]_GND_9_o_Mux_4_o
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |         |         |    7.599|         |
core/ArathLogicUnit/_n0086|         |         |    1.557|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.57 secs
 
--> 

Total memory usage is 4575732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    3 (   0 filtered)

