Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  maxv
Quartus root          :  d:/eda/digitalcircuit/quartus/quartus/bin64/
Quartus sim root      :  d:/eda/digitalcircuit/quartus/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  one_bitadder.vo
Sim SDF file          :  one_bitadder__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/eda/digitalcircuit/quartus/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File one_bitadder_run_msim_gate_verilog.do already exists - backing up current file as one_bitadder_run_msim_gate_verilog.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do one_bitadder_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {one_bitadder.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 00:28:47 on May 04,2021
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." one_bitadder.vo 
ModelSim-Altera Info: # -- Compiling module one_bitadder
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	one_bitadder
ModelSim-Altera Info: # End time: 00:28:47 on May 04,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim {D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 00:28:47 on May 04,2021
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim" D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt 
ModelSim-Altera Info: # -- Compiling module one_bitadder_vlg_tst
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	one_bitadder_vlg_tst
ModelSim-Altera Info: # End time: 00:28:47 on May 04,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs="+acc"  one_bitadder_vlg_tst
ModelSim-Altera Info: # vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs=""+acc"" one_bitadder_vlg_tst 
ModelSim-Altera Info: # Start time: 00:28:47 on May 04,2021
ModelSim-Altera Info: # Loading work.one_bitadder_vlg_tst
ModelSim-Altera Info: # Loading work.one_bitadder
ModelSim-Altera Info: # Loading maxv_ver.maxv_io
ModelSim-Altera Info: # Loading maxv_ver.maxv_lcell
ModelSim-Altera Info: # Loading maxv_ver.maxv_asynch_lcell
ModelSim-Altera Info: # Loading maxv_ver.maxv_lcell_register
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # ** Note: $stop    : D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt(59)
ModelSim-Altera Info: #    Time: 300 ns  Iteration: 0  Instance: /one_bitadder_vlg_tst
ModelSim-Altera Info: # Break in Module one_bitadder_vlg_tst at D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt line 59
ModelSim-Altera Info: # End time: 00:30:21 on May 04,2021, Elapsed time: 0:01:34
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
