# All possible gates using a MUX

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/ALL%20POSSIBLE%20GATES.png)
<br>
<p align="center">
  <img src="https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/vivado%20schematic.png" alt="Perceptron" width="400"/>
</p>


### Note:- use demorgans law and reduce for NAND and NOR

# AND

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/AND_MUX.png)|

# OR

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/or_NOT.png)

# NOT 

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/NOT_MUX.png)

# Full Adder using 4x1 Mux

The sum and the carry outputs are generated by using 4x1 MUX. Inputs A and B are taken as the select lines. Cin is taken as the input.`

![image](https://github.com/Jerin-Shaibu/Digital-System-Prototyping-using-FPGAs-Intern/assets/151813972/f9ba5734-3fd3-4ae5-aa01-137306ee81fc)

![image](https://github.com/Jerin-Shaibu/Digital-System-Prototyping-using-FPGAs-Intern/assets/151813972/59e381e6-99f2-45ae-9a03-873e070c9822)



## actual codes
`````````````````
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08.07.2024 12:05:58
// Design Name: 
// Module Name: FA_4x1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module FA_4x1(
input I0,
input I1,
input I2,
input I3,
input S0,S1,
output reg Y);// the select lines should be forced with a,b.
always@(I0 or I1 or I2 or I3 or S0 or S1)begin
    case({S0,S1})  
     2'b00: Y <= I0;
     2'b01: Y <= I1;
     2'b10: Y <= I2;
     2'b11: Y <= I3; // [3:0]
    endcase
end
endmodule

`````````````````
## testbench
`````````````````
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08.07.2024 12:18:36
// Design Name: 
// Module Name: Tb_FA_4x1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Tb_FA_4x1;
reg a;
reg b;
reg Cin;
wire Y_sum;
wire Cin_b;
wire Y_carry;


//instatntiation for sum generation using MUX
FA_4x1 sum1(.I0(Cin),.I1(Cin_b),.I2(Cin_b),.I3(Cin),.S0(a),.S1(b),.Y(Y_sum));
assign Cin_b = ~Cin;
//instantiation for carry generation  using MUX
FA_4x1 carry1(.I0(1'b0),.I1(Cin),.I2(Cin),.I3(1'b1),.S0(a),.S1(b),.Y(Y_carry));

//////Instatntiation ends here//////////

//testcase//
 
initial begin
    a=0;
    b=1;
    Cin=0;
    
    #10
    a=0;
    b=0;
    Cin=1;
    
    #10
    a=1;
    b=1;
    Cin=0;
    
    #10
    a=1;
    b=0;
    Cin=0;
    
    #10
    a=1;
    b=1;
    Cin = 1;
    
    #10
    $finish;
    
    end
    
endmodule

`````````````````
