// Seed: 751521709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_8 = 1;
  logic id_9;
  ;
  logic id_10 = id_4 > 1;
  initial id_9 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout supply0 id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_5
  );
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  ;
  assign (pull1, strong0) id_5 = id_6;
  assign id_5 = -1 == 1;
  wire id_8;
endmodule
