# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../src/FIFO_wrapper.v" \
"../../../../src/MyFIFO.v" \
"../../../../src/enable_signals_organiser.v" \
"../../../../src/FIFO_wrapper_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
