<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\synlog\DAViS_USB3_DAViS_USB3_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>USBAER_top_level|IfClockxCI</data>
<data>257.7 MHz</data>
<data>219.1 MHz</data>
<data>-0.685</data>
</row>
<row>
<data>clockgen|CLKOP_inferred_clock</data>
<data>269.4 MHz</data>
<data>229.0 MHz</data>
<data>-0.655</data>
</row>
<row>
<data>System</data>
<data>177.4 MHz</data>
<data>167.7 MHz</data>
<data>-0.326</data>
</row>
</report_table>
