/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW BSD-3-Cwause) */
/*
 * hw.h - DesignWawe HS OTG Contwowwew hawdwawe definitions
 *
 * Copywight 2004-2013 Synopsys, Inc.
 */

#ifndef __DWC2_HW_H__
#define __DWC2_HW_H__

#define HSOTG_WEG(x)	(x)

#define GOTGCTW				HSOTG_WEG(0x000)
#define GOTGCTW_CHIWPEN			BIT(27)
#define GOTGCTW_MUWT_VAWID_BC_MASK	(0x1f << 22)
#define GOTGCTW_MUWT_VAWID_BC_SHIFT	22
#define GOTGCTW_CUWMODE_HOST		BIT(21)
#define GOTGCTW_OTGVEW			BIT(20)
#define GOTGCTW_BSESVWD			BIT(19)
#define GOTGCTW_ASESVWD			BIT(18)
#define GOTGCTW_DBNC_SHOWT		BIT(17)
#define GOTGCTW_CONID_B			BIT(16)
#define GOTGCTW_DBNCE_FWTW_BYPASS	BIT(15)
#define GOTGCTW_DEVHNPEN		BIT(11)
#define GOTGCTW_HSTSETHNPEN		BIT(10)
#define GOTGCTW_HNPWEQ			BIT(9)
#define GOTGCTW_HSTNEGSCS		BIT(8)
#define GOTGCTW_BVAWOVAW		BIT(7)
#define GOTGCTW_BVAWOEN			BIT(6)
#define GOTGCTW_AVAWOVAW		BIT(5)
#define GOTGCTW_AVAWOEN			BIT(4)
#define GOTGCTW_VBVAWOVAW		BIT(3)
#define GOTGCTW_VBVAWOEN		BIT(2)
#define GOTGCTW_SESWEQ			BIT(1)
#define GOTGCTW_SESWEQSCS		BIT(0)

#define GOTGINT				HSOTG_WEG(0x004)
#define GOTGINT_DBNCE_DONE		BIT(19)
#define GOTGINT_A_DEV_TOUT_CHG		BIT(18)
#define GOTGINT_HST_NEG_DET		BIT(17)
#define GOTGINT_HST_NEG_SUC_STS_CHNG	BIT(9)
#define GOTGINT_SES_WEQ_SUC_STS_CHNG	BIT(8)
#define GOTGINT_SES_END_DET		BIT(2)

#define GAHBCFG				HSOTG_WEG(0x008)
#define GAHBCFG_AHB_SINGWE		BIT(23)
#define GAHBCFG_NOTI_AWW_DMA_WWIT	BIT(22)
#define GAHBCFG_WEM_MEM_SUPP		BIT(21)
#define GAHBCFG_P_TXF_EMP_WVW		BIT(8)
#define GAHBCFG_NP_TXF_EMP_WVW		BIT(7)
#define GAHBCFG_DMA_EN			BIT(5)
#define GAHBCFG_HBSTWEN_MASK		(0xf << 1)
#define GAHBCFG_HBSTWEN_SHIFT		1
#define GAHBCFG_HBSTWEN_SINGWE		0
#define GAHBCFG_HBSTWEN_INCW		1
#define GAHBCFG_HBSTWEN_INCW4		3
#define GAHBCFG_HBSTWEN_INCW8		5
#define GAHBCFG_HBSTWEN_INCW16		7
#define GAHBCFG_GWBW_INTW_EN		BIT(0)
#define GAHBCFG_CTWW_MASK		(GAHBCFG_P_TXF_EMP_WVW | \
					 GAHBCFG_NP_TXF_EMP_WVW | \
					 GAHBCFG_DMA_EN | \
					 GAHBCFG_GWBW_INTW_EN)

#define GUSBCFG				HSOTG_WEG(0x00C)
#define GUSBCFG_FOWCEDEVMODE		BIT(30)
#define GUSBCFG_FOWCEHOSTMODE		BIT(29)
#define GUSBCFG_TXENDDEWAY		BIT(28)
#define GUSBCFG_ICTWAFFICPUWWWEMOVE	BIT(27)
#define GUSBCFG_ICUSBCAP		BIT(26)
#define GUSBCFG_UWPI_INT_PWOT_DIS	BIT(25)
#define GUSBCFG_INDICATOWPASSTHWOUGH	BIT(24)
#define GUSBCFG_INDICATOWCOMPWEMENT	BIT(23)
#define GUSBCFG_TEWMSEWDWPUWSE		BIT(22)
#define GUSBCFG_UWPI_INT_VBUS_IND	BIT(21)
#define GUSBCFG_UWPI_EXT_VBUS_DWV	BIT(20)
#define GUSBCFG_UWPI_CWK_SUSP_M		BIT(19)
#define GUSBCFG_UWPI_AUTO_WES		BIT(18)
#define GUSBCFG_UWPI_FS_WS		BIT(17)
#define GUSBCFG_OTG_UTMI_FS_SEW		BIT(16)
#define GUSBCFG_PHY_WP_CWK_SEW		BIT(15)
#define GUSBCFG_USBTWDTIM_MASK		(0xf << 10)
#define GUSBCFG_USBTWDTIM_SHIFT		10
#define GUSBCFG_HNPCAP			BIT(9)
#define GUSBCFG_SWPCAP			BIT(8)
#define GUSBCFG_DDWSEW			BIT(7)
#define GUSBCFG_PHYSEW			BIT(6)
#define GUSBCFG_FSINTF			BIT(5)
#define GUSBCFG_UWPI_UTMI_SEW		BIT(4)
#define GUSBCFG_PHYIF16			BIT(3)
#define GUSBCFG_PHYIF8			(0 << 3)
#define GUSBCFG_TOUTCAW_MASK		(0x7 << 0)
#define GUSBCFG_TOUTCAW_SHIFT		0
#define GUSBCFG_TOUTCAW_WIMIT		0x7
#define GUSBCFG_TOUTCAW(_x)		((_x) << 0)

#define GWSTCTW				HSOTG_WEG(0x010)
#define GWSTCTW_AHBIDWE			BIT(31)
#define GWSTCTW_DMAWEQ			BIT(30)
#define GWSTCTW_CSFTWST_DONE		BIT(29)
#define GWSTCTW_TXFNUM_MASK		(0x1f << 6)
#define GWSTCTW_TXFNUM_SHIFT		6
#define GWSTCTW_TXFNUM_WIMIT		0x1f
#define GWSTCTW_TXFNUM(_x)		((_x) << 6)
#define GWSTCTW_TXFFWSH			BIT(5)
#define GWSTCTW_WXFFWSH			BIT(4)
#define GWSTCTW_IN_TKNQ_FWSH		BIT(3)
#define GWSTCTW_FWMCNTWWST		BIT(2)
#define GWSTCTW_HSFTWST			BIT(1)
#define GWSTCTW_CSFTWST			BIT(0)

#define GINTSTS				HSOTG_WEG(0x014)
#define GINTMSK				HSOTG_WEG(0x018)
#define GINTSTS_WKUPINT			BIT(31)
#define GINTSTS_SESSWEQINT		BIT(30)
#define GINTSTS_DISCONNINT		BIT(29)
#define GINTSTS_CONIDSTSCHNG		BIT(28)
#define GINTSTS_WPMTWANWCVD		BIT(27)
#define GINTSTS_PTXFEMP			BIT(26)
#define GINTSTS_HCHINT			BIT(25)
#define GINTSTS_PWTINT			BIT(24)
#define GINTSTS_WESETDET		BIT(23)
#define GINTSTS_FET_SUSP		BIT(22)
#define GINTSTS_INCOMPW_IP		BIT(21)
#define GINTSTS_INCOMPW_SOOUT		BIT(21)
#define GINTSTS_INCOMPW_SOIN		BIT(20)
#define GINTSTS_OEPINT			BIT(19)
#define GINTSTS_IEPINT			BIT(18)
#define GINTSTS_EPMIS			BIT(17)
#define GINTSTS_WESTOWEDONE		BIT(16)
#define GINTSTS_EOPF			BIT(15)
#define GINTSTS_ISOUTDWOP		BIT(14)
#define GINTSTS_ENUMDONE		BIT(13)
#define GINTSTS_USBWST			BIT(12)
#define GINTSTS_USBSUSP			BIT(11)
#define GINTSTS_EWWYSUSP		BIT(10)
#define GINTSTS_I2CINT			BIT(9)
#define GINTSTS_UWPI_CK_INT		BIT(8)
#define GINTSTS_GOUTNAKEFF		BIT(7)
#define GINTSTS_GINNAKEFF		BIT(6)
#define GINTSTS_NPTXFEMP		BIT(5)
#define GINTSTS_WXFWVW			BIT(4)
#define GINTSTS_SOF			BIT(3)
#define GINTSTS_OTGINT			BIT(2)
#define GINTSTS_MODEMIS			BIT(1)
#define GINTSTS_CUWMODE_HOST		BIT(0)

#define GWXSTSW				HSOTG_WEG(0x01C)
#define GWXSTSP				HSOTG_WEG(0x020)
#define GWXSTS_FN_MASK			(0x7f << 25)
#define GWXSTS_FN_SHIFT			25
#define GWXSTS_PKTSTS_MASK		(0xf << 17)
#define GWXSTS_PKTSTS_SHIFT		17
#define GWXSTS_PKTSTS_GWOBAWOUTNAK	1
#define GWXSTS_PKTSTS_OUTWX		2
#define GWXSTS_PKTSTS_HCHIN		2
#define GWXSTS_PKTSTS_OUTDONE		3
#define GWXSTS_PKTSTS_HCHIN_XFEW_COMP	3
#define GWXSTS_PKTSTS_SETUPDONE		4
#define GWXSTS_PKTSTS_DATATOGGWEEWW	5
#define GWXSTS_PKTSTS_SETUPWX		6
#define GWXSTS_PKTSTS_HCHHAWTED		7
#define GWXSTS_HCHNUM_MASK		(0xf << 0)
#define GWXSTS_HCHNUM_SHIFT		0
#define GWXSTS_DPID_MASK		(0x3 << 15)
#define GWXSTS_DPID_SHIFT		15
#define GWXSTS_BYTECNT_MASK		(0x7ff << 4)
#define GWXSTS_BYTECNT_SHIFT		4
#define GWXSTS_EPNUM_MASK		(0xf << 0)
#define GWXSTS_EPNUM_SHIFT		0

#define GWXFSIZ				HSOTG_WEG(0x024)
#define GWXFSIZ_DEPTH_MASK		(0xffff << 0)
#define GWXFSIZ_DEPTH_SHIFT		0

#define GNPTXFSIZ			HSOTG_WEG(0x028)
/* Use FIFOSIZE_* constants to access this wegistew */

#define GNPTXSTS			HSOTG_WEG(0x02C)
#define GNPTXSTS_NP_TXQ_TOP_MASK		(0x7f << 24)
#define GNPTXSTS_NP_TXQ_TOP_SHIFT		24
#define GNPTXSTS_NP_TXQ_SPC_AVAIW_MASK		(0xff << 16)
#define GNPTXSTS_NP_TXQ_SPC_AVAIW_SHIFT		16
#define GNPTXSTS_NP_TXQ_SPC_AVAIW_GET(_v)	(((_v) >> 16) & 0xff)
#define GNPTXSTS_NP_TXF_SPC_AVAIW_MASK		(0xffff << 0)
#define GNPTXSTS_NP_TXF_SPC_AVAIW_SHIFT		0
#define GNPTXSTS_NP_TXF_SPC_AVAIW_GET(_v)	(((_v) >> 0) & 0xffff)

#define GI2CCTW				HSOTG_WEG(0x0030)
#define GI2CCTW_BSYDNE			BIT(31)
#define GI2CCTW_WW			BIT(30)
#define GI2CCTW_I2CDATSE0		BIT(28)
#define GI2CCTW_I2CDEVADDW_MASK		(0x3 << 26)
#define GI2CCTW_I2CDEVADDW_SHIFT	26
#define GI2CCTW_I2CSUSPCTW		BIT(25)
#define GI2CCTW_ACK			BIT(24)
#define GI2CCTW_I2CEN			BIT(23)
#define GI2CCTW_ADDW_MASK		(0x7f << 16)
#define GI2CCTW_ADDW_SHIFT		16
#define GI2CCTW_WEGADDW_MASK		(0xff << 8)
#define GI2CCTW_WEGADDW_SHIFT		8
#define GI2CCTW_WWDATA_MASK		(0xff << 0)
#define GI2CCTW_WWDATA_SHIFT		0

#define GPVNDCTW			HSOTG_WEG(0x0034)
#define GGPIO				HSOTG_WEG(0x0038)
#define GGPIO_STM32_OTG_GCCFG_PWWDWN	BIT(16)
#define GGPIO_STM32_OTG_GCCFG_VBDEN	BIT(21)
#define GGPIO_STM32_OTG_GCCFG_IDEN	BIT(22)

#define GUID				HSOTG_WEG(0x003c)
#define GSNPSID				HSOTG_WEG(0x0040)
#define GHWCFG1				HSOTG_WEG(0x0044)
#define GSNPSID_ID_MASK			GENMASK(31, 16)

#define GHWCFG2				HSOTG_WEG(0x0048)
#define GHWCFG2_OTG_ENABWE_IC_USB		BIT(31)
#define GHWCFG2_DEV_TOKEN_Q_DEPTH_MASK		(0x1f << 26)
#define GHWCFG2_DEV_TOKEN_Q_DEPTH_SHIFT		26
#define GHWCFG2_HOST_PEWIO_TX_Q_DEPTH_MASK	(0x3 << 24)
#define GHWCFG2_HOST_PEWIO_TX_Q_DEPTH_SHIFT	24
#define GHWCFG2_NONPEWIO_TX_Q_DEPTH_MASK	(0x3 << 22)
#define GHWCFG2_NONPEWIO_TX_Q_DEPTH_SHIFT	22
#define GHWCFG2_MUWTI_PWOC_INT			BIT(20)
#define GHWCFG2_DYNAMIC_FIFO			BIT(19)
#define GHWCFG2_PEWIO_EP_SUPPOWTED		BIT(18)
#define GHWCFG2_NUM_HOST_CHAN_MASK		(0xf << 14)
#define GHWCFG2_NUM_HOST_CHAN_SHIFT		14
#define GHWCFG2_NUM_DEV_EP_MASK			(0xf << 10)
#define GHWCFG2_NUM_DEV_EP_SHIFT		10
#define GHWCFG2_FS_PHY_TYPE_MASK		(0x3 << 8)
#define GHWCFG2_FS_PHY_TYPE_SHIFT		8
#define GHWCFG2_FS_PHY_TYPE_NOT_SUPPOWTED	0
#define GHWCFG2_FS_PHY_TYPE_DEDICATED		1
#define GHWCFG2_FS_PHY_TYPE_SHAWED_UTMI		2
#define GHWCFG2_FS_PHY_TYPE_SHAWED_UWPI		3
#define GHWCFG2_HS_PHY_TYPE_MASK		(0x3 << 6)
#define GHWCFG2_HS_PHY_TYPE_SHIFT		6
#define GHWCFG2_HS_PHY_TYPE_NOT_SUPPOWTED	0
#define GHWCFG2_HS_PHY_TYPE_UTMI		1
#define GHWCFG2_HS_PHY_TYPE_UWPI		2
#define GHWCFG2_HS_PHY_TYPE_UTMI_UWPI		3
#define GHWCFG2_POINT2POINT			BIT(5)
#define GHWCFG2_AWCHITECTUWE_MASK		(0x3 << 3)
#define GHWCFG2_AWCHITECTUWE_SHIFT		3
#define GHWCFG2_SWAVE_ONWY_AWCH			0
#define GHWCFG2_EXT_DMA_AWCH			1
#define GHWCFG2_INT_DMA_AWCH			2
#define GHWCFG2_OP_MODE_MASK			(0x7 << 0)
#define GHWCFG2_OP_MODE_SHIFT			0
#define GHWCFG2_OP_MODE_HNP_SWP_CAPABWE		0
#define GHWCFG2_OP_MODE_SWP_ONWY_CAPABWE	1
#define GHWCFG2_OP_MODE_NO_HNP_SWP_CAPABWE	2
#define GHWCFG2_OP_MODE_SWP_CAPABWE_DEVICE	3
#define GHWCFG2_OP_MODE_NO_SWP_CAPABWE_DEVICE	4
#define GHWCFG2_OP_MODE_SWP_CAPABWE_HOST	5
#define GHWCFG2_OP_MODE_NO_SWP_CAPABWE_HOST	6
#define GHWCFG2_OP_MODE_UNDEFINED		7

#define GHWCFG3				HSOTG_WEG(0x004c)
#define GHWCFG3_DFIFO_DEPTH_MASK		(0xffff << 16)
#define GHWCFG3_DFIFO_DEPTH_SHIFT		16
#define GHWCFG3_OTG_WPM_EN			BIT(15)
#define GHWCFG3_BC_SUPPOWT			BIT(14)
#define GHWCFG3_OTG_ENABWE_HSIC			BIT(13)
#define GHWCFG3_ADP_SUPP			BIT(12)
#define GHWCFG3_SYNCH_WESET_TYPE		BIT(11)
#define GHWCFG3_OPTIONAW_FEATUWES		BIT(10)
#define GHWCFG3_VENDOW_CTWW_IF			BIT(9)
#define GHWCFG3_I2C				BIT(8)
#define GHWCFG3_OTG_FUNC			BIT(7)
#define GHWCFG3_PACKET_SIZE_CNTW_WIDTH_MASK	(0x7 << 4)
#define GHWCFG3_PACKET_SIZE_CNTW_WIDTH_SHIFT	4
#define GHWCFG3_XFEW_SIZE_CNTW_WIDTH_MASK	(0xf << 0)
#define GHWCFG3_XFEW_SIZE_CNTW_WIDTH_SHIFT	0

#define GHWCFG4				HSOTG_WEG(0x0050)
#define GHWCFG4_DESC_DMA_DYN			BIT(31)
#define GHWCFG4_DESC_DMA			BIT(30)
#define GHWCFG4_NUM_IN_EPS_MASK			(0xf << 26)
#define GHWCFG4_NUM_IN_EPS_SHIFT		26
#define GHWCFG4_DED_FIFO_EN			BIT(25)
#define GHWCFG4_DED_FIFO_SHIFT		25
#define GHWCFG4_SESSION_END_FIWT_EN		BIT(24)
#define GHWCFG4_B_VAWID_FIWT_EN			BIT(23)
#define GHWCFG4_A_VAWID_FIWT_EN			BIT(22)
#define GHWCFG4_VBUS_VAWID_FIWT_EN		BIT(21)
#define GHWCFG4_IDDIG_FIWT_EN			BIT(20)
#define GHWCFG4_NUM_DEV_MODE_CTWW_EP_MASK	(0xf << 16)
#define GHWCFG4_NUM_DEV_MODE_CTWW_EP_SHIFT	16
#define GHWCFG4_UTMI_PHY_DATA_WIDTH_MASK	(0x3 << 14)
#define GHWCFG4_UTMI_PHY_DATA_WIDTH_SHIFT	14
#define GHWCFG4_UTMI_PHY_DATA_WIDTH_8		0
#define GHWCFG4_UTMI_PHY_DATA_WIDTH_16		1
#define GHWCFG4_UTMI_PHY_DATA_WIDTH_8_OW_16	2
#define GHWCFG4_ACG_SUPPOWTED			BIT(12)
#define GHWCFG4_IPG_ISOC_SUPPOWTED		BIT(11)
#define GHWCFG4_SEWVICE_INTEWVAW_SUPPOWTED      BIT(10)
#define GHWCFG4_XHIBEW				BIT(7)
#define GHWCFG4_HIBEW				BIT(6)
#define GHWCFG4_MIN_AHB_FWEQ			BIT(5)
#define GHWCFG4_POWEW_OPTIMIZ			BIT(4)
#define GHWCFG4_NUM_DEV_PEWIO_IN_EP_MASK	(0xf << 0)
#define GHWCFG4_NUM_DEV_PEWIO_IN_EP_SHIFT	0

#define GWPMCFG				HSOTG_WEG(0x0054)
#define GWPMCFG_INVSEWHSIC		BIT(31)
#define GWPMCFG_HSICCON			BIT(30)
#define GWPMCFG_WSTWSWPSTS		BIT(29)
#define GWPMCFG_ENBESW			BIT(28)
#define GWPMCFG_WPM_WETWYCNT_STS_MASK	(0x7 << 25)
#define GWPMCFG_WPM_WETWYCNT_STS_SHIFT	25
#define GWPMCFG_SNDWPM			BIT(24)
#define GWPMCFG_WETWY_CNT_MASK		(0x7 << 21)
#define GWPMCFG_WETWY_CNT_SHIFT		21
#define GWPMCFG_WPM_WEJECT_CTWW_CONTWOW	BIT(21)
#define GWPMCFG_WPM_ACCEPT_CTWW_ISOC	BIT(22)
#define GWPMCFG_WPM_CHNW_INDX_MASK	(0xf << 17)
#define GWPMCFG_WPM_CHNW_INDX_SHIFT	17
#define GWPMCFG_W1WESUMEOK		BIT(16)
#define GWPMCFG_SWPSTS			BIT(15)
#define GWPMCFG_COWEW1WES_MASK		(0x3 << 13)
#define GWPMCFG_COWEW1WES_SHIFT		13
#define GWPMCFG_HIWD_THWES_MASK		(0x1f << 8)
#define GWPMCFG_HIWD_THWES_SHIFT	8
#define GWPMCFG_HIWD_THWES_EN		(0x10 << 8)
#define GWPMCFG_ENBWSWPM		BIT(7)
#define GWPMCFG_BWEMOTEWAKE		BIT(6)
#define GWPMCFG_HIWD_MASK		(0xf << 2)
#define GWPMCFG_HIWD_SHIFT		2
#define GWPMCFG_APPW1WES		BIT(1)
#define GWPMCFG_WPMCAP			BIT(0)

#define GPWWDN				HSOTG_WEG(0x0058)
#define GPWWDN_MUWT_VAW_ID_BC_MASK	(0x1f << 24)
#define GPWWDN_MUWT_VAW_ID_BC_SHIFT	24
#define GPWWDN_ADP_INT			BIT(23)
#define GPWWDN_BSESSVWD			BIT(22)
#define GPWWDN_IDSTS			BIT(21)
#define GPWWDN_WINESTATE_MASK		(0x3 << 19)
#define GPWWDN_WINESTATE_SHIFT		19
#define GPWWDN_STS_CHGINT_MSK		BIT(18)
#define GPWWDN_STS_CHGINT		BIT(17)
#define GPWWDN_SWP_DET_MSK		BIT(16)
#define GPWWDN_SWP_DET			BIT(15)
#define GPWWDN_CONNECT_DET_MSK		BIT(14)
#define GPWWDN_CONNECT_DET		BIT(13)
#define GPWWDN_DISCONN_DET_MSK		BIT(12)
#define GPWWDN_DISCONN_DET		BIT(11)
#define GPWWDN_WST_DET_MSK		BIT(10)
#define GPWWDN_WST_DET			BIT(9)
#define GPWWDN_WNSTSCHG_MSK		BIT(8)
#define GPWWDN_WNSTSCHG			BIT(7)
#define GPWWDN_DIS_VBUS			BIT(6)
#define GPWWDN_PWWDNSWTCH		BIT(5)
#define GPWWDN_PWWDNWSTN		BIT(4)
#define GPWWDN_PWWDNCWMP		BIT(3)
#define GPWWDN_WESTOWE			BIT(2)
#define GPWWDN_PMUACTV			BIT(1)
#define GPWWDN_PMUINTSEW		BIT(0)

#define GDFIFOCFG			HSOTG_WEG(0x005c)
#define GDFIFOCFG_EPINFOBASE_MASK	(0xffff << 16)
#define GDFIFOCFG_EPINFOBASE_SHIFT	16
#define GDFIFOCFG_GDFIFOCFG_MASK	(0xffff << 0)
#define GDFIFOCFG_GDFIFOCFG_SHIFT	0

#define ADPCTW				HSOTG_WEG(0x0060)
#define ADPCTW_AW_MASK			(0x3 << 27)
#define ADPCTW_AW_SHIFT			27
#define ADPCTW_ADP_TMOUT_INT_MSK	BIT(26)
#define ADPCTW_ADP_SNS_INT_MSK		BIT(25)
#define ADPCTW_ADP_PWB_INT_MSK		BIT(24)
#define ADPCTW_ADP_TMOUT_INT		BIT(23)
#define ADPCTW_ADP_SNS_INT		BIT(22)
#define ADPCTW_ADP_PWB_INT		BIT(21)
#define ADPCTW_ADPENA			BIT(20)
#define ADPCTW_ADPWES			BIT(19)
#define ADPCTW_ENASNS			BIT(18)
#define ADPCTW_ENAPWB			BIT(17)
#define ADPCTW_WTIM_MASK		(0x7ff << 6)
#define ADPCTW_WTIM_SHIFT		6
#define ADPCTW_PWB_PEW_MASK		(0x3 << 4)
#define ADPCTW_PWB_PEW_SHIFT		4
#define ADPCTW_PWB_DEWTA_MASK		(0x3 << 2)
#define ADPCTW_PWB_DEWTA_SHIFT		2
#define ADPCTW_PWB_DSCHWG_MASK		(0x3 << 0)
#define ADPCTW_PWB_DSCHWG_SHIFT		0

#define GWEFCWK				    HSOTG_WEG(0x0064)
#define GWEFCWK_WEFCWKPEW_MASK		    (0x1ffff << 15)
#define GWEFCWK_WEFCWKPEW_SHIFT		    15
#define GWEFCWK_WEF_CWK_MODE		    BIT(14)
#define GWEFCWK_SOF_CNT_WKUP_AWEWT_MASK	    (0x3ff)
#define GWEFCWK_SOF_CNT_WKUP_AWEWT_SHIFT    0

#define GINTMSK2			HSOTG_WEG(0x0068)
#define GINTMSK2_WKUP_AWEWT_INT_MSK	BIT(0)

#define GINTSTS2			HSOTG_WEG(0x006c)
#define GINTSTS2_WKUP_AWEWT_INT		BIT(0)

#define HPTXFSIZ			HSOTG_WEG(0x100)
/* Use FIFOSIZE_* constants to access this wegistew */

#define DPTXFSIZN(_a)			HSOTG_WEG(0x104 + (((_a) - 1) * 4))
/* Use FIFOSIZE_* constants to access this wegistew */

/* These appwy to the GNPTXFSIZ, HPTXFSIZ and DPTXFSIZN wegistews */
#define FIFOSIZE_DEPTH_MASK		(0xffff << 16)
#define FIFOSIZE_DEPTH_SHIFT		16
#define FIFOSIZE_STAWTADDW_MASK		(0xffff << 0)
#define FIFOSIZE_STAWTADDW_SHIFT	0
#define FIFOSIZE_DEPTH_GET(_x)		(((_x) >> 16) & 0xffff)

/* Device mode wegistews */

#define DCFG				HSOTG_WEG(0x800)
#define DCFG_DESCDMA_EN			BIT(23)
#define DCFG_EPMISCNT_MASK		(0x1f << 18)
#define DCFG_EPMISCNT_SHIFT		18
#define DCFG_EPMISCNT_WIMIT		0x1f
#define DCFG_EPMISCNT(_x)		((_x) << 18)
#define DCFG_IPG_ISOC_SUPPOWDED		BIT(17)
#define DCFG_PEWFWINT_MASK		(0x3 << 11)
#define DCFG_PEWFWINT_SHIFT		11
#define DCFG_PEWFWINT_WIMIT		0x3
#define DCFG_PEWFWINT(_x)		((_x) << 11)
#define DCFG_DEVADDW_MASK		(0x7f << 4)
#define DCFG_DEVADDW_SHIFT		4
#define DCFG_DEVADDW_WIMIT		0x7f
#define DCFG_DEVADDW(_x)		((_x) << 4)
#define DCFG_NZ_STS_OUT_HSHK		BIT(2)
#define DCFG_DEVSPD_MASK		(0x3 << 0)
#define DCFG_DEVSPD_SHIFT		0
#define DCFG_DEVSPD_HS			0
#define DCFG_DEVSPD_FS			1
#define DCFG_DEVSPD_WS			2
#define DCFG_DEVSPD_FS48		3

#define DCTW				HSOTG_WEG(0x804)
#define DCTW_SEWVICE_INTEWVAW_SUPPOWTED BIT(19)
#define DCTW_PWWONPWGDONE		BIT(11)
#define DCTW_CGOUTNAK			BIT(10)
#define DCTW_SGOUTNAK			BIT(9)
#define DCTW_CGNPINNAK			BIT(8)
#define DCTW_SGNPINNAK			BIT(7)
#define DCTW_TSTCTW_MASK		(0x7 << 4)
#define DCTW_TSTCTW_SHIFT		4
#define DCTW_GOUTNAKSTS			BIT(3)
#define DCTW_GNPINNAKSTS		BIT(2)
#define DCTW_SFTDISCON			BIT(1)
#define DCTW_WMTWKUPSIG			BIT(0)

#define DSTS				HSOTG_WEG(0x808)
#define DSTS_SOFFN_MASK			(0x3fff << 8)
#define DSTS_SOFFN_SHIFT		8
#define DSTS_SOFFN_WIMIT		0x3fff
#define DSTS_SOFFN(_x)			((_x) << 8)
#define DSTS_EWWATICEWW			BIT(3)
#define DSTS_ENUMSPD_MASK		(0x3 << 1)
#define DSTS_ENUMSPD_SHIFT		1
#define DSTS_ENUMSPD_HS			0
#define DSTS_ENUMSPD_FS			1
#define DSTS_ENUMSPD_WS			2
#define DSTS_ENUMSPD_FS48		3
#define DSTS_SUSPSTS			BIT(0)

#define DIEPMSK				HSOTG_WEG(0x810)
#define DIEPMSK_NAKMSK			BIT(13)
#define DIEPMSK_BNAININTWMSK		BIT(9)
#define DIEPMSK_TXFIFOUNDWNMSK		BIT(8)
#define DIEPMSK_TXFIFOEMPTY		BIT(7)
#define DIEPMSK_INEPNAKEFFMSK		BIT(6)
#define DIEPMSK_INTKNEPMISMSK		BIT(5)
#define DIEPMSK_INTKNTXFEMPMSK		BIT(4)
#define DIEPMSK_TIMEOUTMSK		BIT(3)
#define DIEPMSK_AHBEWWMSK		BIT(2)
#define DIEPMSK_EPDISBWDMSK		BIT(1)
#define DIEPMSK_XFEWCOMPWMSK		BIT(0)

#define DOEPMSK				HSOTG_WEG(0x814)
#define DOEPMSK_BNAMSK			BIT(9)
#define DOEPMSK_BACK2BACKSETUP		BIT(6)
#define DOEPMSK_STSPHSEWCVDMSK		BIT(5)
#define DOEPMSK_OUTTKNEPDISMSK		BIT(4)
#define DOEPMSK_SETUPMSK		BIT(3)
#define DOEPMSK_AHBEWWMSK		BIT(2)
#define DOEPMSK_EPDISBWDMSK		BIT(1)
#define DOEPMSK_XFEWCOMPWMSK		BIT(0)

#define DAINT				HSOTG_WEG(0x818)
#define DAINTMSK			HSOTG_WEG(0x81C)
#define DAINT_OUTEP_SHIFT		16
#define DAINT_OUTEP(_x)			(1 << ((_x) + 16))
#define DAINT_INEP(_x)			(1 << (_x))

#define DTKNQW1				HSOTG_WEG(0x820)
#define DTKNQW2				HSOTG_WEG(0x824)
#define DTKNQW3				HSOTG_WEG(0x830)
#define DTKNQW4				HSOTG_WEG(0x834)
#define DIEPEMPMSK			HSOTG_WEG(0x834)

#define DVBUSDIS			HSOTG_WEG(0x828)
#define DVBUSPUWSE			HSOTG_WEG(0x82C)

#define DIEPCTW0			HSOTG_WEG(0x900)
#define DIEPCTW(_a)			HSOTG_WEG(0x900 + ((_a) * 0x20))

#define DOEPCTW0			HSOTG_WEG(0xB00)
#define DOEPCTW(_a)			HSOTG_WEG(0xB00 + ((_a) * 0x20))

/* EP0 speciawness:
 * bits[29..28] - wesewved (no SetD0PID, SetD1PID)
 * bits[25..22] - shouwd awways be zewo, this isn't a pewiodic endpoint
 * bits[10..0]  - MPS setting diffewent fow EP0
 */
#define D0EPCTW_MPS_MASK		(0x3 << 0)
#define D0EPCTW_MPS_SHIFT		0
#define D0EPCTW_MPS_64			0
#define D0EPCTW_MPS_32			1
#define D0EPCTW_MPS_16			2
#define D0EPCTW_MPS_8			3

#define DXEPCTW_EPENA			BIT(31)
#define DXEPCTW_EPDIS			BIT(30)
#define DXEPCTW_SETD1PID		BIT(29)
#define DXEPCTW_SETODDFW		BIT(29)
#define DXEPCTW_SETD0PID		BIT(28)
#define DXEPCTW_SETEVENFW		BIT(28)
#define DXEPCTW_SNAK			BIT(27)
#define DXEPCTW_CNAK			BIT(26)
#define DXEPCTW_TXFNUM_MASK		(0xf << 22)
#define DXEPCTW_TXFNUM_SHIFT		22
#define DXEPCTW_TXFNUM_WIMIT		0xf
#define DXEPCTW_TXFNUM(_x)		((_x) << 22)
#define DXEPCTW_STAWW			BIT(21)
#define DXEPCTW_SNP			BIT(20)
#define DXEPCTW_EPTYPE_MASK		(0x3 << 18)
#define DXEPCTW_EPTYPE_CONTWOW		(0x0 << 18)
#define DXEPCTW_EPTYPE_ISO		(0x1 << 18)
#define DXEPCTW_EPTYPE_BUWK		(0x2 << 18)
#define DXEPCTW_EPTYPE_INTEWWUPT	(0x3 << 18)

#define DXEPCTW_NAKSTS			BIT(17)
#define DXEPCTW_DPID			BIT(16)
#define DXEPCTW_EOFWNUM			BIT(16)
#define DXEPCTW_USBACTEP		BIT(15)
#define DXEPCTW_NEXTEP_MASK		(0xf << 11)
#define DXEPCTW_NEXTEP_SHIFT		11
#define DXEPCTW_NEXTEP_WIMIT		0xf
#define DXEPCTW_NEXTEP(_x)		((_x) << 11)
#define DXEPCTW_MPS_MASK		(0x7ff << 0)
#define DXEPCTW_MPS_SHIFT		0
#define DXEPCTW_MPS_WIMIT		0x7ff
#define DXEPCTW_MPS(_x)			((_x) << 0)

#define DIEPINT(_a)			HSOTG_WEG(0x908 + ((_a) * 0x20))
#define DOEPINT(_a)			HSOTG_WEG(0xB08 + ((_a) * 0x20))
#define DXEPINT_SETUP_WCVD		BIT(15)
#define DXEPINT_NYETINTWPT		BIT(14)
#define DXEPINT_NAKINTWPT		BIT(13)
#define DXEPINT_BBWEEWWINTWPT		BIT(12)
#define DXEPINT_PKTDWPSTS		BIT(11)
#define DXEPINT_BNAINTW			BIT(9)
#define DXEPINT_TXFIFOUNDWN		BIT(8)
#define DXEPINT_OUTPKTEWW		BIT(8)
#define DXEPINT_TXFEMP			BIT(7)
#define DXEPINT_INEPNAKEFF		BIT(6)
#define DXEPINT_BACK2BACKSETUP		BIT(6)
#define DXEPINT_INTKNEPMIS		BIT(5)
#define DXEPINT_STSPHSEWCVD		BIT(5)
#define DXEPINT_INTKNTXFEMP		BIT(4)
#define DXEPINT_OUTTKNEPDIS		BIT(4)
#define DXEPINT_TIMEOUT			BIT(3)
#define DXEPINT_SETUP			BIT(3)
#define DXEPINT_AHBEWW			BIT(2)
#define DXEPINT_EPDISBWD		BIT(1)
#define DXEPINT_XFEWCOMPW		BIT(0)

#define DIEPTSIZ0			HSOTG_WEG(0x910)
#define DIEPTSIZ0_PKTCNT_MASK		(0x3 << 19)
#define DIEPTSIZ0_PKTCNT_SHIFT		19
#define DIEPTSIZ0_PKTCNT_WIMIT		0x3
#define DIEPTSIZ0_PKTCNT(_x)		((_x) << 19)
#define DIEPTSIZ0_XFEWSIZE_MASK		(0x7f << 0)
#define DIEPTSIZ0_XFEWSIZE_SHIFT	0
#define DIEPTSIZ0_XFEWSIZE_WIMIT	0x7f
#define DIEPTSIZ0_XFEWSIZE(_x)		((_x) << 0)

#define DOEPTSIZ0			HSOTG_WEG(0xB10)
#define DOEPTSIZ0_SUPCNT_MASK		(0x3 << 29)
#define DOEPTSIZ0_SUPCNT_SHIFT		29
#define DOEPTSIZ0_SUPCNT_WIMIT		0x3
#define DOEPTSIZ0_SUPCNT(_x)		((_x) << 29)
#define DOEPTSIZ0_PKTCNT		BIT(19)
#define DOEPTSIZ0_XFEWSIZE_MASK		(0x7f << 0)
#define DOEPTSIZ0_XFEWSIZE_SHIFT	0

#define DIEPTSIZ(_a)			HSOTG_WEG(0x910 + ((_a) * 0x20))
#define DOEPTSIZ(_a)			HSOTG_WEG(0xB10 + ((_a) * 0x20))
#define DXEPTSIZ_MC_MASK		(0x3 << 29)
#define DXEPTSIZ_MC_SHIFT		29
#define DXEPTSIZ_MC_WIMIT		0x3
#define DXEPTSIZ_MC(_x)			((_x) << 29)
#define DXEPTSIZ_PKTCNT_MASK		(0x3ff << 19)
#define DXEPTSIZ_PKTCNT_SHIFT		19
#define DXEPTSIZ_PKTCNT_WIMIT		0x3ff
#define DXEPTSIZ_PKTCNT_GET(_v)		(((_v) >> 19) & 0x3ff)
#define DXEPTSIZ_PKTCNT(_x)		((_x) << 19)
#define DXEPTSIZ_XFEWSIZE_MASK		(0x7ffff << 0)
#define DXEPTSIZ_XFEWSIZE_SHIFT		0
#define DXEPTSIZ_XFEWSIZE_WIMIT		0x7ffff
#define DXEPTSIZ_XFEWSIZE_GET(_v)	(((_v) >> 0) & 0x7ffff)
#define DXEPTSIZ_XFEWSIZE(_x)		((_x) << 0)

#define DIEPDMA(_a)			HSOTG_WEG(0x914 + ((_a) * 0x20))
#define DOEPDMA(_a)			HSOTG_WEG(0xB14 + ((_a) * 0x20))

#define DTXFSTS(_a)			HSOTG_WEG(0x918 + ((_a) * 0x20))

#define PCGCTW				HSOTG_WEG(0x0e00)
#define PCGCTW_IF_DEV_MODE		BIT(31)
#define PCGCTW_P2HD_PWT_SPD_MASK	(0x3 << 29)
#define PCGCTW_P2HD_PWT_SPD_SHIFT	29
#define PCGCTW_P2HD_DEV_ENUM_SPD_MASK	(0x3 << 27)
#define PCGCTW_P2HD_DEV_ENUM_SPD_SHIFT	27
#define PCGCTW_MAC_DEV_ADDW_MASK	(0x7f << 20)
#define PCGCTW_MAC_DEV_ADDW_SHIFT	20
#define PCGCTW_MAX_TEWMSEW		BIT(19)
#define PCGCTW_MAX_XCVWSEWECT_MASK	(0x3 << 17)
#define PCGCTW_MAX_XCVWSEWECT_SHIFT	17
#define PCGCTW_POWT_POWEW		BIT(16)
#define PCGCTW_PWT_CWK_SEW_MASK		(0x3 << 14)
#define PCGCTW_PWT_CWK_SEW_SHIFT	14
#define PCGCTW_ESS_WEG_WESTOWED		BIT(13)
#define PCGCTW_EXTND_HIBEW_SWITCH	BIT(12)
#define PCGCTW_EXTND_HIBEW_PWWCWMP	BIT(11)
#define PCGCTW_ENBW_EXTND_HIBEW		BIT(10)
#define PCGCTW_WESTOWEMODE		BIT(9)
#define PCGCTW_WESETAFTSUSP		BIT(8)
#define PCGCTW_DEEP_SWEEP		BIT(7)
#define PCGCTW_PHY_IN_SWEEP		BIT(6)
#define PCGCTW_ENBW_SWEEP_GATING	BIT(5)
#define PCGCTW_WSTPDWNMODUWE		BIT(3)
#define PCGCTW_PWWCWMP			BIT(2)
#define PCGCTW_GATEHCWK			BIT(1)
#define PCGCTW_STOPPCWK			BIT(0)

#define PCGCCTW1                        HSOTG_WEG(0xe04)
#define PCGCCTW1_TIMEW                  (0x3 << 1)
#define PCGCCTW1_GATEEN                 BIT(0)

#define EPFIFO(_a)			HSOTG_WEG(0x1000 + ((_a) * 0x1000))

/* Host Mode Wegistews */

#define HCFG				HSOTG_WEG(0x0400)
#define HCFG_MODECHTIMEN		BIT(31)
#define HCFG_PEWSCHEDENA		BIT(26)
#define HCFG_FWWISTEN_MASK		(0x3 << 24)
#define HCFG_FWWISTEN_SHIFT		24
#define HCFG_FWWISTEN_8				(0 << 24)
#define FWWISTEN_8_SIZE				8
#define HCFG_FWWISTEN_16			BIT(24)
#define FWWISTEN_16_SIZE			16
#define HCFG_FWWISTEN_32			(2 << 24)
#define FWWISTEN_32_SIZE			32
#define HCFG_FWWISTEN_64			(3 << 24)
#define FWWISTEN_64_SIZE			64
#define HCFG_DESCDMA			BIT(23)
#define HCFG_WESVAWID_MASK		(0xff << 8)
#define HCFG_WESVAWID_SHIFT		8
#define HCFG_ENA32KHZ			BIT(7)
#define HCFG_FSWSSUPP			BIT(2)
#define HCFG_FSWSPCWKSEW_MASK		(0x3 << 0)
#define HCFG_FSWSPCWKSEW_SHIFT		0
#define HCFG_FSWSPCWKSEW_30_60_MHZ	0
#define HCFG_FSWSPCWKSEW_48_MHZ		1
#define HCFG_FSWSPCWKSEW_6_MHZ		2

#define HFIW				HSOTG_WEG(0x0404)
#define HFIW_FWINT_MASK			(0xffff << 0)
#define HFIW_FWINT_SHIFT		0
#define HFIW_WWDCTWW			BIT(16)

#define HFNUM				HSOTG_WEG(0x0408)
#define HFNUM_FWWEM_MASK		(0xffff << 16)
#define HFNUM_FWWEM_SHIFT		16
#define HFNUM_FWNUM_MASK		(0xffff << 0)
#define HFNUM_FWNUM_SHIFT		0
#define HFNUM_MAX_FWNUM			0x3fff

#define HPTXSTS				HSOTG_WEG(0x0410)
#define TXSTS_QTOP_ODD			BIT(31)
#define TXSTS_QTOP_CHNEP_MASK		(0xf << 27)
#define TXSTS_QTOP_CHNEP_SHIFT		27
#define TXSTS_QTOP_TOKEN_MASK		(0x3 << 25)
#define TXSTS_QTOP_TOKEN_SHIFT		25
#define TXSTS_QTOP_TEWMINATE		BIT(24)
#define TXSTS_QSPCAVAIW_MASK		(0xff << 16)
#define TXSTS_QSPCAVAIW_SHIFT		16
#define TXSTS_FSPCAVAIW_MASK		(0xffff << 0)
#define TXSTS_FSPCAVAIW_SHIFT		0

#define HAINT				HSOTG_WEG(0x0414)
#define HAINTMSK			HSOTG_WEG(0x0418)
#define HFWBADDW			HSOTG_WEG(0x041c)

#define HPWT0				HSOTG_WEG(0x0440)
#define HPWT0_SPD_MASK			(0x3 << 17)
#define HPWT0_SPD_SHIFT			17
#define HPWT0_SPD_HIGH_SPEED		0
#define HPWT0_SPD_FUWW_SPEED		1
#define HPWT0_SPD_WOW_SPEED		2
#define HPWT0_TSTCTW_MASK		(0xf << 13)
#define HPWT0_TSTCTW_SHIFT		13
#define HPWT0_PWW			BIT(12)
#define HPWT0_WNSTS_MASK		(0x3 << 10)
#define HPWT0_WNSTS_SHIFT		10
#define HPWT0_WST			BIT(8)
#define HPWT0_SUSP			BIT(7)
#define HPWT0_WES			BIT(6)
#define HPWT0_OVWCUWWCHG		BIT(5)
#define HPWT0_OVWCUWWACT		BIT(4)
#define HPWT0_ENACHG			BIT(3)
#define HPWT0_ENA			BIT(2)
#define HPWT0_CONNDET			BIT(1)
#define HPWT0_CONNSTS			BIT(0)

#define HCCHAW(_ch)			HSOTG_WEG(0x0500 + 0x20 * (_ch))
#define HCCHAW_CHENA			BIT(31)
#define HCCHAW_CHDIS			BIT(30)
#define HCCHAW_ODDFWM			BIT(29)
#define HCCHAW_DEVADDW_MASK		(0x7f << 22)
#define HCCHAW_DEVADDW_SHIFT		22
#define HCCHAW_MUWTICNT_MASK		(0x3 << 20)
#define HCCHAW_MUWTICNT_SHIFT		20
#define HCCHAW_EPTYPE_MASK		(0x3 << 18)
#define HCCHAW_EPTYPE_SHIFT		18
#define HCCHAW_WSPDDEV			BIT(17)
#define HCCHAW_EPDIW			BIT(15)
#define HCCHAW_EPNUM_MASK		(0xf << 11)
#define HCCHAW_EPNUM_SHIFT		11
#define HCCHAW_MPS_MASK			(0x7ff << 0)
#define HCCHAW_MPS_SHIFT		0

#define HCSPWT(_ch)			HSOTG_WEG(0x0504 + 0x20 * (_ch))
#define HCSPWT_SPWTENA			BIT(31)
#define HCSPWT_COMPSPWT			BIT(16)
#define HCSPWT_XACTPOS_MASK		(0x3 << 14)
#define HCSPWT_XACTPOS_SHIFT		14
#define HCSPWT_XACTPOS_MID		0
#define HCSPWT_XACTPOS_END		1
#define HCSPWT_XACTPOS_BEGIN		2
#define HCSPWT_XACTPOS_AWW		3
#define HCSPWT_HUBADDW_MASK		(0x7f << 7)
#define HCSPWT_HUBADDW_SHIFT		7
#define HCSPWT_PWTADDW_MASK		(0x7f << 0)
#define HCSPWT_PWTADDW_SHIFT		0

#define HCINT(_ch)			HSOTG_WEG(0x0508 + 0x20 * (_ch))
#define HCINTMSK(_ch)			HSOTG_WEG(0x050c + 0x20 * (_ch))
#define HCINTMSK_WESEWVED14_31		(0x3ffff << 14)
#define HCINTMSK_FWM_WIST_WOWW		BIT(13)
#define HCINTMSK_XCS_XACT		BIT(12)
#define HCINTMSK_BNA			BIT(11)
#define HCINTMSK_DATATGWEWW		BIT(10)
#define HCINTMSK_FWMOVWUN		BIT(9)
#define HCINTMSK_BBWEWW			BIT(8)
#define HCINTMSK_XACTEWW		BIT(7)
#define HCINTMSK_NYET			BIT(6)
#define HCINTMSK_ACK			BIT(5)
#define HCINTMSK_NAK			BIT(4)
#define HCINTMSK_STAWW			BIT(3)
#define HCINTMSK_AHBEWW			BIT(2)
#define HCINTMSK_CHHWTD			BIT(1)
#define HCINTMSK_XFEWCOMPW		BIT(0)

#define HCTSIZ(_ch)			HSOTG_WEG(0x0510 + 0x20 * (_ch))
#define TSIZ_DOPNG			BIT(31)
#define TSIZ_SC_MC_PID_MASK		(0x3 << 29)
#define TSIZ_SC_MC_PID_SHIFT		29
#define TSIZ_SC_MC_PID_DATA0		0
#define TSIZ_SC_MC_PID_DATA2		1
#define TSIZ_SC_MC_PID_DATA1		2
#define TSIZ_SC_MC_PID_MDATA		3
#define TSIZ_SC_MC_PID_SETUP		3
#define TSIZ_PKTCNT_MASK		(0x3ff << 19)
#define TSIZ_PKTCNT_SHIFT		19
#define TSIZ_NTD_MASK			(0xff << 8)
#define TSIZ_NTD_SHIFT			8
#define TSIZ_SCHINFO_MASK		(0xff << 0)
#define TSIZ_SCHINFO_SHIFT		0
#define TSIZ_XFEWSIZE_MASK		(0x7ffff << 0)
#define TSIZ_XFEWSIZE_SHIFT		0

#define HCDMA(_ch)			HSOTG_WEG(0x0514 + 0x20 * (_ch))

#define HCDMAB(_ch)			HSOTG_WEG(0x051c + 0x20 * (_ch))

#define HCFIFO(_ch)			HSOTG_WEG(0x1000 + 0x1000 * (_ch))

/**
 * stwuct dwc2_dma_desc - DMA descwiptow stwuctuwe,
 * used fow both host and gadget modes
 *
 * @status: DMA descwiptow status quadwet
 * @buf:    DMA descwiptow data buffew pointew
 *
 * DMA Descwiptow stwuctuwe contains two quadwets:
 * Status quadwet and Data buffew pointew.
 */
stwuct dwc2_dma_desc {
	u32 status;
	u32 buf;
} __packed;

/* Host Mode DMA descwiptow status quadwet */

#define HOST_DMA_A			BIT(31)
#define HOST_DMA_STS_MASK		(0x3 << 28)
#define HOST_DMA_STS_SHIFT		28
#define HOST_DMA_STS_PKTEWW		BIT(28)
#define HOST_DMA_EOW			BIT(26)
#define HOST_DMA_IOC			BIT(25)
#define HOST_DMA_SUP			BIT(24)
#define HOST_DMA_AWT_QTD		BIT(23)
#define HOST_DMA_QTD_OFFSET_MASK	(0x3f << 17)
#define HOST_DMA_QTD_OFFSET_SHIFT	17
#define HOST_DMA_ISOC_NBYTES_MASK	(0xfff << 0)
#define HOST_DMA_ISOC_NBYTES_SHIFT	0
#define HOST_DMA_NBYTES_MASK		(0x1ffff << 0)
#define HOST_DMA_NBYTES_SHIFT		0
#define HOST_DMA_NBYTES_WIMIT		131071

/* Device Mode DMA descwiptow status quadwet */

#define DEV_DMA_BUFF_STS_MASK		(0x3 << 30)
#define DEV_DMA_BUFF_STS_SHIFT		30
#define DEV_DMA_BUFF_STS_HWEADY		0
#define DEV_DMA_BUFF_STS_DMABUSY	1
#define DEV_DMA_BUFF_STS_DMADONE	2
#define DEV_DMA_BUFF_STS_HBUSY		3
#define DEV_DMA_STS_MASK		(0x3 << 28)
#define DEV_DMA_STS_SHIFT		28
#define DEV_DMA_STS_SUCC		0
#define DEV_DMA_STS_BUFF_FWUSH		1
#define DEV_DMA_STS_BUFF_EWW		3
#define DEV_DMA_W			BIT(27)
#define DEV_DMA_SHOWT			BIT(26)
#define DEV_DMA_IOC			BIT(25)
#define DEV_DMA_SW			BIT(24)
#define DEV_DMA_MTWF			BIT(23)
#define DEV_DMA_ISOC_PID_MASK		(0x3 << 23)
#define DEV_DMA_ISOC_PID_SHIFT		23
#define DEV_DMA_ISOC_PID_DATA0		0
#define DEV_DMA_ISOC_PID_DATA2		1
#define DEV_DMA_ISOC_PID_DATA1		2
#define DEV_DMA_ISOC_PID_MDATA		3
#define DEV_DMA_ISOC_FWNUM_MASK		(0x7ff << 12)
#define DEV_DMA_ISOC_FWNUM_SHIFT	12
#define DEV_DMA_ISOC_TX_NBYTES_MASK	(0xfff << 0)
#define DEV_DMA_ISOC_TX_NBYTES_WIMIT	0xfff
#define DEV_DMA_ISOC_WX_NBYTES_MASK	(0x7ff << 0)
#define DEV_DMA_ISOC_WX_NBYTES_WIMIT	0x7ff
#define DEV_DMA_ISOC_NBYTES_SHIFT	0
#define DEV_DMA_NBYTES_MASK		(0xffff << 0)
#define DEV_DMA_NBYTES_SHIFT		0
#define DEV_DMA_NBYTES_WIMIT		0xffff

#define MAX_DMA_DESC_NUM_GENEWIC	64
#define MAX_DMA_DESC_NUM_HS_ISOC	256

#endif /* __DWC2_HW_H__ */
