Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue Jan 19 20:06:30 2016
| Host         : Centaurus running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file design_1_wrapper_clock_utilization_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2
14. Net wise resources used in clock region X0Y3
15. Net wise resources used in clock region X1Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   11 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    1 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                               |                                                                                |   Num Loads  |       |               |           |
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                                                                                     | Net Name                                                                       | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | dbg_hub/inst/u_bufg_icon_update                                                               | dbg_hub/inst/UPDATE                                                            |    1 |     1 |    no |         1.648 |     0.093 |
|     2 | design_1_i/cameralink_to_axis_0/refclk_out_BUFG_inst                                          | design_1_i/cameralink_to_axis_0/refclk_out                                     |    1 |     1 |    no |         0.000 |     0.000 |
|     3 | design_1_i/clk_wiz_0/inst/clkf_buf                                                            | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0                    |    1 |     1 |    no |         1.716 |     0.086 |
|     4 | design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG                        | design_1_i/processing_system7_0/inst/FCLK_CLK1                                 |    1 |     1 |    no |         1.715 |     0.086 |
|     5 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3  |   27 |    54 |    no |         1.869 |     0.112 |
|     6 | design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG                        | design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |  358 |   181 |    no |         1.707 |     0.375 |
|     7 | dbg_hub/inst/u_bufg_icon                                                                      | dbg_hub/inst/idrck                                                             |  459 |    99 |    no |         1.734 |     0.190 |
|     8 | design_1_i/clk_wiz_0/inst/clkout2_buf                                                         | design_1_i/clk_wiz_0/inst/clk_out2                                             |  803 |   409 |    no |         1.755 |     0.423 |
|     9 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | 1481 |   487 |    no |         1.818 |     0.416 |
|    10 | design_1_i/clk_wiz_0/inst/clkout1_buf                                                         | design_1_i/clk_wiz_0/inst/clk_out1                                             | 1499 |   568 |    no |         1.817 |     0.476 |
|    11 | pixel_clk_out_BUFG_inst                                                                       | pixel_clk_out_BUFG                                                             | 3664 |  1262 |    no |         1.736 |     0.400 |
+-------+-----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                                                                   |                                                                                          |   Num Loads  |       |               |           |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                                                                                         | Net Name                                                                                 | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1 |    1 |     1 |    no |         2.016 |     0.101 |
|     2 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_xs |    1 |     1 |    no |         2.016 |     0.101 |
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------------------+---------------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                          |                                                         |   Num Loads  |       |               |           |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | PLL Cell                                 | Net Name                                                | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/clk_wiz_0/inst/plle2_adv_inst | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |    1 |     1 |    no |         2.009 |     0.100 |
|     2 | design_1_i/clk_wiz_0/inst/plle2_adv_inst | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |    1 |     1 |    no |         2.009 |     0.100 |
|     3 | design_1_i/clk_wiz_0/inst/plle2_adv_inst | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |    1 |     1 |    no |         2.009 |     0.100 |
+-------+------------------------------------------+---------------------------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------+-----------------------------------+--------------+-------+---------------+-----------+
|       |                                           |                                   |   Num Loads  |       |               |           |
+-------+-------------------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                             | Net Name                          | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+
|     1 | design_1_i/bus_doubler_0/inst/out_clk_reg | design_1_i/bus_doubler_0/inst/CLK |  260 |   145 |    no |         3.688 |     3.159 |
+-------+-------------------------------------------+-----------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1226 | 23200 |   17 |  4800 |    2 |    80 |    2 |    40 |    0 |    80 |
| X1Y0              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    3 | 20400 |    0 |  2600 |    0 |    50 |    0 |    25 |    0 |    40 |
| X0Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   27 |    50 |    0 |    50 | 1384 | 23200 |   65 |  4800 |    0 |    80 |    6 |    40 |    0 |    80 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  130 | 24800 |    0 |  3200 |    0 |    80 |    0 |    40 |    0 |    40 |
| X0Y2              |    5 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1756 | 12800 |  490 |  2400 |    2 |    40 |   16 |    20 |    0 |    40 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  662 | 20000 |  105 |  3200 |    1 |    80 |   18 |    40 |    0 |    40 |
| X0Y3              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1217 | 12800 |   62 |  2400 |    0 |    40 |   16 |    20 |    0 |    40 |
| X1Y3              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1202 | 20000 |    0 |  3200 |    0 |    80 |   12 |    40 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                 Clock Net Name                                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0                    |
| BUFG        |     ---     |   no  |         0 |        1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK1                                 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 |   11 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2                                             |
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         3 |       0 |       0 |   84 |    16 |        0 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 1131 |     1 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                 Clock Net Name                                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |      54 |       0 |    0 |     0 |        0 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         6 |       0 |       0 |    0 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   48 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  106 |     1 |        0 | design_1_i/clk_wiz_0/inst/clk_out2                                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |      27 |       0 | 1230 |    64 |        0 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |           Clock Net Name           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 130 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                 Clock Net Name                                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   28 |     0 |        0 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        14 |       0 |       0 |   56 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  137 |     2 |        0 | design_1_i/clk_wiz_0/inst/clk_out1                                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 |  339 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2                                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 | 1147 |   440 |        0 | pixel_clk_out_BUFG                                                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------------------------------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                 Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 |  12 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         3 |       0 |       0 | 154 |     8 |        0 | design_1_i/clk_wiz_0/inst/clk_out1             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 192 |    97 |        0 | pixel_clk_out_BUFG                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 | 208 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out2             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+


14. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                 Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 142 |    24 |        0 | dbg_hub/inst/idrck                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 | 209 |    13 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 866 |    25 |        0 | pixel_clk_out_BUFG                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+


15. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                 Clock Net Name                 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | dbg_hub/inst/UPDATE                            |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        12 |       0 |       0 |   3 |     0 |        0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  11 |     0 |        0 | design_1_i/clk_wiz_0/inst/clk_out1             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 293 |     0 |        0 | dbg_hub/inst/idrck                             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 894 |     0 |        0 | pixel_clk_out_BUFG                             |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y7 [get_cells dbg_hub/inst/u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y6 [get_cells dbg_hub/inst/u_bufg_icon]
set_property LOC BUFGCTRL_X0Y0 [get_cells design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1]
set_property LOC BUFGCTRL_X0Y1 [get_cells design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn]
set_property LOC BUFGCTRL_X0Y2 [get_cells design_1_i/cameralink_to_axis_0/refclk_out_BUFG_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells design_1_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y5 [get_cells design_1_i/clk_wiz_0/inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y8 [get_cells design_1_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y17 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]
set_property LOC BUFGCTRL_X0Y3 [get_cells pixel_clk_out_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y0 [get_cells design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y0 [get_cells design_1_i/clk_wiz_0/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y126 [get_cells OBUFDS_inst10]

# Location of clock ports
set_property LOC IOB_X1Y71 [get_ports diff_clock_clk_n]
set_property LOC IOB_X1Y72 [get_ports diff_clock_clk_p]

# Clock net "dbg_hub/inst/UPDATE" driven by instance "dbg_hub/inst/u_bufg_icon_update" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_dbg_hub/inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/u_bufg_icon" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_dbg_hub/inst/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/idrck] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/bus_doubler_0/inst/CLK" driven by instance "design_1_i/bus_doubler_0/inst/out_clk_reg" located at site "SLICE_X26Y144"
#startgroup
create_pblock CLKAG_design_1_i/bus_doubler_0/inst/CLK
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/bus_doubler_0/inst/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=pixel_clk_out_BUFG_inst && NAME!=OBUFDS_inst10} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/bus_doubler_0/inst/CLK"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/bus_doubler_0/inst/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK" driven by instance "design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3" driven by instance "design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/cameralink_to_axis_0/refclk_out" driven by instance "design_1_i/cameralink_to_axis_0/refclk_out_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_design_1_i/cameralink_to_axis_0/refclk_out
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/cameralink_to_axis_0/refclk_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/cameralink_to_axis_0/refclk_out"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/cameralink_to_axis_0/refclk_out] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out1" driven by instance "design_1_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/clk_wiz_0/inst/clk_out2" driven by instance "design_1_i/clk_wiz_0/inst/clkout2_buf" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_design_1_i/clk_wiz_0/inst/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_wiz_0/inst/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/clk_wiz_0/inst/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0
add_cells_to_pblock [get_pblocks  CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "pixel_clk_out_BUFG" driven by instance "pixel_clk_out_BUFG_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_pixel_clk_out_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_pixel_clk_out_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pixel_clk_out_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_pixel_clk_out_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
