# Verilog-programs
Gate-level, Data flow and Behavioral level programs
In this repository I am going to create verilog programs 
