
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         000007a4  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000004  000007a4  000007a4  000007f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         0000001c  000007a8  000007a8  000007fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000004  000007c4  000007c4  00000818  2**2
                  ALLOC
  4 .debug_abbrev 000003e7  00000000  00000000  00000818  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000097c  00000000  00000000  00000bff  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000602  00000000  00000000  0000157b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  00000150  00000000  00000000  00001b80  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000184  00000000  00000000  00001cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubtypes 000000c3  00000000  00000000  00001e54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000060  00000000  00000000  00001f17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000219  00000000  00000000  00001f77  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      00000011  00000000  00000000  00002190  2**0
                  CONTENTS, READONLY
 13 .debug_loc    00000314  00000000  00000000  000021a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000040  00000000  00000000  000024b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 a5 	calli 360 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 07 d0 	ori gp,gp,0x7d0
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 07 c4 	ori r1,r1,0x7c4
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 07 c8 	ori r3,r3,0x7c8

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:
#include "txdmx.h"

//#define DEBUG 

int main()
{
 208:	37 9c ff f0 	addi sp,sp,-16
 20c:	5b 8b 00 10 	sw (sp+16),r11
 210:	5b 8c 00 0c 	sw (sp+12),r12
 214:	5b 8d 00 08 	sw (sp+8),r13
 218:	5b 9d 00 04 	sw (sp+4),ra
	config_dmx();
 21c:	f8 00 00 f8 	calli 5fc <config_dmx>
	gpio0->dir = 0xFF;
 220:	78 01 00 00 	mvhi r1,0x0
 224:	38 21 07 b0 	ori r1,r1,0x7b0
 228:	28 21 00 00 	lw r1,(r1+0)
 22c:	34 02 00 ff 	mvi r2,255
 230:	78 0d 00 00 	mvhi r13,0x0
 234:	58 22 00 08 	sw (r1+8),r2
	gpio0->write = 0xFF;
 238:	58 22 00 04 	sw (r1+4),r2

	tic_init0();
 23c:	f8 00 00 98 	calli 49c <tic_init0>

	irq_set_mask(0x02);
 240:	34 01 00 02 	mvi r1,2
 244:	78 0c 00 00 	mvhi r12,0x0
 248:	78 0b 00 00 	mvhi r11,0x0
 24c:	fb ff ff c3 	calli 158 <irq_set_mask>
 250:	39 ad 07 b8 	ori r13,r13,0x7b8
	irq_enable();
 254:	fb ff ff bb 	calli 140 <irq_enable>
 258:	39 8c 07 bc 	ori r12,r12,0x7bc
 25c:	39 6b 07 c0 	ori r11,r11,0x7c0

	for(;;)
	{
			dmx_init_send();
 260:	f8 00 01 46 	calli 778 <dmx_init_send>
			sleept1();
 264:	f8 00 00 dc 	calli 5d4 <sleept1>
			dmx_channel_send(v_ch1);
 268:	41 a1 00 03 	lbu r1,(r13+3)
 26c:	f8 00 01 10 	calli 6ac <dmx_channel_send>
			sleept1();
 270:	f8 00 00 d9 	calli 5d4 <sleept1>
			dmx_channel_send(v_ch2);
 274:	41 81 00 03 	lbu r1,(r12+3)
 278:	f8 00 01 0d 	calli 6ac <dmx_channel_send>
			sleept1();
 27c:	f8 00 00 d6 	calli 5d4 <sleept1>
			dmx_channel_send(v_ch3);
 280:	41 61 00 03 	lbu r1,(r11+3)
 284:	f8 00 01 0a 	calli 6ac <dmx_channel_send>
			sleept1();				
 288:	f8 00 00 d3 	calli 5d4 <sleept1>
 28c:	e3 ff ff f5 	bi 260 <main+0x58>

00000290 <pwm>:
}


void pwm(uint8_t PINRGB, int Valor_C)
{
	if (contador < Valor_C)
 290:	78 03 00 00 	mvhi r3,0x0
 294:	38 63 07 c4 	ori r3,r3,0x7c4
 298:	28 63 00 00 	lw r3,(r3+0)
	
}


void pwm(uint8_t PINRGB, int Valor_C)
{
 29c:	20 21 00 ff 	andi r1,r1,0xff
	if (contador < Valor_C)
 2a0:	4c 62 00 08 	bge r3,r2,2c0 <pwm+0x30>
 */

void set_pin(uint8_t value, uint8_t npin)
{
     if (value)
		gpio0->write = gpio0->read | npin;
 2a4:	78 02 00 00 	mvhi r2,0x0
 2a8:	38 42 07 b0 	ori r2,r2,0x7b0
 2ac:	28 42 00 00 	lw r2,(r2+0)
 2b0:	28 43 00 00 	lw r3,(r2+0)
 2b4:	b8 23 08 00 	or r1,r1,r3
 2b8:	58 41 00 04 	sw (r2+4),r1
 2bc:	c3 a0 00 00 	ret
	else
		gpio0->write = gpio0->read & (~npin);
 2c0:	78 02 00 00 	mvhi r2,0x0
 2c4:	38 42 07 b0 	ori r2,r2,0x7b0
 2c8:	28 42 00 00 	lw r2,(r2+0)
 2cc:	a4 20 08 00 	not r1,r1
 2d0:	28 43 00 00 	lw r3,(r2+0)
 2d4:	a0 23 08 00 	and r1,r1,r3
 2d8:	58 41 00 04 	sw (r2+4),r1
 2dc:	c3 a0 00 00 	ret

000002e0 <leer_datos>:
    		set_pin(0,PINRGB);     
}


void leer_datos()
{
 2e0:	37 9c ff f8 	addi sp,sp,-8
 2e4:	5b 8b 00 08 	sw (sp+8),r11
 2e8:	5b 9d 00 04 	sw (sp+4),ra
 2ec:	78 0b 00 00 	mvhi r11,0x0
 2f0:	39 6b 07 a8 	ori r11,r11,0x7a8
 2f4:	29 62 00 00 	lw r2,(r11+0)
 * UART Functions
 */

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
 2f8:	28 41 00 00 	lw r1,(r2+0)
 2fc:	20 21 00 01 	andi r1,r1,0x1
 300:	44 20 ff fe 	be r1,r0,2f8 <leer_datos+0x18>
	return uart0->rxtx;
 304:	28 42 00 04 	lw r2,(r2+4)
	uint8_t channel=0;
	int w_c=0;
	

	tmp_var=uart_getchar();
		if(tmp_var=='<')
 308:	34 01 00 3c 	mvi r1,60
 30c:	20 42 00 ff 	andi r2,r2,0xff
 310:	44 41 00 06 	be r2,r1,328 <leer_datos+0x48>
					v_ch3 = w_c;
			}
		}
		else
		{
		irq_enable();
 314:	fb ff ff 8b 	calli 140 <irq_enable>
		}
}
 318:	2b 9d 00 04 	lw ra,(sp+4)
 31c:	2b 8b 00 08 	lw r11,(sp+8)
 320:	37 9c 00 08 	addi sp,sp,8
 324:	c3 a0 00 00 	ret
	

	tmp_var=uart_getchar();
		if(tmp_var=='<')
		{
			irq_disable();	         
 328:	fb ff ff 89 	calli 14c <irq_disable>
 32c:	29 61 00 00 	lw r1,(r11+0)
 * UART Functions
 */

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
 330:	28 22 00 00 	lw r2,(r1+0)
 334:	20 42 00 01 	andi r2,r2,0x1
 338:	44 40 ff fe 	be r2,r0,330 <leer_datos+0x50>
	return uart0->rxtx;
 33c:	28 22 00 04 	lw r2,(r1+4)
 * UART Functions
 */

char uart_getchar()
{   
	while (! (uart0->ucr & UART_DR)) ;
 340:	28 22 00 00 	lw r2,(r1+0)
 344:	20 42 00 01 	andi r2,r2,0x1
 348:	44 40 ff fe 	be r2,r0,340 <leer_datos+0x60>
	return uart0->rxtx;
 34c:	28 21 00 04 	lw r1,(r1+4)
		}
		else
		{
		irq_enable();
		}
}
 350:	2b 9d 00 04 	lw ra,(sp+4)
 354:	2b 8b 00 08 	lw r11,(sp+8)
 358:	37 9c 00 08 	addi sp,sp,8
 35c:	c3 a0 00 00 	ret

00000360 <irq_handler>:
/***************************************************************************
 * IRQ handling
 */

void irq_handler(uint32_t pending)
{
 360:	37 9c ff fc 	addi sp,sp,-4
 364:	5b 9d 00 04 	sw (sp+4),ra

	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
	contador =contador+1;
 368:	78 01 00 00 	mvhi r1,0x0
 36c:	38 21 07 c4 	ori r1,r1,0x7c4
 */

void irq_handler(uint32_t pending)
{

	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 370:	78 02 00 00 	mvhi r2,0x0
	contador =contador+1;
 374:	28 24 00 00 	lw r4,(r1+0)
 */

void irq_handler(uint32_t pending)
{

	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 378:	38 42 07 ac 	ori r2,r2,0x7ac
 37c:	28 43 00 00 	lw r3,(r2+0)
	contador =contador+1;
 380:	34 82 00 01 	addi r2,r4,1
 */

void irq_handler(uint32_t pending)
{

	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 384:	34 04 00 0e 	mvi r4,14
 388:	58 64 00 00 	sw (r3+0),r4
	contador =contador+1;
 38c:	58 22 00 00 	sw (r1+0),r2
     if (contador > 255)
 390:	34 03 00 ff 	mvi r3,255
 394:	4c 62 00 02 	bge r3,r2,39c <irq_handler+0x3c>
		contador =0;
 398:	58 20 00 00 	sw (r1+0),r0
	//uart_putchar(contador);
	pwm(PIN_R, v_ch1);
 39c:	78 01 00 00 	mvhi r1,0x0
 3a0:	38 21 07 b8 	ori r1,r1,0x7b8
 3a4:	28 22 00 00 	lw r2,(r1+0)
 3a8:	34 01 00 02 	mvi r1,2
 3ac:	fb ff ff b9 	calli 290 <pwm>
	pwm(PIN_G, v_ch2);
 3b0:	78 01 00 00 	mvhi r1,0x0
 3b4:	38 21 07 bc 	ori r1,r1,0x7bc
 3b8:	28 22 00 00 	lw r2,(r1+0)
 3bc:	34 01 00 04 	mvi r1,4
 3c0:	fb ff ff b4 	calli 290 <pwm>
	pwm(PIN_B, v_ch3);
 3c4:	78 01 00 00 	mvhi r1,0x0
 3c8:	38 21 07 c0 	ori r1,r1,0x7c0
 3cc:	28 22 00 00 	lw r2,(r1+0)
 3d0:	34 01 00 08 	mvi r1,8
 3d4:	fb ff ff af 	calli 290 <pwm>

	if ( uart0->ucr & UART_DR)
 3d8:	78 01 00 00 	mvhi r1,0x0
 3dc:	38 21 07 a8 	ori r1,r1,0x7a8
 3e0:	28 21 00 00 	lw r1,(r1+0)
 3e4:	28 21 00 00 	lw r1,(r1+0)
 3e8:	20 21 00 01 	andi r1,r1,0x1
 3ec:	44 20 00 02 	be r1,r0,3f4 <irq_handler+0x94>
		leer_datos();
 3f0:	fb ff ff bc 	calli 2e0 <leer_datos>
	
}
 3f4:	2b 9d 00 04 	lw ra,(sp+4)
 3f8:	37 9c 00 04 	addi sp,sp,4
 3fc:	c3 a0 00 00 	ret

00000400 <msleep>:
 */
void msleep(uint32_t msec)
{
	uint32_t tcr;

	timer0->compare0 = (FCPU/1000)*msec;
 400:	78 04 00 00 	mvhi r4,0x0
 404:	38 84 07 a4 	ori r4,r4,0x7a4
 408:	28 83 00 00 	lw r3,(r4+0)
 40c:	78 02 00 00 	mvhi r2,0x0
 410:	38 42 07 ac 	ori r2,r2,0x7ac
 414:	28 42 00 00 	lw r2,(r2+0)
 418:	88 23 08 00 	mul r1,r1,r3
 41c:	58 41 00 04 	sw (r2+4),r1
	timer0->counter0 = 0;
 420:	58 40 00 08 	sw (r2+8),r0
	timer0->tcr0 = TIMER_EN;
 424:	34 01 00 08 	mvi r1,8
 428:	58 41 00 00 	sw (r2+0),r1

	do {
 		tcr = timer0->tcr0;
 42c:	28 41 00 00 	lw r1,(r2+0)
 	} while ( ! (tcr & TIMER_TRIG) );
 430:	20 21 00 01 	andi r1,r1,0x1
 434:	44 20 ff fe 	be r1,r0,42c <msleep+0x2c>
}
 438:	c3 a0 00 00 	ret

0000043c <usleep>:

void usleep(uint32_t usec)
{
	uint32_t tcr;

	timer0->compare0 = (FCPU/1000000)*usec;
 43c:	78 02 00 00 	mvhi r2,0x0
 440:	38 42 07 ac 	ori r2,r2,0x7ac
 444:	28 42 00 00 	lw r2,(r2+0)
 448:	08 21 00 64 	muli r1,r1,100
 44c:	58 41 00 04 	sw (r2+4),r1
	timer0->counter0 = 0;
 450:	58 40 00 08 	sw (r2+8),r0
	timer0->tcr0 = TIMER_EN   ;
 454:	34 01 00 08 	mvi r1,8
 458:	58 41 00 00 	sw (r2+0),r1

	do {
 		tcr = timer0->tcr0;
 45c:	28 41 00 00 	lw r1,(r2+0)
 	} while ( ! (tcr & TIMER_TRIG) );
 460:	20 21 00 01 	andi r1,r1,0x1
 464:	44 20 ff fe 	be r1,r0,45c <usleep+0x20>
}
 468:	c3 a0 00 00 	ret

0000046c <nsleep>:

void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	timer0->compare0 = (FCPU/1000000)*nsec;
 46c:	78 02 00 00 	mvhi r2,0x0
 470:	38 42 07 ac 	ori r2,r2,0x7ac
 474:	28 42 00 00 	lw r2,(r2+0)
 478:	08 21 00 64 	muli r1,r1,100
 47c:	58 41 00 04 	sw (r2+4),r1
	timer0->counter0 = 0;
 480:	58 40 00 08 	sw (r2+8),r0
	timer0->tcr0 = TIMER_EN;
 484:	34 01 00 08 	mvi r1,8
 488:	58 41 00 00 	sw (r2+0),r1

	do {
 		tcr = timer0->tcr0;
 48c:	28 41 00 00 	lw r1,(r2+0)
 	} while ( ! (tcr & TIMER_TRIG) );
 490:	20 21 00 01 	andi r1,r1,0x1
 494:	44 20 ff fe 	be r1,r0,48c <nsleep+0x20>
}
 498:	c3 a0 00 00 	ret

0000049c <tic_init0>:



void tic_init0()
{
	timer0->compare0 = (FCPU/1000000)*5;
 49c:	78 01 00 00 	mvhi r1,0x0
 4a0:	38 21 07 ac 	ori r1,r1,0x7ac
 4a4:	28 22 00 00 	lw r2,(r1+0)
 4a8:	34 01 01 f4 	mvi r1,500
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR| TIMER_IRQEN;
 4ac:	34 03 00 0e 	mvi r3,14



void tic_init0()
{
	timer0->compare0 = (FCPU/1000000)*5;
 4b0:	58 41 00 04 	sw (r2+4),r1
	timer0->counter0 = 0;
 4b4:	58 40 00 08 	sw (r2+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR| TIMER_IRQEN;
	contador=0;
 4b8:	78 01 00 00 	mvhi r1,0x0

void tic_init0()
{
	timer0->compare0 = (FCPU/1000000)*5;
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR| TIMER_IRQEN;
 4bc:	58 43 00 00 	sw (r2+0),r3
	contador=0;
 4c0:	38 21 07 c4 	ori r1,r1,0x7c4
 4c4:	58 20 00 00 	sw (r1+0),r0

}
 4c8:	c3 a0 00 00 	ret

000004cc <set_pin>:
/**********************************************************
 * GPIO Functions
 */

void set_pin(uint8_t value, uint8_t npin)
{
 4cc:	20 21 00 ff 	andi r1,r1,0xff
 4d0:	20 42 00 ff 	andi r2,r2,0xff
     if (value)
 4d4:	5c 20 00 09 	bne r1,r0,4f8 <set_pin+0x2c>
		gpio0->write = gpio0->read | npin;
	else
		gpio0->write = gpio0->read & (~npin);
 4d8:	78 01 00 00 	mvhi r1,0x0
 4dc:	38 21 07 b0 	ori r1,r1,0x7b0
 4e0:	28 21 00 00 	lw r1,(r1+0)
 4e4:	a4 40 10 00 	not r2,r2
 4e8:	28 23 00 00 	lw r3,(r1+0)
 4ec:	a0 43 10 00 	and r2,r2,r3
 4f0:	58 22 00 04 	sw (r1+4),r2
 4f4:	c3 a0 00 00 	ret
 */

void set_pin(uint8_t value, uint8_t npin)
{
     if (value)
		gpio0->write = gpio0->read | npin;
 4f8:	78 01 00 00 	mvhi r1,0x0
 4fc:	38 21 07 b0 	ori r1,r1,0x7b0
 500:	28 21 00 00 	lw r1,(r1+0)
 504:	28 23 00 00 	lw r3,(r1+0)
 508:	b8 43 10 00 	or r2,r2,r3
 50c:	58 22 00 04 	sw (r1+4),r2
 510:	c3 a0 00 00 	ret

00000514 <pin_inv>:
}

void pin_inv(uint8_t npin)
{
	uint32_t val;
	val = (~gpio0->read) & npin;
 514:	78 02 00 00 	mvhi r2,0x0
 518:	38 42 07 b0 	ori r2,r2,0x7b0
 51c:	28 42 00 00 	lw r2,(r2+0)
		gpio0->write = gpio0->read & (~npin);

}

void pin_inv(uint8_t npin)
{
 520:	20 21 00 ff 	andi r1,r1,0xff
	uint32_t val;
	val = (~gpio0->read) & npin;
 524:	28 43 00 00 	lw r3,(r2+0)
 528:	a4 60 18 00 	not r3,r3
 * GPIO Functions
 */

void set_pin(uint8_t value, uint8_t npin)
{
     if (value)
 52c:	a0 23 18 00 	and r3,r1,r3
 530:	5c 60 00 06 	bne r3,r0,548 <pin_inv+0x34>
		gpio0->write = gpio0->read | npin;
	else
		gpio0->write = gpio0->read & (~npin);
 534:	28 43 00 00 	lw r3,(r2+0)
 538:	a4 20 08 00 	not r1,r1
 53c:	a0 23 08 00 	and r1,r1,r3
 540:	58 41 00 04 	sw (r2+4),r1
 544:	c3 a0 00 00 	ret
 */

void set_pin(uint8_t value, uint8_t npin)
{
     if (value)
		gpio0->write = gpio0->read | npin;
 548:	28 43 00 00 	lw r3,(r2+0)
 54c:	b8 23 08 00 	or r1,r1,r3
 550:	58 41 00 04 	sw (r2+4),r1
 554:	c3 a0 00 00 	ret

00000558 <uart_getchar>:
/***************************************************************************
 * UART Functions
 */

char uart_getchar()
{   
 558:	78 01 00 00 	mvhi r1,0x0
 55c:	38 21 07 a8 	ori r1,r1,0x7a8
 560:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 564:	28 41 00 00 	lw r1,(r2+0)
 568:	20 21 00 01 	andi r1,r1,0x1
 56c:	44 20 ff fe 	be r1,r0,564 <uart_getchar+0xc>
	return uart0->rxtx;
 570:	28 41 00 04 	lw r1,(r2+4)
}
 574:	20 21 00 ff 	andi r1,r1,0xff
 578:	c3 a0 00 00 	ret

0000057c <uart_putchar>:

void uart_putchar(char c)
{
 57c:	78 02 00 00 	mvhi r2,0x0
 580:	38 42 07 a8 	ori r2,r2,0x7a8
 584:	28 43 00 00 	lw r3,(r2+0)
 588:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 58c:	28 62 00 00 	lw r2,(r3+0)
 590:	20 42 00 10 	andi r2,r2,0x10
 594:	5c 40 ff fe 	bne r2,r0,58c <uart_putchar+0x10>
	uart0->rxtx = c;
 598:	58 61 00 04 	sw (r3+4),r1
}
 59c:	c3 a0 00 00 	ret

000005a0 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 5a0:	40 24 00 00 	lbu r4,(r1+0)
 5a4:	44 80 00 0b 	be r4,r0,5d0 <uart_putstr+0x30>
 5a8:	78 02 00 00 	mvhi r2,0x0
 5ac:	38 42 07 a8 	ori r2,r2,0x7a8
 5b0:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 5b4:	28 62 00 00 	lw r2,(r3+0)
 5b8:	20 42 00 10 	andi r2,r2,0x10
 5bc:	5c 40 ff fe 	bne r2,r0,5b4 <uart_putstr+0x14>
	uart0->rxtx = c;
 5c0:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 5c4:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 5c8:	40 24 00 00 	lbu r4,(r1+0)
 5cc:	5c 82 ff fa 	bne r4,r2,5b4 <uart_putstr+0x14>
 5d0:	c3 a0 00 00 	ret

000005d4 <sleept1>:


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 5d4:	78 01 00 00 	mvhi r1,0x0
 5d8:	38 21 07 ac 	ori r1,r1,0x7ac
 5dc:	28 22 00 00 	lw r2,(r1+0)
	timer0->tcr1 = TIMER_EN;
 5e0:	34 01 00 08 	mvi r1,8


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 5e4:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 5e8:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 5ec:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 5f0:	20 21 00 01 	andi r1,r1,0x1
 5f4:	44 20 ff fe 	be r1,r0,5ec <sleept1+0x18>
}
 5f8:	c3 a0 00 00 	ret

000005fc <config_dmx>:


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 5fc:	78 01 00 00 	mvhi r1,0x0
 600:	38 21 07 b0 	ori r1,r1,0x7b0
 604:	28 21 00 00 	lw r1,(r1+0)
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 608:	78 02 00 00 	mvhi r2,0x0
 60c:	38 42 07 ac 	ori r2,r2,0x7ac


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 610:	28 23 00 08 	lw r3,(r1+8)
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 614:	28 42 00 00 	lw r2,(r2+0)


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 618:	38 63 00 01 	ori r3,r3,0x1
 61c:	58 23 00 08 	sw (r1+8),r3
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 620:	34 03 01 40 	mvi r3,320
 624:	58 43 00 10 	sw (r2+16),r3
	gpio0->write = gpio0->read | DMX_PIN;
 628:	28 22 00 00 	lw r2,(r1+0)
 62c:	38 42 00 01 	ori r2,r2,0x1
 630:	58 22 00 04 	sw (r1+4),r2
 
}
 634:	c3 a0 00 00 	ret

00000638 <pin_inv_old>:


void pin_inv_old(uint32_t num)
{
 638:	37 9c ff f8 	addi sp,sp,-8
 63c:	5b 8b 00 08 	sw (sp+8),r11
 640:	5b 9d 00 04 	sw (sp+4),ra
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
 644:	78 02 00 00 	mvhi r2,0x0
 648:	38 42 07 b0 	ori r2,r2,0x7b0
 64c:	28 43 00 00 	lw r3,(r2+0)
 
}


void pin_inv_old(uint32_t num)
{
 650:	b8 20 58 00 	mv r11,r1
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act, DMX_PIN);
 654:	34 02 00 01 	mvi r2,1

void pin_inv_old(uint32_t num)
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
 658:	28 61 00 00 	lw r1,(r3+0)
 65c:	20 21 00 01 	andi r1,r1,0x1
     set_pin(pin_act, DMX_PIN);
 660:	18 21 00 01 	xori r1,r1,0x1
 664:	fb ff ff 9a 	calli 4cc <set_pin>
	for(i=0;i<num;i++)
 668:	45 60 00 0d 	be r11,r0,69c <pin_inv_old+0x64>
 66c:	78 01 00 00 	mvhi r1,0x0
 670:	38 21 07 ac 	ori r1,r1,0x7ac
 674:	28 23 00 00 	lw r3,(r1+0)
 678:	34 04 00 00 	mvi r4,0

void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 67c:	34 01 00 08 	mvi r1,8


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 680:	58 60 00 14 	sw (r3+20),r0
	timer0->tcr1 = TIMER_EN;
 684:	58 61 00 0c 	sw (r3+12),r1
	do {
 		tcr = timer0->tcr1;
 688:	28 62 00 0c 	lw r2,(r3+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 68c:	20 42 00 01 	andi r2,r2,0x1
 690:	44 40 ff fe 	be r2,r0,688 <pin_inv_old+0x50>
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act, DMX_PIN);
	for(i=0;i<num;i++)
 694:	34 84 00 01 	addi r4,r4,1
 698:	55 64 ff fa 	bgu r11,r4,680 <pin_inv_old+0x48>
		sleept1();
}
 69c:	2b 9d 00 04 	lw ra,(sp+4)
 6a0:	2b 8b 00 08 	lw r11,(sp+8)
 6a4:	37 9c 00 08 	addi sp,sp,8
 6a8:	c3 a0 00 00 	ret

000006ac <dmx_channel_send>:
 }



void dmx_channel_send(uint8_t value)
{
 6ac:	37 9c ff ec 	addi sp,sp,-20
 6b0:	5b 8b 00 14 	sw (sp+20),r11
 6b4:	5b 8c 00 10 	sw (sp+16),r12
 6b8:	5b 8d 00 0c 	sw (sp+12),r13
 6bc:	5b 8e 00 08 	sw (sp+8),r14
 6c0:	5b 9d 00 04 	sw (sp+4),ra
 6c4:	78 0d 00 00 	mvhi r13,0x0
 6c8:	20 2c 00 ff 	andi r12,r1,0xff
	uint8_t bit, i;
       pin_inv_old(1); // bita start
 6cc:	34 01 00 01 	mvi r1,1
 6d0:	fb ff ff da 	calli 638 <pin_inv_old>
 6d4:	34 0b 00 08 	mvi r11,8
 6d8:	39 ad 07 ac 	ori r13,r13,0x7ac

void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 6dc:	34 0e 00 08 	mvi r14,8
       pin_inv_old(1); // bita start
 	//nsleep(4000);
	for(i=0;i<8;i++)
	{
		bit=value & 0x01;
 		set_pin(bit, DMX_PIN);	
 6e0:	21 81 00 01 	andi r1,r12,0x1
 6e4:	34 02 00 01 	mvi r2,1
 6e8:	fb ff ff 79 	calli 4cc <set_pin>


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 6ec:	29 a2 00 00 	lw r2,(r13+0)
 	//nsleep(4000);
	for(i=0;i<8;i++)
	{
		bit=value & 0x01;
 		set_pin(bit, DMX_PIN);	
		value=value>>1;
 6f0:	01 8c 00 01 	srui r12,r12,1


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 6f4:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 6f8:	58 4e 00 0c 	sw (r2+12),r14
	do {
 		tcr = timer0->tcr1;
 6fc:	28 43 00 0c 	lw r3,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 700:	20 63 00 01 	andi r3,r3,0x1
 704:	44 60 ff fe 	be r3,r0,6fc <dmx_channel_send+0x50>
 708:	35 6b ff ff 	addi r11,r11,-1
 70c:	21 6b 00 ff 	andi r11,r11,0xff
void dmx_channel_send(uint8_t value)
{
	uint8_t bit, i;
       pin_inv_old(1); // bita start
 	//nsleep(4000);
	for(i=0;i<8;i++)
 710:	5d 60 ff f4 	bne r11,r0,6e0 <dmx_channel_send+0x34>
		bit=value & 0x01;
 		set_pin(bit, DMX_PIN);	
		value=value>>1;
		sleept1();
        }
	gpio0->write = gpio0->read | DMX_PIN;
 714:	78 01 00 00 	mvhi r1,0x0
 718:	38 21 07 b0 	ori r1,r1,0x7b0
 71c:	28 21 00 00 	lw r1,(r1+0)
 720:	28 23 00 00 	lw r3,(r1+0)
 724:	38 63 00 01 	ori r3,r3,0x1
 728:	58 23 00 04 	sw (r1+4),r3


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 72c:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 730:	34 01 00 08 	mvi r1,8
 734:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 738:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 73c:	20 21 00 01 	andi r1,r1,0x1
 740:	44 20 ff fe 	be r1,r0,738 <dmx_channel_send+0x8c>


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 744:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 748:	34 01 00 08 	mvi r1,8
 74c:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 750:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 754:	20 21 00 01 	andi r1,r1,0x1
 758:	44 20 ff fe 	be r1,r0,750 <dmx_channel_send+0xa4>
		sleept1();
        }
	gpio0->write = gpio0->read | DMX_PIN;
	sleept1();
	sleept1();
}
 75c:	2b 9d 00 04 	lw ra,(sp+4)
 760:	2b 8b 00 14 	lw r11,(sp+20)
 764:	2b 8c 00 10 	lw r12,(sp+16)
 768:	2b 8d 00 0c 	lw r13,(sp+12)
 76c:	2b 8e 00 08 	lw r14,(sp+8)
 770:	37 9c 00 14 	addi sp,sp,20
 774:	c3 a0 00 00 	ret

00000778 <dmx_init_send>:
}



void dmx_init_send()
{
 778:	37 9c ff fc 	addi sp,sp,-4
 77c:	5b 9d 00 04 	sw (sp+4),ra
	pin_inv_old(22);
 780:	34 01 00 16 	mvi r1,22
 784:	fb ff ff ad 	calli 638 <pin_inv_old>
	pin_inv_old(2);
 788:	34 01 00 02 	mvi r1,2
 78c:	fb ff ff ab 	calli 638 <pin_inv_old>
	dmx_channel_send(0);    	
 790:	34 01 00 00 	mvi r1,0
 794:	fb ff ff c6 	calli 6ac <dmx_channel_send>
 }
 798:	2b 9d 00 04 	lw ra,(sp+4)
 79c:	37 9c 00 04 	addi sp,sp,4
 7a0:	c3 a0 00 00 	ret
