#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bf46a7edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001bf46aba390_0 .net "PC", 31 0, v000001bf46ab4ae0_0;  1 drivers
v000001bf46abb010_0 .var "clk", 0 0;
v000001bf46abb0b0_0 .net "clkout", 0 0, L_000001bf46aff2e0;  1 drivers
v000001bf46abb830_0 .net "cycles_consumed", 31 0, v000001bf46abb3d0_0;  1 drivers
v000001bf46abb470_0 .var "rst", 0 0;
S_000001bf46a25d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001bf46a7edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001bf46a93190 .param/l "RType" 0 4 2, C4<000000>;
P_000001bf46a931c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bf46a93200 .param/l "addi" 0 4 8, C4<001000>;
P_000001bf46a93238 .param/l "addu" 0 4 5, C4<100001>;
P_000001bf46a93270 .param/l "and_" 0 4 5, C4<100100>;
P_000001bf46a932a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bf46a932e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bf46a93318 .param/l "bne" 0 4 10, C4<000101>;
P_000001bf46a93350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bf46a93388 .param/l "j" 0 4 12, C4<000010>;
P_000001bf46a933c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bf46a933f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bf46a93430 .param/l "lw" 0 4 8, C4<100011>;
P_000001bf46a93468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bf46a934a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bf46a934d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bf46a93510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bf46a93548 .param/l "sll" 0 4 6, C4<000000>;
P_000001bf46a93580 .param/l "slt" 0 4 5, C4<101010>;
P_000001bf46a935b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bf46a935f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bf46a93628 .param/l "sub" 0 4 5, C4<100010>;
P_000001bf46a93660 .param/l "subu" 0 4 5, C4<100011>;
P_000001bf46a93698 .param/l "sw" 0 4 8, C4<101011>;
P_000001bf46a936d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bf46a93708 .param/l "xori" 0 4 8, C4<001110>;
L_000001bf46aff190 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afefd0 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afecc0 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afeb70 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afee80 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afef60 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afe6a0 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46aff3c0 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46aff2e0 .functor OR 1, v000001bf46abb010_0, v000001bf46a866a0_0, C4<0>, C4<0>;
L_000001bf46aff040 .functor OR 1, L_000001bf46abdde0, L_000001bf46abda20, C4<0>, C4<0>;
L_000001bf46afed30 .functor AND 1, L_000001bf46abdc00, L_000001bf46abdb60, C4<1>, C4<1>;
L_000001bf46afeef0 .functor NOT 1, v000001bf46abb470_0, C4<0>, C4<0>, C4<0>;
L_000001bf46afebe0 .functor OR 1, L_000001bf46abe060, L_000001bf46abe100, C4<0>, C4<0>;
L_000001bf46afee10 .functor OR 1, L_000001bf46afebe0, L_000001bf46abe1a0, C4<0>, C4<0>;
L_000001bf46aff430 .functor OR 1, L_000001bf46abc940, L_000001bf46b584c0, C4<0>, C4<0>;
L_000001bf46afe8d0 .functor AND 1, L_000001bf46abc8a0, L_000001bf46aff430, C4<1>, C4<1>;
L_000001bf46afea20 .functor OR 1, L_000001bf46b57de0, L_000001bf46b59500, C4<0>, C4<0>;
L_000001bf46afeda0 .functor AND 1, L_000001bf46b58e20, L_000001bf46afea20, C4<1>, C4<1>;
L_000001bf46aff200 .functor NOT 1, L_000001bf46aff2e0, C4<0>, C4<0>, C4<0>;
v000001bf46ab5d00_0 .net "ALUOp", 3 0, v000001bf46a86ba0_0;  1 drivers
v000001bf46ab5da0_0 .net "ALUResult", 31 0, v000001bf46ab4cc0_0;  1 drivers
v000001bf46ab5e40_0 .net "ALUSrc", 0 0, v000001bf46a85fc0_0;  1 drivers
v000001bf46ab6cd0_0 .net "ALUin2", 31 0, L_000001bf46b58600;  1 drivers
v000001bf46ab6eb0_0 .net "MemReadEn", 0 0, v000001bf46a87960_0;  1 drivers
v000001bf46ab71d0_0 .net "MemWriteEn", 0 0, v000001bf46a86c40_0;  1 drivers
v000001bf46ab7a90_0 .net "MemtoReg", 0 0, v000001bf46a86600_0;  1 drivers
v000001bf46ab7d10_0 .net "PC", 31 0, v000001bf46ab4ae0_0;  alias, 1 drivers
v000001bf46ab7310_0 .net "PCPlus1", 31 0, L_000001bf46abd200;  1 drivers
v000001bf46ab7db0_0 .net "PCsrc", 0 0, v000001bf46ab5440_0;  1 drivers
v000001bf46ab6a50_0 .net "RegDst", 0 0, v000001bf46a87a00_0;  1 drivers
v000001bf46ab6af0_0 .net "RegWriteEn", 0 0, v000001bf46a87aa0_0;  1 drivers
v000001bf46ab6b90_0 .net "WriteRegister", 4 0, L_000001bf46abdd40;  1 drivers
v000001bf46ab6d70_0 .net *"_ivl_0", 0 0, L_000001bf46aff190;  1 drivers
L_000001bf46aff640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7630_0 .net/2u *"_ivl_10", 4 0, L_000001bf46aff640;  1 drivers
L_000001bf46affa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7130_0 .net *"_ivl_101", 15 0, L_000001bf46affa30;  1 drivers
v000001bf46ab73b0_0 .net *"_ivl_102", 31 0, L_000001bf46abd2a0;  1 drivers
L_000001bf46affa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab6ff0_0 .net *"_ivl_105", 25 0, L_000001bf46affa78;  1 drivers
L_000001bf46affac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7270_0 .net/2u *"_ivl_106", 31 0, L_000001bf46affac0;  1 drivers
v000001bf46ab7450_0 .net *"_ivl_108", 0 0, L_000001bf46abdc00;  1 drivers
L_000001bf46affb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7e50_0 .net/2u *"_ivl_110", 5 0, L_000001bf46affb08;  1 drivers
v000001bf46ab7590_0 .net *"_ivl_112", 0 0, L_000001bf46abdb60;  1 drivers
v000001bf46ab6f50_0 .net *"_ivl_115", 0 0, L_000001bf46afed30;  1 drivers
v000001bf46ab76d0_0 .net *"_ivl_116", 47 0, L_000001bf46abd340;  1 drivers
L_000001bf46affb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab6e10_0 .net *"_ivl_119", 15 0, L_000001bf46affb50;  1 drivers
L_000001bf46aff688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7950_0 .net/2u *"_ivl_12", 5 0, L_000001bf46aff688;  1 drivers
v000001bf46ab7bd0_0 .net *"_ivl_120", 47 0, L_000001bf46abd8e0;  1 drivers
L_000001bf46affb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab7090_0 .net *"_ivl_123", 15 0, L_000001bf46affb98;  1 drivers
v000001bf46ab7b30_0 .net *"_ivl_125", 0 0, L_000001bf46abd700;  1 drivers
v000001bf46ab7770_0 .net *"_ivl_126", 31 0, L_000001bf46abc9e0;  1 drivers
v000001bf46ab6690_0 .net *"_ivl_128", 47 0, L_000001bf46abc580;  1 drivers
v000001bf46ab6870_0 .net *"_ivl_130", 47 0, L_000001bf46abd3e0;  1 drivers
v000001bf46ab8030_0 .net *"_ivl_132", 47 0, L_000001bf46abdfc0;  1 drivers
v000001bf46ab7ef0_0 .net *"_ivl_134", 47 0, L_000001bf46abd520;  1 drivers
v000001bf46ab7f90_0 .net *"_ivl_14", 0 0, L_000001bf46abbf10;  1 drivers
v000001bf46ab74f0_0 .net *"_ivl_140", 0 0, L_000001bf46afeef0;  1 drivers
L_000001bf46affc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab64b0_0 .net/2u *"_ivl_142", 31 0, L_000001bf46affc28;  1 drivers
L_000001bf46affd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bf46ab80d0_0 .net/2u *"_ivl_146", 5 0, L_000001bf46affd00;  1 drivers
v000001bf46ab7810_0 .net *"_ivl_148", 0 0, L_000001bf46abe060;  1 drivers
L_000001bf46affd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bf46ab78b0_0 .net/2u *"_ivl_150", 5 0, L_000001bf46affd48;  1 drivers
v000001bf46ab79f0_0 .net *"_ivl_152", 0 0, L_000001bf46abe100;  1 drivers
v000001bf46ab7c70_0 .net *"_ivl_155", 0 0, L_000001bf46afebe0;  1 drivers
L_000001bf46affd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8170_0 .net/2u *"_ivl_156", 5 0, L_000001bf46affd90;  1 drivers
v000001bf46ab62d0_0 .net *"_ivl_158", 0 0, L_000001bf46abe1a0;  1 drivers
L_000001bf46aff6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bf46ab6370_0 .net/2u *"_ivl_16", 4 0, L_000001bf46aff6d0;  1 drivers
v000001bf46ab6410_0 .net *"_ivl_161", 0 0, L_000001bf46afee10;  1 drivers
L_000001bf46affdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab6550_0 .net/2u *"_ivl_162", 15 0, L_000001bf46affdd8;  1 drivers
v000001bf46ab65f0_0 .net *"_ivl_164", 31 0, L_000001bf46abc300;  1 drivers
v000001bf46ab6730_0 .net *"_ivl_167", 0 0, L_000001bf46abc3a0;  1 drivers
v000001bf46ab67d0_0 .net *"_ivl_168", 15 0, L_000001bf46abc440;  1 drivers
v000001bf46ab6910_0 .net *"_ivl_170", 31 0, L_000001bf46abc6c0;  1 drivers
v000001bf46ab69b0_0 .net *"_ivl_174", 31 0, L_000001bf46abc800;  1 drivers
L_000001bf46affe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab6c30_0 .net *"_ivl_177", 25 0, L_000001bf46affe20;  1 drivers
L_000001bf46affe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9be0_0 .net/2u *"_ivl_178", 31 0, L_000001bf46affe68;  1 drivers
v000001bf46ab9640_0 .net *"_ivl_180", 0 0, L_000001bf46abc8a0;  1 drivers
L_000001bf46affeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab93c0_0 .net/2u *"_ivl_182", 5 0, L_000001bf46affeb0;  1 drivers
v000001bf46ab9dc0_0 .net *"_ivl_184", 0 0, L_000001bf46abc940;  1 drivers
L_000001bf46affef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bf46aba0e0_0 .net/2u *"_ivl_186", 5 0, L_000001bf46affef8;  1 drivers
v000001bf46ab9500_0 .net *"_ivl_188", 0 0, L_000001bf46b584c0;  1 drivers
v000001bf46ab9280_0 .net *"_ivl_19", 4 0, L_000001bf46abb8d0;  1 drivers
v000001bf46ab9780_0 .net *"_ivl_191", 0 0, L_000001bf46aff430;  1 drivers
v000001bf46ab95a0_0 .net *"_ivl_193", 0 0, L_000001bf46afe8d0;  1 drivers
L_000001bf46afff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8f60_0 .net/2u *"_ivl_194", 5 0, L_000001bf46afff40;  1 drivers
v000001bf46ab9b40_0 .net *"_ivl_196", 0 0, L_000001bf46b57a20;  1 drivers
L_000001bf46afff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8d80_0 .net/2u *"_ivl_198", 31 0, L_000001bf46afff88;  1 drivers
L_000001bf46aff5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9960_0 .net/2u *"_ivl_2", 5 0, L_000001bf46aff5f8;  1 drivers
v000001bf46ab9c80_0 .net *"_ivl_20", 4 0, L_000001bf46abba10;  1 drivers
v000001bf46ab90a0_0 .net *"_ivl_200", 31 0, L_000001bf46b57ac0;  1 drivers
v000001bf46ab9aa0_0 .net *"_ivl_204", 31 0, L_000001bf46b59000;  1 drivers
L_000001bf46afffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9820_0 .net *"_ivl_207", 25 0, L_000001bf46afffd0;  1 drivers
L_000001bf46b00018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab86a0_0 .net/2u *"_ivl_208", 31 0, L_000001bf46b00018;  1 drivers
v000001bf46ab8880_0 .net *"_ivl_210", 0 0, L_000001bf46b58e20;  1 drivers
L_000001bf46b00060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab84c0_0 .net/2u *"_ivl_212", 5 0, L_000001bf46b00060;  1 drivers
v000001bf46ab89c0_0 .net *"_ivl_214", 0 0, L_000001bf46b57de0;  1 drivers
L_000001bf46b000a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bf46aba040_0 .net/2u *"_ivl_216", 5 0, L_000001bf46b000a8;  1 drivers
v000001bf46ab87e0_0 .net *"_ivl_218", 0 0, L_000001bf46b59500;  1 drivers
v000001bf46ab96e0_0 .net *"_ivl_221", 0 0, L_000001bf46afea20;  1 drivers
v000001bf46ab9d20_0 .net *"_ivl_223", 0 0, L_000001bf46afeda0;  1 drivers
L_000001bf46b000f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9fa0_0 .net/2u *"_ivl_224", 5 0, L_000001bf46b000f0;  1 drivers
v000001bf46ab8ba0_0 .net *"_ivl_226", 0 0, L_000001bf46b58ba0;  1 drivers
v000001bf46ab8ec0_0 .net *"_ivl_228", 31 0, L_000001bf46b59280;  1 drivers
v000001bf46ab9e60_0 .net *"_ivl_24", 0 0, L_000001bf46afecc0;  1 drivers
L_000001bf46aff718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9f00_0 .net/2u *"_ivl_26", 4 0, L_000001bf46aff718;  1 drivers
v000001bf46ab98c0_0 .net *"_ivl_29", 4 0, L_000001bf46abbd30;  1 drivers
v000001bf46ab9000_0 .net *"_ivl_32", 0 0, L_000001bf46afeb70;  1 drivers
L_000001bf46aff760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bf46aba180_0 .net/2u *"_ivl_34", 4 0, L_000001bf46aff760;  1 drivers
v000001bf46ab8600_0 .net *"_ivl_37", 4 0, L_000001bf46abbbf0;  1 drivers
v000001bf46ab9140_0 .net *"_ivl_40", 0 0, L_000001bf46afee80;  1 drivers
L_000001bf46aff7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab91e0_0 .net/2u *"_ivl_42", 15 0, L_000001bf46aff7a8;  1 drivers
v000001bf46ab82e0_0 .net *"_ivl_45", 15 0, L_000001bf46abcc60;  1 drivers
v000001bf46ab8e20_0 .net *"_ivl_48", 0 0, L_000001bf46afef60;  1 drivers
v000001bf46ab8380_0 .net *"_ivl_5", 5 0, L_000001bf46abb510;  1 drivers
L_000001bf46aff7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8420_0 .net/2u *"_ivl_50", 36 0, L_000001bf46aff7f0;  1 drivers
L_000001bf46aff838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8560_0 .net/2u *"_ivl_52", 31 0, L_000001bf46aff838;  1 drivers
v000001bf46ab9320_0 .net *"_ivl_55", 4 0, L_000001bf46abcd00;  1 drivers
v000001bf46ab8920_0 .net *"_ivl_56", 36 0, L_000001bf46abd0c0;  1 drivers
v000001bf46ab8c40_0 .net *"_ivl_58", 36 0, L_000001bf46abcda0;  1 drivers
v000001bf46ab8740_0 .net *"_ivl_62", 0 0, L_000001bf46afe6a0;  1 drivers
L_000001bf46aff880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8a60_0 .net/2u *"_ivl_64", 5 0, L_000001bf46aff880;  1 drivers
v000001bf46ab9a00_0 .net *"_ivl_67", 5 0, L_000001bf46abd480;  1 drivers
v000001bf46ab8b00_0 .net *"_ivl_70", 0 0, L_000001bf46aff3c0;  1 drivers
L_000001bf46aff8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab8ce0_0 .net/2u *"_ivl_72", 57 0, L_000001bf46aff8c8;  1 drivers
L_000001bf46aff910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab9460_0 .net/2u *"_ivl_74", 31 0, L_000001bf46aff910;  1 drivers
v000001bf46abaed0_0 .net *"_ivl_77", 25 0, L_000001bf46abd020;  1 drivers
v000001bf46abb5b0_0 .net *"_ivl_78", 57 0, L_000001bf46abdac0;  1 drivers
v000001bf46abb1f0_0 .net *"_ivl_8", 0 0, L_000001bf46afefd0;  1 drivers
v000001bf46aba430_0 .net *"_ivl_80", 57 0, L_000001bf46abd160;  1 drivers
L_000001bf46aff958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bf46abaa70_0 .net/2u *"_ivl_84", 31 0, L_000001bf46aff958;  1 drivers
L_000001bf46aff9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bf46abc050_0 .net/2u *"_ivl_88", 5 0, L_000001bf46aff9a0;  1 drivers
v000001bf46aba4d0_0 .net *"_ivl_90", 0 0, L_000001bf46abdde0;  1 drivers
L_000001bf46aff9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bf46aba610_0 .net/2u *"_ivl_92", 5 0, L_000001bf46aff9e8;  1 drivers
v000001bf46aba2f0_0 .net *"_ivl_94", 0 0, L_000001bf46abda20;  1 drivers
v000001bf46aba570_0 .net *"_ivl_97", 0 0, L_000001bf46aff040;  1 drivers
v000001bf46abbc90_0 .net *"_ivl_98", 47 0, L_000001bf46abd980;  1 drivers
v000001bf46aba6b0_0 .net "adderResult", 31 0, L_000001bf46abd5c0;  1 drivers
v000001bf46abbfb0_0 .net "address", 31 0, L_000001bf46abcbc0;  1 drivers
v000001bf46abb330_0 .net "clk", 0 0, L_000001bf46aff2e0;  alias, 1 drivers
v000001bf46abb3d0_0 .var "cycles_consumed", 31 0;
v000001bf46abc0f0_0 .net "extImm", 31 0, L_000001bf46abc760;  1 drivers
v000001bf46abaf70_0 .net "funct", 5 0, L_000001bf46abcee0;  1 drivers
v000001bf46abb150_0 .net "hlt", 0 0, v000001bf46a866a0_0;  1 drivers
v000001bf46abab10_0 .net "imm", 15 0, L_000001bf46abce40;  1 drivers
v000001bf46aba890_0 .net "immediate", 31 0, L_000001bf46b593c0;  1 drivers
v000001bf46aba750_0 .net "input_clk", 0 0, v000001bf46abb010_0;  1 drivers
v000001bf46abb970_0 .net "instruction", 31 0, L_000001bf46abd840;  1 drivers
v000001bf46aba930_0 .net "memoryReadData", 31 0, v000001bf46ab5760_0;  1 drivers
v000001bf46abbdd0_0 .net "nextPC", 31 0, L_000001bf46abcb20;  1 drivers
v000001bf46aba7f0_0 .net "opcode", 5 0, L_000001bf46abb6f0;  1 drivers
v000001bf46abb650_0 .net "rd", 4 0, L_000001bf46abbab0;  1 drivers
v000001bf46aba9d0_0 .net "readData1", 31 0, L_000001bf46aff270;  1 drivers
v000001bf46ababb0_0 .net "readData1_w", 31 0, L_000001bf46b59320;  1 drivers
v000001bf46abac50_0 .net "readData2", 31 0, L_000001bf46afec50;  1 drivers
v000001bf46abc190_0 .net "rs", 4 0, L_000001bf46abbb50;  1 drivers
v000001bf46abacf0_0 .net "rst", 0 0, v000001bf46abb470_0;  1 drivers
v000001bf46abb790_0 .net "rt", 4 0, L_000001bf46abdf20;  1 drivers
v000001bf46abad90_0 .net "shamt", 31 0, L_000001bf46abcf80;  1 drivers
v000001bf46abbe70_0 .net "wire_instruction", 31 0, L_000001bf46aff0b0;  1 drivers
v000001bf46abb290_0 .net "writeData", 31 0, L_000001bf46b58100;  1 drivers
v000001bf46abae30_0 .net "zero", 0 0, L_000001bf46b58060;  1 drivers
L_000001bf46abb510 .part L_000001bf46abd840, 26, 6;
L_000001bf46abb6f0 .functor MUXZ 6, L_000001bf46abb510, L_000001bf46aff5f8, L_000001bf46aff190, C4<>;
L_000001bf46abbf10 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46aff688;
L_000001bf46abb8d0 .part L_000001bf46abd840, 11, 5;
L_000001bf46abba10 .functor MUXZ 5, L_000001bf46abb8d0, L_000001bf46aff6d0, L_000001bf46abbf10, C4<>;
L_000001bf46abbab0 .functor MUXZ 5, L_000001bf46abba10, L_000001bf46aff640, L_000001bf46afefd0, C4<>;
L_000001bf46abbd30 .part L_000001bf46abd840, 21, 5;
L_000001bf46abbb50 .functor MUXZ 5, L_000001bf46abbd30, L_000001bf46aff718, L_000001bf46afecc0, C4<>;
L_000001bf46abbbf0 .part L_000001bf46abd840, 16, 5;
L_000001bf46abdf20 .functor MUXZ 5, L_000001bf46abbbf0, L_000001bf46aff760, L_000001bf46afeb70, C4<>;
L_000001bf46abcc60 .part L_000001bf46abd840, 0, 16;
L_000001bf46abce40 .functor MUXZ 16, L_000001bf46abcc60, L_000001bf46aff7a8, L_000001bf46afee80, C4<>;
L_000001bf46abcd00 .part L_000001bf46abd840, 6, 5;
L_000001bf46abd0c0 .concat [ 5 32 0 0], L_000001bf46abcd00, L_000001bf46aff838;
L_000001bf46abcda0 .functor MUXZ 37, L_000001bf46abd0c0, L_000001bf46aff7f0, L_000001bf46afef60, C4<>;
L_000001bf46abcf80 .part L_000001bf46abcda0, 0, 32;
L_000001bf46abd480 .part L_000001bf46abd840, 0, 6;
L_000001bf46abcee0 .functor MUXZ 6, L_000001bf46abd480, L_000001bf46aff880, L_000001bf46afe6a0, C4<>;
L_000001bf46abd020 .part L_000001bf46abd840, 0, 26;
L_000001bf46abdac0 .concat [ 26 32 0 0], L_000001bf46abd020, L_000001bf46aff910;
L_000001bf46abd160 .functor MUXZ 58, L_000001bf46abdac0, L_000001bf46aff8c8, L_000001bf46aff3c0, C4<>;
L_000001bf46abcbc0 .part L_000001bf46abd160, 0, 32;
L_000001bf46abd200 .arith/sum 32, v000001bf46ab4ae0_0, L_000001bf46aff958;
L_000001bf46abdde0 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46aff9a0;
L_000001bf46abda20 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46aff9e8;
L_000001bf46abd980 .concat [ 32 16 0 0], L_000001bf46abcbc0, L_000001bf46affa30;
L_000001bf46abd2a0 .concat [ 6 26 0 0], L_000001bf46abb6f0, L_000001bf46affa78;
L_000001bf46abdc00 .cmp/eq 32, L_000001bf46abd2a0, L_000001bf46affac0;
L_000001bf46abdb60 .cmp/eq 6, L_000001bf46abcee0, L_000001bf46affb08;
L_000001bf46abd340 .concat [ 32 16 0 0], L_000001bf46aff270, L_000001bf46affb50;
L_000001bf46abd8e0 .concat [ 32 16 0 0], v000001bf46ab4ae0_0, L_000001bf46affb98;
L_000001bf46abd700 .part L_000001bf46abce40, 15, 1;
LS_000001bf46abc9e0_0_0 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_4 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_8 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_12 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_16 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_20 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_24 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_0_28 .concat [ 1 1 1 1], L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700, L_000001bf46abd700;
LS_000001bf46abc9e0_1_0 .concat [ 4 4 4 4], LS_000001bf46abc9e0_0_0, LS_000001bf46abc9e0_0_4, LS_000001bf46abc9e0_0_8, LS_000001bf46abc9e0_0_12;
LS_000001bf46abc9e0_1_4 .concat [ 4 4 4 4], LS_000001bf46abc9e0_0_16, LS_000001bf46abc9e0_0_20, LS_000001bf46abc9e0_0_24, LS_000001bf46abc9e0_0_28;
L_000001bf46abc9e0 .concat [ 16 16 0 0], LS_000001bf46abc9e0_1_0, LS_000001bf46abc9e0_1_4;
L_000001bf46abc580 .concat [ 16 32 0 0], L_000001bf46abce40, L_000001bf46abc9e0;
L_000001bf46abd3e0 .arith/sum 48, L_000001bf46abd8e0, L_000001bf46abc580;
L_000001bf46abdfc0 .functor MUXZ 48, L_000001bf46abd3e0, L_000001bf46abd340, L_000001bf46afed30, C4<>;
L_000001bf46abd520 .functor MUXZ 48, L_000001bf46abdfc0, L_000001bf46abd980, L_000001bf46aff040, C4<>;
L_000001bf46abd5c0 .part L_000001bf46abd520, 0, 32;
L_000001bf46abcb20 .functor MUXZ 32, L_000001bf46abd200, L_000001bf46abd5c0, v000001bf46ab5440_0, C4<>;
L_000001bf46abd840 .functor MUXZ 32, L_000001bf46aff0b0, L_000001bf46affc28, L_000001bf46afeef0, C4<>;
L_000001bf46abe060 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46affd00;
L_000001bf46abe100 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46affd48;
L_000001bf46abe1a0 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46affd90;
L_000001bf46abc300 .concat [ 16 16 0 0], L_000001bf46abce40, L_000001bf46affdd8;
L_000001bf46abc3a0 .part L_000001bf46abce40, 15, 1;
LS_000001bf46abc440_0_0 .concat [ 1 1 1 1], L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0;
LS_000001bf46abc440_0_4 .concat [ 1 1 1 1], L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0;
LS_000001bf46abc440_0_8 .concat [ 1 1 1 1], L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0;
LS_000001bf46abc440_0_12 .concat [ 1 1 1 1], L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0, L_000001bf46abc3a0;
L_000001bf46abc440 .concat [ 4 4 4 4], LS_000001bf46abc440_0_0, LS_000001bf46abc440_0_4, LS_000001bf46abc440_0_8, LS_000001bf46abc440_0_12;
L_000001bf46abc6c0 .concat [ 16 16 0 0], L_000001bf46abce40, L_000001bf46abc440;
L_000001bf46abc760 .functor MUXZ 32, L_000001bf46abc6c0, L_000001bf46abc300, L_000001bf46afee10, C4<>;
L_000001bf46abc800 .concat [ 6 26 0 0], L_000001bf46abb6f0, L_000001bf46affe20;
L_000001bf46abc8a0 .cmp/eq 32, L_000001bf46abc800, L_000001bf46affe68;
L_000001bf46abc940 .cmp/eq 6, L_000001bf46abcee0, L_000001bf46affeb0;
L_000001bf46b584c0 .cmp/eq 6, L_000001bf46abcee0, L_000001bf46affef8;
L_000001bf46b57a20 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46afff40;
L_000001bf46b57ac0 .functor MUXZ 32, L_000001bf46abc760, L_000001bf46afff88, L_000001bf46b57a20, C4<>;
L_000001bf46b593c0 .functor MUXZ 32, L_000001bf46b57ac0, L_000001bf46abcf80, L_000001bf46afe8d0, C4<>;
L_000001bf46b59000 .concat [ 6 26 0 0], L_000001bf46abb6f0, L_000001bf46afffd0;
L_000001bf46b58e20 .cmp/eq 32, L_000001bf46b59000, L_000001bf46b00018;
L_000001bf46b57de0 .cmp/eq 6, L_000001bf46abcee0, L_000001bf46b00060;
L_000001bf46b59500 .cmp/eq 6, L_000001bf46abcee0, L_000001bf46b000a8;
L_000001bf46b58ba0 .cmp/eq 6, L_000001bf46abb6f0, L_000001bf46b000f0;
L_000001bf46b59280 .functor MUXZ 32, L_000001bf46aff270, v000001bf46ab4ae0_0, L_000001bf46b58ba0, C4<>;
L_000001bf46b59320 .functor MUXZ 32, L_000001bf46b59280, L_000001bf46afec50, L_000001bf46afeda0, C4<>;
S_000001bf46a25ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bf46a781e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bf46aff120 .functor NOT 1, v000001bf46a85fc0_0, C4<0>, C4<0>, C4<0>;
v000001bf46a87460_0 .net *"_ivl_0", 0 0, L_000001bf46aff120;  1 drivers
v000001bf46a86560_0 .net "in1", 31 0, L_000001bf46afec50;  alias, 1 drivers
v000001bf46a86b00_0 .net "in2", 31 0, L_000001bf46b593c0;  alias, 1 drivers
v000001bf46a878c0_0 .net "out", 31 0, L_000001bf46b58600;  alias, 1 drivers
v000001bf46a86ec0_0 .net "s", 0 0, v000001bf46a85fc0_0;  alias, 1 drivers
L_000001bf46b58600 .functor MUXZ 32, L_000001bf46b593c0, L_000001bf46afec50, L_000001bf46aff120, C4<>;
S_000001bf469469c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bf46af0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001bf46af00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bf46af0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001bf46af0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001bf46af0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001bf46af01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bf46af01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bf46af0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001bf46af0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bf46af0288 .param/l "j" 0 4 12, C4<000010>;
P_000001bf46af02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bf46af02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bf46af0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001bf46af0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bf46af03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bf46af03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bf46af0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bf46af0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001bf46af0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001bf46af04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bf46af04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bf46af0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001bf46af0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001bf46af0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001bf46af05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bf46af0608 .param/l "xori" 0 4 8, C4<001110>;
v000001bf46a86ba0_0 .var "ALUOp", 3 0;
v000001bf46a85fc0_0 .var "ALUSrc", 0 0;
v000001bf46a87960_0 .var "MemReadEn", 0 0;
v000001bf46a86c40_0 .var "MemWriteEn", 0 0;
v000001bf46a86600_0 .var "MemtoReg", 0 0;
v000001bf46a87a00_0 .var "RegDst", 0 0;
v000001bf46a87aa0_0 .var "RegWriteEn", 0 0;
v000001bf46a87500_0 .net "funct", 5 0, L_000001bf46abcee0;  alias, 1 drivers
v000001bf46a866a0_0 .var "hlt", 0 0;
v000001bf46a87640_0 .net "opcode", 5 0, L_000001bf46abb6f0;  alias, 1 drivers
v000001bf46a87b40_0 .net "rst", 0 0, v000001bf46abb470_0;  alias, 1 drivers
E_000001bf46a78220 .event anyedge, v000001bf46a87b40_0, v000001bf46a87640_0, v000001bf46a87500_0;
S_000001bf46946b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001bf46a78560 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001bf46aff0b0 .functor BUFZ 32, L_000001bf46abd660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf46a86d80_0 .net "Data_Out", 31 0, L_000001bf46aff0b0;  alias, 1 drivers
v000001bf46a87be0 .array "InstMem", 0 1023, 31 0;
v000001bf46a85f20_0 .net *"_ivl_0", 31 0, L_000001bf46abd660;  1 drivers
v000001bf46a86060_0 .net *"_ivl_3", 9 0, L_000001bf46abd7a0;  1 drivers
v000001bf46a86100_0 .net *"_ivl_4", 11 0, L_000001bf46abc620;  1 drivers
L_000001bf46affbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf46a86420_0 .net *"_ivl_7", 1 0, L_000001bf46affbe0;  1 drivers
v000001bf46a86740_0 .net "addr", 31 0, v000001bf46ab4ae0_0;  alias, 1 drivers
v000001bf46a86e20_0 .var/i "i", 31 0;
L_000001bf46abd660 .array/port v000001bf46a87be0, L_000001bf46abc620;
L_000001bf46abd7a0 .part v000001bf46ab4ae0_0, 0, 10;
L_000001bf46abc620 .concat [ 10 2 0 0], L_000001bf46abd7a0, L_000001bf46affbe0;
S_000001bf46a253d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001bf46aff270 .functor BUFZ 32, L_000001bf46abca80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bf46afec50 .functor BUFZ 32, L_000001bf46abde80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bf46a86920_0 .net *"_ivl_0", 31 0, L_000001bf46abca80;  1 drivers
v000001bf46a86a60_0 .net *"_ivl_10", 6 0, L_000001bf46abc4e0;  1 drivers
L_000001bf46affcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf46a64e80_0 .net *"_ivl_13", 1 0, L_000001bf46affcb8;  1 drivers
v000001bf46a652e0_0 .net *"_ivl_2", 6 0, L_000001bf46abdca0;  1 drivers
L_000001bf46affc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bf46ab4f40_0 .net *"_ivl_5", 1 0, L_000001bf46affc70;  1 drivers
v000001bf46ab4900_0 .net *"_ivl_8", 31 0, L_000001bf46abde80;  1 drivers
v000001bf46ab53a0_0 .net "clk", 0 0, L_000001bf46aff2e0;  alias, 1 drivers
v000001bf46ab4d60_0 .var/i "i", 31 0;
v000001bf46ab59e0_0 .net "readData1", 31 0, L_000001bf46aff270;  alias, 1 drivers
v000001bf46ab4b80_0 .net "readData2", 31 0, L_000001bf46afec50;  alias, 1 drivers
v000001bf46ab5120_0 .net "readRegister1", 4 0, L_000001bf46abbb50;  alias, 1 drivers
v000001bf46ab4400_0 .net "readRegister2", 4 0, L_000001bf46abdf20;  alias, 1 drivers
v000001bf46ab4a40 .array "registers", 31 0, 31 0;
v000001bf46ab44a0_0 .net "rst", 0 0, v000001bf46abb470_0;  alias, 1 drivers
v000001bf46ab4fe0_0 .net "we", 0 0, v000001bf46a87aa0_0;  alias, 1 drivers
v000001bf46ab4540_0 .net "writeData", 31 0, L_000001bf46b58100;  alias, 1 drivers
v000001bf46ab4c20_0 .net "writeRegister", 4 0, L_000001bf46abdd40;  alias, 1 drivers
E_000001bf46a78860/0 .event negedge, v000001bf46a87b40_0;
E_000001bf46a78860/1 .event posedge, v000001bf46ab53a0_0;
E_000001bf46a78860 .event/or E_000001bf46a78860/0, E_000001bf46a78860/1;
L_000001bf46abca80 .array/port v000001bf46ab4a40, L_000001bf46abdca0;
L_000001bf46abdca0 .concat [ 5 2 0 0], L_000001bf46abbb50, L_000001bf46affc70;
L_000001bf46abde80 .array/port v000001bf46ab4a40, L_000001bf46abc4e0;
L_000001bf46abc4e0 .concat [ 5 2 0 0], L_000001bf46abdf20, L_000001bf46affcb8;
S_000001bf46a25560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001bf46a253d0;
 .timescale 0 0;
v000001bf46a867e0_0 .var/i "i", 31 0;
S_000001bf46a0e550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bf46a75c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bf46afea90 .functor NOT 1, v000001bf46a87a00_0, C4<0>, C4<0>, C4<0>;
v000001bf46ab60c0_0 .net *"_ivl_0", 0 0, L_000001bf46afea90;  1 drivers
v000001bf46ab4680_0 .net "in1", 4 0, L_000001bf46abdf20;  alias, 1 drivers
v000001bf46ab5580_0 .net "in2", 4 0, L_000001bf46abbab0;  alias, 1 drivers
v000001bf46ab51c0_0 .net "out", 4 0, L_000001bf46abdd40;  alias, 1 drivers
v000001bf46ab58a0_0 .net "s", 0 0, v000001bf46a87a00_0;  alias, 1 drivers
L_000001bf46abdd40 .functor MUXZ 5, L_000001bf46abbab0, L_000001bf46abdf20, L_000001bf46afea90, C4<>;
S_000001bf46a0e6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bf46a756a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bf46aff350 .functor NOT 1, v000001bf46a86600_0, C4<0>, C4<0>, C4<0>;
v000001bf46ab4720_0 .net *"_ivl_0", 0 0, L_000001bf46aff350;  1 drivers
v000001bf46ab5260_0 .net "in1", 31 0, v000001bf46ab4cc0_0;  alias, 1 drivers
v000001bf46ab5300_0 .net "in2", 31 0, v000001bf46ab5760_0;  alias, 1 drivers
v000001bf46ab5ee0_0 .net "out", 31 0, L_000001bf46b58100;  alias, 1 drivers
v000001bf46ab4360_0 .net "s", 0 0, v000001bf46a86600_0;  alias, 1 drivers
L_000001bf46b58100 .functor MUXZ 32, v000001bf46ab5760_0, v000001bf46ab4cc0_0, L_000001bf46aff350, C4<>;
S_000001bf46a53200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bf46a53390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001bf46a533c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001bf46a53400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001bf46a53438 .param/l "OR" 0 9 12, C4<0011>;
P_000001bf46a53470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001bf46a534a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001bf46a534e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001bf46a53518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001bf46a53550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001bf46a53588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001bf46a535c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001bf46a535f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001bf46b00138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bf46ab5080_0 .net/2u *"_ivl_0", 31 0, L_000001bf46b00138;  1 drivers
v000001bf46ab5c60_0 .net "opSel", 3 0, v000001bf46a86ba0_0;  alias, 1 drivers
v000001bf46ab5940_0 .net "operand1", 31 0, L_000001bf46b59320;  alias, 1 drivers
v000001bf46ab6160_0 .net "operand2", 31 0, L_000001bf46b58600;  alias, 1 drivers
v000001bf46ab4cc0_0 .var "result", 31 0;
v000001bf46ab47c0_0 .net "zero", 0 0, L_000001bf46b58060;  alias, 1 drivers
E_000001bf46a75e60 .event anyedge, v000001bf46a86ba0_0, v000001bf46ab5940_0, v000001bf46a878c0_0;
L_000001bf46b58060 .cmp/eq 32, v000001bf46ab4cc0_0, L_000001bf46b00138;
S_000001bf46a3b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001bf46af1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001bf46af1698 .param/l "add" 0 4 5, C4<100000>;
P_000001bf46af16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bf46af1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001bf46af1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001bf46af1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001bf46af17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bf46af17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bf46af1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bf46af1858 .param/l "j" 0 4 12, C4<000010>;
P_000001bf46af1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001bf46af18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bf46af1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001bf46af1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bf46af1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001bf46af19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bf46af19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bf46af1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001bf46af1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001bf46af1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001bf46af1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bf46af1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bf46af1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001bf46af1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001bf46af1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bf46af1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001bf46ab5440_0 .var "PCsrc", 0 0;
v000001bf46ab5f80_0 .net "funct", 5 0, L_000001bf46abcee0;  alias, 1 drivers
v000001bf46ab54e0_0 .net "opcode", 5 0, L_000001bf46abb6f0;  alias, 1 drivers
v000001bf46ab4e00_0 .net "operand1", 31 0, L_000001bf46aff270;  alias, 1 drivers
v000001bf46ab6020_0 .net "operand2", 31 0, L_000001bf46b58600;  alias, 1 drivers
v000001bf46ab4860_0 .net "rst", 0 0, v000001bf46abb470_0;  alias, 1 drivers
E_000001bf46a75ce0/0 .event anyedge, v000001bf46a87b40_0, v000001bf46a87640_0, v000001bf46ab59e0_0, v000001bf46a878c0_0;
E_000001bf46a75ce0/1 .event anyedge, v000001bf46a87500_0;
E_000001bf46a75ce0 .event/or E_000001bf46a75ce0/0, E_000001bf46a75ce0/1;
S_000001bf46a3ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bf46ab4ea0 .array "DataMem", 0 1023, 31 0;
v000001bf46ab5a80_0 .net "address", 31 0, v000001bf46ab4cc0_0;  alias, 1 drivers
v000001bf46ab49a0_0 .net "clock", 0 0, L_000001bf46aff200;  1 drivers
v000001bf46ab5620_0 .net "data", 31 0, L_000001bf46afec50;  alias, 1 drivers
v000001bf46ab56c0_0 .var/i "i", 31 0;
v000001bf46ab5760_0 .var "q", 31 0;
v000001bf46ab42c0_0 .net "rden", 0 0, v000001bf46a87960_0;  alias, 1 drivers
v000001bf46ab45e0_0 .net "wren", 0 0, v000001bf46a86c40_0;  alias, 1 drivers
E_000001bf46a75220 .event posedge, v000001bf46ab49a0_0;
S_000001bf46af1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001bf46a25d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bf46a75420 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001bf46ab5800_0 .net "PCin", 31 0, L_000001bf46abcb20;  alias, 1 drivers
v000001bf46ab4ae0_0 .var "PCout", 31 0;
v000001bf46ab5b20_0 .net "clk", 0 0, L_000001bf46aff2e0;  alias, 1 drivers
v000001bf46ab5bc0_0 .net "rst", 0 0, v000001bf46abb470_0;  alias, 1 drivers
    .scope S_000001bf46a3b890;
T_0 ;
    %wait E_000001bf46a75ce0;
    %load/vec4 v000001bf46ab4860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf46ab5440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bf46ab54e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001bf46ab4e00_0;
    %load/vec4 v000001bf46ab6020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001bf46ab54e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001bf46ab4e00_0;
    %load/vec4 v000001bf46ab6020_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001bf46ab54e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001bf46ab54e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001bf46ab54e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001bf46ab5f80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001bf46ab5440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bf46af1c20;
T_1 ;
    %wait E_000001bf46a78860;
    %load/vec4 v000001bf46ab5bc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bf46ab4ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bf46ab5800_0;
    %assign/vec4 v000001bf46ab4ae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bf46946b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf46a86e20_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bf46a86e20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf46a86e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %load/vec4 v000001bf46a86e20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf46a86e20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46a87be0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bf469469c0;
T_3 ;
    %wait E_000001bf46a78220;
    %load/vec4 v000001bf46a87b40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bf46a866a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf46a86c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf46a86600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bf46a87960_0, 0;
    %assign/vec4 v000001bf46a87a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bf46a866a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bf46a86ba0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bf46a85fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bf46a87aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bf46a86c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bf46a86600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bf46a87960_0, 0, 1;
    %store/vec4 v000001bf46a87a00_0, 0, 1;
    %load/vec4 v000001bf46a87640_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a866a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %load/vec4 v000001bf46a87500_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bf46a87a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a87aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a86600_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a86c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bf46a85fc0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bf46a86ba0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bf46a253d0;
T_4 ;
    %wait E_000001bf46a78860;
    %fork t_1, S_000001bf46a25560;
    %jmp t_0;
    .scope S_000001bf46a25560;
t_1 ;
    %load/vec4 v000001bf46ab44a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf46a867e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bf46a867e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf46a867e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46ab4a40, 0, 4;
    %load/vec4 v000001bf46a867e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf46a867e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bf46ab4fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bf46ab4540_0;
    %load/vec4 v000001bf46ab4c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46ab4a40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46ab4a40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bf46a253d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bf46a253d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf46ab4d60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bf46ab4d60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bf46ab4d60_0;
    %ix/getv/s 4, v000001bf46ab4d60_0;
    %load/vec4a v000001bf46ab4a40, 4;
    %ix/getv/s 4, v000001bf46ab4d60_0;
    %load/vec4a v000001bf46ab4a40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bf46ab4d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf46ab4d60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bf46a53200;
T_6 ;
    %wait E_000001bf46a75e60;
    %load/vec4 v000001bf46ab5c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %add;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %sub;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %and;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %or;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %xor;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %or;
    %inv;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bf46ab5940_0;
    %load/vec4 v000001bf46ab6160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bf46ab6160_0;
    %load/vec4 v000001bf46ab5940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bf46ab5940_0;
    %ix/getv 4, v000001bf46ab6160_0;
    %shiftl 4;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bf46ab5940_0;
    %ix/getv 4, v000001bf46ab6160_0;
    %shiftr 4;
    %assign/vec4 v000001bf46ab4cc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bf46a3ba20;
T_7 ;
    %wait E_000001bf46a75220;
    %load/vec4 v000001bf46ab42c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bf46ab5a80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bf46ab4ea0, 4;
    %assign/vec4 v000001bf46ab5760_0, 0;
T_7.0 ;
    %load/vec4 v000001bf46ab45e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bf46ab5620_0;
    %ix/getv 3, v000001bf46ab5a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46ab4ea0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bf46a3ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf46ab56c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bf46ab56c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bf46ab56c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bf46ab4ea0, 0, 4;
    %load/vec4 v000001bf46ab56c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf46ab56c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001bf46a3ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bf46ab56c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bf46ab56c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bf46ab56c0_0;
    %load/vec4a v000001bf46ab4ea0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001bf46ab56c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bf46ab56c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bf46ab56c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bf46a25d10;
T_10 ;
    %wait E_000001bf46a78860;
    %load/vec4 v000001bf46abacf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bf46abb3d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bf46abb3d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bf46abb3d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bf46a7edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf46abb010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf46abb470_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bf46a7edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bf46abb010_0;
    %inv;
    %assign/vec4 v000001bf46abb010_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bf46a7edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf46abb470_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf46abb470_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001bf46abb830_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
