

================================================================
== Vivado HLS Report for 'compute_gradients'
================================================================
* Date:           Fri May 18 16:31:09 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8197|  8197|  8197|  8197|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8195|  8195|         6|          2|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:5]
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:7]

 <State 2> : 7.42ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %p_v, %.loopexit.loopexit ]" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_2 : Operation 16 [1/1] (1.67ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %j, -64" [hog_svm_fpga/xillybus_wrapper.cpp:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %exitcond, i7 0, i7 %j" [hog_svm_fpga/xillybus_wrapper.cpp:9]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%i_s = add i7 %i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%tmp_mid1 = icmp eq i7 %i_s, 63" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.48ns)   --->   "%tmp_s = icmp eq i7 %i, 63" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%tmp_1_mid1 = icmp eq i7 %i_s, 0" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%tmp_1 = icmp eq i7 %i, 0" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%p_v = select i1 %exitcond, i7 %i_s, i7 %i" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%tmp_3 = add i7 %i, -1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_5 = select i1 %exitcond, i7 %i, i7 %tmp_3" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_5, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_20_cast = sext i13 %tmp_7 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%i_1_mid1 = add i7 %i, 2" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_4 = select i1 %exitcond, i7 %i_1_mid1, i7 %i_s" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_4, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_24_cast = zext i13 %tmp_8 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:10]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i7 %j_mid2 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 35 [1/1] (1.67ns) (out node of the LUT)   --->   "%tmp_13 = add i14 %tmp_12_cast, %tmp_24_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i14 %tmp_13 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%image_V_addr_2 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_27_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 38 [1/1] (1.67ns) (out node of the LUT)   --->   "%tmp_15 = add i14 %tmp_12_cast, %tmp_20_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i14 %tmp_15 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%image_V_addr_3 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_28_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%image_V_load_2 = load i8* %image_V_addr_2, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%image_V_load_3 = load i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>

 <State 3> : 6.80ns
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp_s" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_53_load)   --->   "%tmp_1_mid2 = select i1 %exitcond, i1 %tmp_1_mid1, i1 %tmp_1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_v, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i13 %tmp_2 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 47 [1/1] (1.48ns)   --->   "%tmp_6 = icmp eq i7 %j_mid2, 63" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_mid2, 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i7 %j_1 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 50 [1/1] (1.67ns)   --->   "%tmp_11 = add i14 %tmp_8_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i14 %tmp_11 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_25_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%image_V_load = load i8* %image_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 54 [1/1] (1.48ns)   --->   "%tmp_9 = icmp eq i7 %j_mid2, 0" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.87ns)   --->   "%tmp_10 = add i7 %j_mid2, -1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i7 %tmp_10 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 57 [1/1] (1.67ns)   --->   "%tmp_12 = add i14 %tmp_11_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i14 %tmp_12 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_26_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%image_V_load_1 = load i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 61 [1/1] (1.67ns)   --->   "%tmp_16 = add i14 %tmp_12_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%image_V_load_2 = load i8* %image_V_addr_2, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_51_load = select i1 %tmp_mid2, i8 0, i8 %image_V_load_2" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%image_V_load_3 = load i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 65 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_53_load = select i1 %tmp_1_mid2, i8 0, i8 %image_V_load_3" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%lhs_V_1 = zext i8 %tmp_51_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%rhs_V_1 = zext i8 %tmp_53_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%r_V_1 = sub i9 %lhs_V_1, %rhs_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]

 <State 4> : 7.96ns
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%image_V_load = load i8* %image_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_45_load = select i1 %tmp_6, i8 0, i8 %image_V_load" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%image_V_load_1 = load i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_49_load = select i1 %tmp_9, i8 0, i8 %image_V_load_1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%lhs_V = zext i8 %tmp_45_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%rhs_V = zext i8 %tmp_49_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_4 : Operation 77 [1/1] (1.91ns) (out node of the LUT)   --->   "%r_V = sub i9 %lhs_V, %rhs_V" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_14 = sub i9 0, %r_V" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.96ns)   --->   "%gradX = select i1 %tmp_20, i9 %tmp_14, i9 %r_V" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.82ns)   --->   "%p_Val2_5 = sub i9 0, %r_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.96ns)   --->   "%gradY = select i1 %tmp_21, i9 %p_Val2_5, i9 %r_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%quad = xor i1 %tmp_23, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 1.66ns
ST_5 : Operation 85 [1/1] (1.66ns)   --->   "%tmp_17 = icmp sgt i9 %gradX, %gradY" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 7.91ns
ST_6 : Operation 86 [1/1] (0.96ns)   --->   "%p_Val2_s = select i1 %tmp_17, i9 %gradX, i9 %gradY" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %p_Val2_s, i13 0)" [hog_svm_fpga/hardware_approximation.cpp:82->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = zext i22 %p_Val2_2 to i24" [hog_svm_fpga/hardware_approximation.cpp:82->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i23 @_ssdm_op_BitConcatenate.i23.i9.i14(i9 %p_Val2_s, i14 0)" [hog_svm_fpga/hardware_approximation.cpp:83->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = zext i23 %p_Val2_3 to i24" [hog_svm_fpga/hardware_approximation.cpp:83->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %p_Val2_s, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:84->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_10_cast = zext i24 %p_Val2_4 to i25" [hog_svm_fpga/hardware_approximation.cpp:84->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%tmp_22 = select i1 %tmp_17, i9 %gradY, i9 %gradX" [hog_svm_fpga/hardware_approximation.cpp:80->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%p_Val2_1 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %tmp_22, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:85->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%p_Val2_11_cast = sext i24 %p_Val2_1 to i26" [hog_svm_fpga/hardware_approximation.cpp:85->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 96 [1/1] (2.28ns)   --->   "%addconv = add i24 %p_Val2_9_cast, %p_Val2_8_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%addconv_cast = zext i24 %addconv to i25" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 98 [1/1] (2.31ns)   --->   "%addconv2 = add i25 %addconv_cast, %p_Val2_10_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%addconv2_cast = zext i25 %addconv2 to i26" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 100 [1/1] (2.34ns) (out node of the LUT)   --->   "%r1_V = add i26 %addconv2_cast, %p_Val2_11_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = call i25 @_ssdm_op_BitConcatenate.i25.i9.i16(i9 %gradY, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%dy_V = sext i25 %tmp_25 to i27" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%dy_V_cast15_cast_i = zext i27 %dy_V to i30" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%dy_V_cast_i = zext i27 %dy_V to i32" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9_i = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %gradX, i13 0)" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9_i_cast = sext i22 %tmp_9_i to i29" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_2_cast_i = zext i29 %tmp_9_i_cast to i30" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10_i = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %gradX, i12 0)" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10_i_cast = sext i21 %tmp_10_i to i28" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_2_i_cast = zext i28 %tmp_10_i_cast to i29" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_3_cast_i = zext i28 %tmp_10_i_cast to i30" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 112 [1/1] (2.46ns)   --->   "%addconv_i = add i30 %p_Val2_2_cast_i, %p_Val2_3_cast_i" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_11_i = call i23 @_ssdm_op_BitConcatenate.i23.i9.i14(i9 %gradX, i14 0)" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_11_i_cast = sext i23 %tmp_11_i to i30" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%p_Val2_3_i_cast = zext i30 %tmp_11_i_cast to i31" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12_i = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %gradX, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12_i_cast = sext i24 %tmp_12_i to i31" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i31 %tmp_12_i_cast to i32" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13_i = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %gradX, i10 0)" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13_i_cast = sext i19 %tmp_13_i to i26" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_5_i_cast = zext i26 %tmp_13_i_cast to i29" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 122 [1/1] (2.43ns)   --->   "%tmp1 = add i29 %p_Val2_2_i_cast, %p_Val2_5_i_cast" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i29 %tmp1 to i32" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 124 [1/1] (2.52ns)   --->   "%p_Val2_i = add i32 %tmp1_cast, %p_Val2_7" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.43ns)   --->   "%tmp2 = add i29 %p_Val2_2_i_cast, 65536" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i29 %tmp2 to i30" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 127 [1/1] (2.46ns)   --->   "%p_Val2_7_i = add i30 %tmp2_cast, %p_Val2_2_cast_i" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (2.49ns)   --->   "%tmp3 = add i31 %p_Val2_3_i_cast, 131072" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i31 %tmp3 to i32" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 130 [1/1] (2.52ns)   --->   "%p_Val2_8_i = add i32 %tmp3_cast, %p_Val2_7" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (2.46ns)   --->   "%tmp_14_i = icmp sgt i30 %dy_V_cast15_cast_i, %addconv_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_15_i = icmp sgt i32 %dy_V_cast_i, %p_Val2_i" [hog_svm_fpga/hardware_approximation.cpp:56->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (2.46ns)   --->   "%tmp_16_i = icmp sgt i30 %dy_V_cast15_cast_i, %p_Val2_7_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.47ns)   --->   "%tmp_18_i = icmp sgt i32 %dy_V_cast_i, %p_Val2_8_i" [hog_svm_fpga/hardware_approximation.cpp:64->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.48ns
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [hog_svm_fpga/xillybus_wrapper.cpp:10]
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:11]
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i14 %tmp_16 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%grad_vote_magnitude_1 = getelementptr [4096 x i26]* %grad_vote_magnitude_s, i64 0, i64 %tmp_29_cast" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%grad_vote_bin_V_addr = getelementptr [4096 x i4]* %grad_vote_bin_V, i64 0, i64 %tmp_29_cast" [hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%a_V = call i25 @_ssdm_op_BitConcatenate.i25.i9.i16(i9 %p_Val2_s, i16 0)" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%a_V_cast = zext i25 %a_V to i26" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 142 [1/1] (2.45ns)   --->   "%tmp_18 = icmp sgt i26 %r1_V, %a_V_cast" [hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.76ns)   --->   "%tmp_19 = select i1 %tmp_18, i26 %r1_V, i26 %a_V_cast" [hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (3.25ns)   --->   "store i26 %tmp_19, i26* %grad_vote_magnitude_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%tmp_17_i = select i1 %quad, i4 -8, i4 1" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%tmp_19_cast_i_cast_c = select i1 %quad, i4 7, i4 2" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%tmp_20_cast_i_cast_c = select i1 %quad, i4 5, i4 4" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%tmp_21_cast_i_cast_c = select i1 %quad, i4 6, i4 3" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp_i = xor i1 %tmp_15_i, true" [hog_svm_fpga/hardware_approximation.cpp:56->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = and i1 %tmp_14_i, %sel_tmp_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.02ns) (out node of the LUT)   --->   "%sel_tmp2_i = select i1 %sel_tmp1_i, i4 %tmp_17_i, i4 %tmp_21_cast_i_cast_c" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.97ns)   --->   "%sel_tmp3_i = and i1 %tmp_14_i, %tmp_15_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp4_i = xor i1 %tmp_16_i, true" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp5_i = and i1 %sel_tmp3_i, %sel_tmp4_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (1.02ns) (out node of the LUT)   --->   "%sel_tmp6_i = select i1 %sel_tmp5_i, i4 %tmp_19_cast_i_cast_c, i4 %sel_tmp2_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%tmp4 = and i1 %tmp_16_i, %tmp_18_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%sel_tmp9_i = and i1 %tmp4, %sel_tmp3_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%sel_tmp10_i = select i1 %sel_tmp9_i, i4 %tmp_20_cast_i_cast_c, i4 %sel_tmp6_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.02ns) (out node of the LUT)   --->   "%agg_result_V_i = select i1 %tmp_14_i, i4 %sel_tmp10_i, i4 0" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (3.25ns)   --->   "store i4 %agg_result_V_i, i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [hog_svm_fpga/xillybus_wrapper.cpp:43]
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:9]

 <State 8> : 0.00ns
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:45]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [7]  (1.77 ns)

 <State 2>: 7.42ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', hog_svm_fpga/xillybus_wrapper.cpp:39) [9]  (0 ns)
	'icmp' operation ('exitcond', hog_svm_fpga/xillybus_wrapper.cpp:9) [15]  (1.49 ns)
	'select' operation ('j_mid2', hog_svm_fpga/xillybus_wrapper.cpp:9) [16]  (0.993 ns)
	'add' operation ('tmp_15', hog_svm_fpga/xillybus_wrapper.cpp:40) [60]  (1.68 ns)
	'getelementptr' operation ('image_V_addr_3', hog_svm_fpga/xillybus_wrapper.cpp:40) [62]  (0 ns)
	'load' operation ('image_V_load_3', hog_svm_fpga/xillybus_wrapper.cpp:40) on array 'image_V' [69]  (3.25 ns)

 <State 3>: 6.8ns
The critical path consists of the following:
	'add' operation ('j', hog_svm_fpga/xillybus_wrapper.cpp:39) [38]  (1.87 ns)
	'add' operation ('tmp_11', hog_svm_fpga/xillybus_wrapper.cpp:39) [40]  (1.68 ns)
	'getelementptr' operation ('image_V_addr', hog_svm_fpga/xillybus_wrapper.cpp:39) [42]  (0 ns)
	'load' operation ('image_V_load', hog_svm_fpga/xillybus_wrapper.cpp:39) on array 'image_V' [43]  (3.25 ns)

 <State 4>: 7.96ns
The critical path consists of the following:
	'load' operation ('image_V_load', hog_svm_fpga/xillybus_wrapper.cpp:39) on array 'image_V' [43]  (3.25 ns)
	'select' operation ('tmp_45_load', hog_svm_fpga/xillybus_wrapper.cpp:39) [44]  (0 ns)
	'sub' operation ('r.V', hog_svm_fpga/xillybus_wrapper.cpp:39) [55]  (1.92 ns)
	'sub' operation ('tmp_14', hog_svm_fpga/xillybus_wrapper.cpp:41) [75]  (1.82 ns)
	'select' operation ('gradX', hog_svm_fpga/xillybus_wrapper.cpp:41) [76]  (0.968 ns)

 <State 5>: 1.66ns
The critical path consists of the following:
	'icmp' operation ('tmp_17', hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41) [80]  (1.66 ns)

 <State 6>: 7.91ns
The critical path consists of the following:
	'select' operation ('v', hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41) [81]  (0.968 ns)
	'add' operation ('addconv', hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41) [93]  (2.28 ns)
	'add' operation ('addconv2', hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41) [95]  (2.31 ns)
	'add' operation ('r1.V', hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41) [97]  (2.34 ns)

 <State 7>: 6.48ns
The critical path consists of the following:
	'icmp' operation ('tmp_18', hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41) [98]  (2.46 ns)
	'select' operation ('tmp_19', hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41) [99]  (0.766 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:41) of variable 'tmp_19', hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41 on array 'grad_vote_magnitude_s' [100]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
