#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri May 28 19:56:22 2021
# Process ID: 20040
# Current directory: D:/USTC/CA2021_labs/new_lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10288 D:\USTC\CA2021_labs\new_lab3\new_lab3.xpr
# Log file: D:/USTC/CA2021_labs/new_lab3/vivado.log
# Journal file: D:/USTC/CA2021_labs/new_lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/USTC/CA2021_labs/new_lab3/new_lab3.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cache [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
add_files -norecurse {D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv] -no_script -reset -force -quiet
remove_files  D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/hit_count}} 
current_wave_config {Untitled 1}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1/miss_count}} 
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1}} 
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1}} 
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1}} 
restart
run all
update_compile_order -fileset sources_1
close_sim
add_files -norecurse D:/USTC/CA2021_labs/new_lab3/new_lab3.srcs/sources_1/imports/CacheSrcCode/mem_QS.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1}} 
restart
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/RV32ICore_tb_inst/WBSegReg1}} 
restart
run all
run all
close_sim
