#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eaf5ab9a60 .scope module, "datapath_tb" "datapath_tb" 2 1;
 .timescale 0 0;
v000001eaf5b538a0_0 .var "aluControl", 3 0;
v000001eaf5b54200_0 .var "aluSrc", 0 0;
v000001eaf5b54480_0 .net "aluout", 31 0, v000001eaf5ae72b0_0;  1 drivers
v000001eaf5b53580_0 .var "clk", 0 0;
v000001eaf5b53800_0 .var "instr", 31 0;
v000001eaf5b540c0_0 .var "jump", 0 0;
v000001eaf5b53e40_0 .var "memtoReg", 0 0;
v000001eaf5b539e0_0 .net "pc", 31 0, v000001eaf5ae6a90_0;  1 drivers
v000001eaf5b547a0_0 .var "pcsrc", 0 0;
v000001eaf5b54660_0 .var "readData", 31 0;
v000001eaf5b53940_0 .var "regWrite", 0 0;
v000001eaf5b533a0_0 .var "regdst", 0 0;
v000001eaf5b53760_0 .var "reset", 0 0;
v000001eaf5b53b20_0 .net "writeData", 31 0, L_000001eaf5ad5080;  1 drivers
v000001eaf5b53f80_0 .net "zero", 0 0, L_000001eaf5bb8f50;  1 drivers
S_000001eaf5ab9bf0 .scope module, "uut" "datapath" 2 23, 3 1 0, S_000001eaf5ab9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "readData";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "aluSrc";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "memtoReg";
    .port_info 8 /INPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "regdst";
    .port_info 10 /INPUT 4 "aluControl";
    .port_info 11 /OUTPUT 32 "pc";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writeData";
    .port_info 14 /OUTPUT 1 "zero";
v000001eaf5b519d0_0 .net *"_ivl_11", 0 0, L_000001eaf5b54de0;  1 drivers
v000001eaf5b51570_0 .net *"_ivl_12", 15 0, L_000001eaf5b54e80;  1 drivers
v000001eaf5b51070_0 .net *"_ivl_15", 15 0, L_000001eaf5b54f20;  1 drivers
v000001eaf5b51750_0 .net "aluControl", 3 0, v000001eaf5b538a0_0;  1 drivers
v000001eaf5b51e30_0 .net "aluSrc", 0 0, v000001eaf5b54200_0;  1 drivers
v000001eaf5b51110_0 .net "aluout", 31 0, v000001eaf5ae72b0_0;  alias, 1 drivers
v000001eaf5b51ed0_0 .net "clk", 0 0, v000001eaf5b53580_0;  1 drivers
v000001eaf5b511b0_0 .net "data_wb", 31 0, L_000001eaf5b53120;  1 drivers
v000001eaf5b51250_0 .net "instr", 31 0, v000001eaf5b53800_0;  1 drivers
v000001eaf5b512f0_0 .net "jump", 0 0, v000001eaf5b540c0_0;  1 drivers
v000001eaf5b51f70_0 .net "memtoReg", 0 0, v000001eaf5b53e40_0;  1 drivers
v000001eaf5b51390_0 .net "pc", 31 0, v000001eaf5ae6a90_0;  alias, 1 drivers
v000001eaf5b51430_0 .net "pcsrc", 0 0, v000001eaf5b547a0_0;  1 drivers
v000001eaf5b514d0_0 .net "readData", 31 0, v000001eaf5b54660_0;  1 drivers
v000001eaf5b51610_0 .net "regWrite", 0 0, v000001eaf5b53940_0;  1 drivers
v000001eaf5b54980_0 .net "reg_write_address", 4 0, L_000001eaf5b54ca0;  1 drivers
v000001eaf5b53300_0 .net "regdst", 0 0, v000001eaf5b533a0_0;  1 drivers
v000001eaf5b53ee0_0 .net "reset", 0 0, v000001eaf5b53760_0;  1 drivers
v000001eaf5b534e0_0 .net "scra", 31 0, L_000001eaf5ad5010;  1 drivers
v000001eaf5b545c0_0 .net "scrb", 31 0, L_000001eaf5b54d40;  1 drivers
v000001eaf5b53da0_0 .net "writeData", 31 0, L_000001eaf5ad5080;  alias, 1 drivers
v000001eaf5b53a80_0 .net "zero", 0 0, L_000001eaf5bb8f50;  alias, 1 drivers
L_000001eaf5b54520 .part v000001eaf5b53800_0, 0, 26;
L_000001eaf5b536c0 .part v000001eaf5b53800_0, 16, 5;
L_000001eaf5b54700 .part v000001eaf5b53800_0, 11, 5;
L_000001eaf5b531c0 .part v000001eaf5b53800_0, 21, 5;
L_000001eaf5b54b60 .part v000001eaf5b53800_0, 16, 5;
L_000001eaf5b54de0 .part v000001eaf5b53800_0, 15, 1;
LS_000001eaf5b54e80_0_0 .concat [ 1 1 1 1], L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0;
LS_000001eaf5b54e80_0_4 .concat [ 1 1 1 1], L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0;
LS_000001eaf5b54e80_0_8 .concat [ 1 1 1 1], L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0;
LS_000001eaf5b54e80_0_12 .concat [ 1 1 1 1], L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0, L_000001eaf5b54de0;
L_000001eaf5b54e80 .concat [ 4 4 4 4], LS_000001eaf5b54e80_0_0, LS_000001eaf5b54e80_0_4, LS_000001eaf5b54e80_0_8, LS_000001eaf5b54e80_0_12;
L_000001eaf5b54f20 .part v000001eaf5b53800_0, 0, 16;
L_000001eaf5b53080 .concat [ 16 16 0 0], L_000001eaf5b54f20, L_000001eaf5b54e80;
S_000001eaf5ab5a20 .scope module, "aluSrcmux" "mux2to1" 3 45, 4 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaf5ae2b10 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae64f0_0 .net "a", 31 0, L_000001eaf5ad5080;  alias, 1 drivers
v000001eaf5ae5eb0_0 .net "b", 31 0, L_000001eaf5b53080;  1 drivers
v000001eaf5ae6d10_0 .net "out", 31 0, L_000001eaf5b54d40;  alias, 1 drivers
v000001eaf5ae7030_0 .net "sel", 0 0, v000001eaf5b54200_0;  alias, 1 drivers
L_000001eaf5b54d40 .functor MUXZ 32, L_000001eaf5ad5080, L_000001eaf5b53080, v000001eaf5b54200_0, C4<>;
S_000001eaf5ab5bb0 .scope module, "alu_inst" "alu" 3 59, 5 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "var1";
    .port_info 1 /INPUT 32 "var2";
    .port_info 2 /INPUT 4 "aluControl";
    .port_info 3 /OUTPUT 32 "aluout";
    .port_info 4 /OUTPUT 1 "zero";
P_000001eaf5ae3190 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
L_000001eaf5ad50f0 .functor AND 1, L_000001eaf5bb9950, L_000001eaf5bb9c70, C4<1>, C4<1>;
L_000001eaf5b601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae6130_0 .net/2u *"_ivl_0", 31 0, L_000001eaf5b601f0;  1 drivers
L_000001eaf5b60280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae6310_0 .net/2s *"_ivl_10", 1 0, L_000001eaf5b60280;  1 drivers
L_000001eaf5b602c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae61d0_0 .net/2s *"_ivl_12", 1 0, L_000001eaf5b602c8;  1 drivers
v000001eaf5ae7710_0 .net *"_ivl_14", 1 0, L_000001eaf5bb8af0;  1 drivers
v000001eaf5ae7670_0 .net *"_ivl_2", 0 0, L_000001eaf5bb9950;  1 drivers
L_000001eaf5b60238 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae75d0_0 .net/2u *"_ivl_4", 3 0, L_000001eaf5b60238;  1 drivers
v000001eaf5ae6270_0 .net *"_ivl_6", 0 0, L_000001eaf5bb9c70;  1 drivers
v000001eaf5ae6bd0_0 .net *"_ivl_9", 0 0, L_000001eaf5ad50f0;  1 drivers
v000001eaf5ae6590_0 .net "aluControl", 3 0, v000001eaf5b538a0_0;  alias, 1 drivers
v000001eaf5ae72b0_0 .var "aluout", 31 0;
v000001eaf5ae6db0_0 .net "var1", 31 0, L_000001eaf5ad5010;  alias, 1 drivers
v000001eaf5ae5f50_0 .net "var2", 31 0, L_000001eaf5b54d40;  alias, 1 drivers
v000001eaf5ae5ff0_0 .net "zero", 0 0, L_000001eaf5bb8f50;  alias, 1 drivers
E_000001eaf5ae3bd0 .event anyedge, v000001eaf5ae6590_0, v000001eaf5ae6db0_0, v000001eaf5ae6d10_0;
L_000001eaf5bb9950 .cmp/eq 32, v000001eaf5ae72b0_0, L_000001eaf5b601f0;
L_000001eaf5bb9c70 .cmp/eq 4, v000001eaf5b538a0_0, L_000001eaf5b60238;
L_000001eaf5bb8af0 .functor MUXZ 2, L_000001eaf5b602c8, L_000001eaf5b60280, L_000001eaf5ad50f0, C4<>;
L_000001eaf5bb8f50 .part L_000001eaf5bb8af0, 0, 1;
S_000001eaf5ab5d40 .scope module, "memtoRegmux" "mux2to1" 3 52, 4 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaf5ae4210 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae6f90_0 .net "a", 31 0, v000001eaf5ae72b0_0;  alias, 1 drivers
v000001eaf5ae70d0_0 .net "b", 31 0, v000001eaf5b54660_0;  alias, 1 drivers
v000001eaf5ae6630_0 .net "out", 31 0, L_000001eaf5b53120;  alias, 1 drivers
v000001eaf5ae7850_0 .net "sel", 0 0, v000001eaf5b53e40_0;  alias, 1 drivers
L_000001eaf5b53120 .functor MUXZ 32, v000001eaf5ae72b0_0, v000001eaf5b54660_0, v000001eaf5b53e40_0, C4<>;
S_000001eaf5aad4c0 .scope module, "pcmodule" "pc_module" 3 17, 6 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 26 "instr";
    .port_info 5 /OUTPUT 32 "pc";
v000001eaf5b52650_0 .net "clk", 0 0, v000001eaf5b53580_0;  alias, 1 drivers
v000001eaf5b52510_0 .net "instr", 25 0, L_000001eaf5b54520;  1 drivers
v000001eaf5b51890_0 .net "jump", 0 0, v000001eaf5b540c0_0;  alias, 1 drivers
v000001eaf5b51930_0 .net "pc", 31 0, v000001eaf5ae6a90_0;  alias, 1 drivers
v000001eaf5b52470_0 .net "pcadder4", 31 0, L_000001eaf5b53260;  1 drivers
v000001eaf5b521f0_0 .net "pcbranch", 31 0, L_000001eaf5b53440;  1 drivers
v000001eaf5b52970_0 .net "pcjump", 31 0, L_000001eaf5b54020;  1 drivers
v000001eaf5b52c90_0 .net "pcnext", 31 0, L_000001eaf5b548e0;  1 drivers
v000001eaf5b52010_0 .net "pcnext_temp", 31 0, L_000001eaf5b543e0;  1 drivers
v000001eaf5b52790_0 .net "pcsrc", 0 0, v000001eaf5b547a0_0;  alias, 1 drivers
v000001eaf5b528d0_0 .net "reset", 0 0, v000001eaf5b53760_0;  alias, 1 drivers
L_000001eaf5b53620 .part L_000001eaf5b54520, 0, 16;
S_000001eaf5aad650 .scope module, "branchmux" "mux2to1" 6 13, 4 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaf5ae3c90 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae7210_0 .net "a", 31 0, L_000001eaf5b53260;  alias, 1 drivers
v000001eaf5ae63b0_0 .net "b", 31 0, L_000001eaf5b53440;  alias, 1 drivers
v000001eaf5ae6c70_0 .net "out", 31 0, L_000001eaf5b543e0;  alias, 1 drivers
v000001eaf5ae6450_0 .net "sel", 0 0, v000001eaf5b547a0_0;  alias, 1 drivers
L_000001eaf5b543e0 .functor MUXZ 32, L_000001eaf5b53260, L_000001eaf5b53440, v000001eaf5b547a0_0, C4<>;
S_000001eaf5aad7e0 .scope module, "jumpmux" "mux2to1" 6 15, 4 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_000001eaf5ae4190 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae7350_0 .net "a", 31 0, L_000001eaf5b543e0;  alias, 1 drivers
v000001eaf5ae7170_0 .net "b", 31 0, L_000001eaf5b54020;  alias, 1 drivers
v000001eaf5ae66d0_0 .net "out", 31 0, L_000001eaf5b548e0;  alias, 1 drivers
v000001eaf5ae6ef0_0 .net "sel", 0 0, v000001eaf5b540c0_0;  alias, 1 drivers
L_000001eaf5b548e0 .functor MUXZ 32, L_000001eaf5b543e0, L_000001eaf5b54020, v000001eaf5b540c0_0, C4<>;
S_000001eaf5aaab00 .scope module, "pcadd" "pcadder4" 6 11, 7 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
P_000001eaf5ae41d0 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
L_000001eaf5b60088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae73f0_0 .net/2u *"_ivl_0", 31 0, L_000001eaf5b60088;  1 drivers
v000001eaf5ae6b30_0 .net "pc_in", 31 0, v000001eaf5ae6a90_0;  alias, 1 drivers
v000001eaf5ae6e50_0 .net "pc_out", 31 0, L_000001eaf5b53260;  alias, 1 drivers
L_000001eaf5b53260 .arith/sum 32, v000001eaf5ae6a90_0, L_000001eaf5b60088;
S_000001eaf5aaac90 .scope module, "pcbr" "pcbranch" 6 12, 8 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcbranch";
P_000001eaf5ae4250 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae7490_0 .net *"_ivl_1", 0 0, L_000001eaf5b54c00;  1 drivers
v000001eaf5ae6770_0 .net *"_ivl_2", 15 0, L_000001eaf5b542a0;  1 drivers
v000001eaf5ae7990_0 .net *"_ivl_7", 29 0, L_000001eaf5b53c60;  1 drivers
L_000001eaf5b600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaf5ae77b0_0 .net/2u *"_ivl_8", 1 0, L_000001eaf5b600d0;  1 drivers
v000001eaf5ae6810_0 .net "extend", 31 0, L_000001eaf5b53bc0;  1 drivers
v000001eaf5ae78f0_0 .net "instr", 15 0, L_000001eaf5b53620;  1 drivers
v000001eaf5ae68b0_0 .net "pcadder4", 31 0, L_000001eaf5b53260;  alias, 1 drivers
v000001eaf5ae7a30_0 .net "pcbranch", 31 0, L_000001eaf5b53440;  alias, 1 drivers
v000001eaf5ae6950_0 .net "shiftLeft", 31 0, L_000001eaf5b53d00;  1 drivers
L_000001eaf5b54c00 .part L_000001eaf5b53620, 15, 1;
LS_000001eaf5b542a0_0_0 .concat [ 1 1 1 1], L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00;
LS_000001eaf5b542a0_0_4 .concat [ 1 1 1 1], L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00;
LS_000001eaf5b542a0_0_8 .concat [ 1 1 1 1], L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00;
LS_000001eaf5b542a0_0_12 .concat [ 1 1 1 1], L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00, L_000001eaf5b54c00;
L_000001eaf5b542a0 .concat [ 4 4 4 4], LS_000001eaf5b542a0_0_0, LS_000001eaf5b542a0_0_4, LS_000001eaf5b542a0_0_8, LS_000001eaf5b542a0_0_12;
L_000001eaf5b53bc0 .concat [ 16 16 0 0], L_000001eaf5b53620, L_000001eaf5b542a0;
L_000001eaf5b53c60 .part L_000001eaf5b53bc0, 0, 30;
L_000001eaf5b53d00 .concat [ 2 30 0 0], L_000001eaf5b600d0, L_000001eaf5b53c60;
L_000001eaf5b53440 .arith/sum 32, L_000001eaf5b53260, L_000001eaf5b53d00;
S_000001eaf5aaae20 .scope module, "pcff" "pc_ff" 6 10, 9 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pcnext";
    .port_info 3 /OUTPUT 32 "pc";
v000001eaf5ae5e10_0 .net "clk", 0 0, v000001eaf5b53580_0;  alias, 1 drivers
v000001eaf5ae6a90_0 .var "pc", 31 0;
v000001eaf5ae5b90_0 .net "pcnext", 31 0, L_000001eaf5b548e0;  alias, 1 drivers
v000001eaf5ae5c30_0 .net "reset", 0 0, v000001eaf5b53760_0;  alias, 1 drivers
E_000001eaf5ae4bd0/0 .event negedge, v000001eaf5ae5c30_0;
E_000001eaf5ae4bd0/1 .event posedge, v000001eaf5ae5e10_0;
E_000001eaf5ae4bd0 .event/or E_000001eaf5ae4bd0/0, E_000001eaf5ae4bd0/1;
S_000001eaf5ab02d0 .scope module, "pcjump_inst" "pcjump" 6 14, 10 1 0, S_000001eaf5aad4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "instr";
    .port_info 1 /INPUT 32 "pcadder4";
    .port_info 2 /OUTPUT 32 "pcjump";
P_000001eaf5ae5150 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
v000001eaf5ae5cd0_0 .net *"_ivl_1", 3 0, L_000001eaf5b54a20;  1 drivers
L_000001eaf5b60118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaf5adac60_0 .net/2u *"_ivl_2", 1 0, L_000001eaf5b60118;  1 drivers
v000001eaf5ada4e0_0 .net "instr", 25 0, L_000001eaf5b54520;  alias, 1 drivers
v000001eaf5b526f0_0 .net "pcadder4", 31 0, L_000001eaf5b53260;  alias, 1 drivers
v000001eaf5b525b0_0 .net "pcjump", 31 0, L_000001eaf5b54020;  alias, 1 drivers
L_000001eaf5b54a20 .part L_000001eaf5b53260, 28, 4;
L_000001eaf5b54020 .concat [ 2 26 4 0], L_000001eaf5b60118, L_000001eaf5b54520, L_000001eaf5b54a20;
S_000001eaf5ab0460 .scope module, "reg_inst" "register" 3 33, 11 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "reg_address1";
    .port_info 3 /INPUT 5 "reg_address2";
    .port_info 4 /INPUT 5 "reg_write_address";
    .port_info 5 /INPUT 32 "data_wb";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 32 "data_out1";
    .port_info 8 /OUTPUT 32 "data_out2";
L_000001eaf5ad5010 .functor BUFZ 32, L_000001eaf5b54160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eaf5ad5080 .functor BUFZ 32, L_000001eaf5b54340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eaf5b52150 .array "REGISTER", 0 31, 31 0;
v000001eaf5b51bb0_0 .net *"_ivl_0", 31 0, L_000001eaf5b54160;  1 drivers
v000001eaf5b516b0_0 .net *"_ivl_10", 6 0, L_000001eaf5b54840;  1 drivers
L_000001eaf5b601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaf5b52830_0 .net *"_ivl_13", 1 0, L_000001eaf5b601a8;  1 drivers
v000001eaf5b52290_0 .net *"_ivl_2", 6 0, L_000001eaf5b54ac0;  1 drivers
L_000001eaf5b60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eaf5b52a10_0 .net *"_ivl_5", 1 0, L_000001eaf5b60160;  1 drivers
v000001eaf5b520b0_0 .net *"_ivl_8", 31 0, L_000001eaf5b54340;  1 drivers
v000001eaf5b517f0_0 .net "clk", 0 0, v000001eaf5b53580_0;  alias, 1 drivers
v000001eaf5b52ab0_0 .net "data_out1", 31 0, L_000001eaf5ad5010;  alias, 1 drivers
v000001eaf5b52330_0 .net "data_out2", 31 0, L_000001eaf5ad5080;  alias, 1 drivers
v000001eaf5b52b50_0 .net "data_wb", 31 0, L_000001eaf5b53120;  alias, 1 drivers
v000001eaf5b52bf0_0 .net "regWrite", 0 0, v000001eaf5b53940_0;  alias, 1 drivers
v000001eaf5b51c50_0 .net "reg_address1", 4 0, L_000001eaf5b531c0;  1 drivers
v000001eaf5b51cf0_0 .net "reg_address2", 4 0, L_000001eaf5b54b60;  1 drivers
v000001eaf5b51d90_0 .net "reg_write_address", 4 0, L_000001eaf5b54ca0;  alias, 1 drivers
v000001eaf5b523d0_0 .net "reset", 0 0, v000001eaf5b53760_0;  alias, 1 drivers
L_000001eaf5b54160 .array/port v000001eaf5b52150, L_000001eaf5b54ac0;
L_000001eaf5b54ac0 .concat [ 5 2 0 0], L_000001eaf5b531c0, L_000001eaf5b60160;
L_000001eaf5b54340 .array/port v000001eaf5b52150, L_000001eaf5b54840;
L_000001eaf5b54840 .concat [ 5 2 0 0], L_000001eaf5b54b60, L_000001eaf5b601a8;
S_000001eaf5ab05f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 11 16, 11 16 0, S_000001eaf5ab0460;
 .timescale 0 0;
v000001eaf5b51b10_0 .var/i "i", 31 0;
S_000001eaf5ab67a0 .scope module, "regdstmux" "mux2to1" 3 26, 4 1 0, S_000001eaf5ab9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_000001eaf5ae3c50 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000000101>;
v000001eaf5b52d30_0 .net "a", 4 0, L_000001eaf5b536c0;  1 drivers
v000001eaf5b52dd0_0 .net "b", 4 0, L_000001eaf5b54700;  1 drivers
v000001eaf5b52e70_0 .net "out", 4 0, L_000001eaf5b54ca0;  alias, 1 drivers
v000001eaf5b52f10_0 .net "sel", 0 0, v000001eaf5b533a0_0;  alias, 1 drivers
L_000001eaf5b54ca0 .functor MUXZ 5, L_000001eaf5b536c0, L_000001eaf5b54700, v000001eaf5b533a0_0, C4<>;
    .scope S_000001eaf5aaae20;
T_0 ;
    %wait E_000001eaf5ae4bd0;
    %load/vec4 v000001eaf5ae5c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eaf5ae6a90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eaf5ae5b90_0;
    %assign/vec4 v000001eaf5ae6a90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001eaf5ab0460;
T_1 ;
    %wait E_000001eaf5ae4bd0;
    %load/vec4 v000001eaf5b523d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_000001eaf5ab05f0;
    %jmp t_0;
    .scope S_000001eaf5ab05f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eaf5b51b10_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001eaf5b51b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eaf5b51b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaf5b52150, 0, 4;
    %load/vec4 v000001eaf5b51b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eaf5b51b10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000001eaf5ab0460;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eaf5b52bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001eaf5b51d90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001eaf5b52b50_0;
    %load/vec4 v000001eaf5b51d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaf5b52150, 0, 4;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eaf5b52150, 0, 4;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eaf5ab5bb0;
T_2 ;
    %wait E_000001eaf5ae3bd0;
    %load/vec4 v000001eaf5ae6590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000001eaf5ae6db0_0;
    %load/vec4 v000001eaf5ae5f50_0;
    %and;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000001eaf5ae6db0_0;
    %load/vec4 v000001eaf5ae5f50_0;
    %or;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001eaf5ae6db0_0;
    %load/vec4 v000001eaf5ae5f50_0;
    %add;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001eaf5ae6db0_0;
    %load/vec4 v000001eaf5ae5f50_0;
    %sub;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001eaf5ae6db0_0;
    %load/vec4 v000001eaf5ae5f50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v000001eaf5ae72b0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001eaf5ab9a60;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001eaf5b53580_0;
    %inv;
    %store/vec4 v000001eaf5b53580_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001eaf5ab9a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b53580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b53760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b533a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b547a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b53e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b54200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b53940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eaf5b540c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001eaf5b538a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eaf5b53800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eaf5b54660_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53760_0, 0, 1;
    %pushi/vec4 539099138, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 68 "$display", "ADDI Instruction: aluout = %h (Expected: R1 + 2)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 539164676, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$display", "ADDI Instruction: aluout = %h (Expected: R1 + 4)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 807665679, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 86 "$display", "ANDI Instruction: aluout = %h (Expected: R1 & 15)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 874840074, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 95 "$display", "ORI Instruction: aluout = %h (Expected: R1 | 10)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 673579011, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 104 "$display", "SLTI Instruction: aluout = %h (Expected: R1 < 3 ? 1 : 0)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 541523969, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 113 "$display", "ADDI Instruction: aluout = %h (Expected: R2 + 1)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 810024974, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "ANDI Instruction: aluout = %h (Expected: R2 & 14)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 877199371, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 131 "$display", "ORI Instruction: aluout = %h (Expected: R2 | 11)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 675938306, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 140 "$display", "SLTI Instruction: aluout = %h (Expected: R2 < 2 ? 1 : 0)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 543883269, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 149 "$display", "ADDI Instruction: aluout = %h (Expected: R3 + 5)", v000001eaf5b54480_0 {0 0 0};
    %pushi/vec4 2351038468, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001eaf5b54660_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 159 "$display", "LW Instruction: data_wb = %h (Expected: F)", v000001eaf5b53b20_0 {0 0 0};
    %pushi/vec4 2887909380, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 168 "$display", "SW Instruction: Address = %h, Value = %h (Expected: store R2 to memory location R1 + 4)", v000001eaf5b54480_0, v000001eaf5b53b20_0 {0 0 0};
    %pushi/vec4 134217729, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b540c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 175 "$display", "Jump Instruction: pc = %h (Expected: 4)", v000001eaf5b539e0_0 {0 0 0};
    %pushi/vec4 270663682, 0, 32;
    %store/vec4 v000001eaf5b53800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b540c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b533a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b54200_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001eaf5b538a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eaf5b547a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eaf5b53940_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 187 "$display", "BEQ Instruction: pc = %h (Expected: branch target address)", v000001eaf5b539e0_0 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "../../../Verification/datapath/datapath_tb.v";
    "datapath.v";
    "./PC/mux2to1.v";
    "./ALU/alu.v";
    "./PC/pc.v";
    "./PC/pcadder4.v";
    "./PC/pcbranch.v";
    "./PC/pc_ff.v";
    "./PC/pcjump.v";
    "./Register/register.v";
