==39252== Cachegrind, a cache and branch-prediction profiler
==39252== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39252== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39252== Command: ./sift .
==39252== 
--39252-- warning: L3 cache found, using its data for the LL simulation.
--39252-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39252-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39252== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39252== (see section Limitations in user manual)
==39252== NOTE: further instances of this message will not be shown
==39252== 
==39252== I   refs:      3,167,698,658
==39252== I1  misses:        4,292,645
==39252== LLi misses:            2,530
==39252== I1  miss rate:          0.14%
==39252== LLi miss rate:          0.00%
==39252== 
==39252== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39252== D1  misses:      140,321,074  (120,230,227 rd   +  20,090,847 wr)
==39252== LLd misses:        3,516,449  (  1,748,604 rd   +   1,767,845 wr)
==39252== D1  miss rate:          14.4% (       17.8%     +         6.7%  )
==39252== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39252== 
==39252== LL refs:         144,613,719  (124,522,872 rd   +  20,090,847 wr)
==39252== LL misses:         3,518,979  (  1,751,134 rd   +   1,767,845 wr)
==39252== LL miss rate:            0.1% (        0.0%     +         0.6%  )
