#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 22:40:03 2025
# Process ID: 3798630
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3798720
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 126397 ; free virtual = 229621
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.145; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3142.109 ; gain = 344.770 ; free physical = 126403 ; free virtual = 229630
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.191; parent = 3142.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3159.922 ; gain = 362.582 ; free physical = 126402 ; free virtual = 229629
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.004; parent = 3159.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3159.922 ; gain = 362.582 ; free physical = 126397 ; free virtual = 229623
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.004; parent = 3159.926; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3159.922 ; gain = 0.000 ; free physical = 126410 ; free virtual = 229635
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3321.641 ; gain = 0.000 ; free physical = 126463 ; free virtual = 229688
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3321.641 ; gain = 0.000 ; free physical = 126458 ; free virtual = 229684
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3321.641 ; gain = 524.301 ; free physical = 126504 ; free virtual = 229730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.707; parent = 3289.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3321.641 ; gain = 524.301 ; free physical = 126504 ; free virtual = 229730
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.707; parent = 3289.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3321.641 ; gain = 524.301 ; free physical = 126506 ; free virtual = 229732
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.381; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.707; parent = 3289.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.641 ; gain = 524.301 ; free physical = 126597 ; free virtual = 229824
Synthesis current peak Physical Memory [PSS] (MB): peak = 2651.593; parent = 2397.451; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.707; parent = 3289.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 224   
+---Registers : 
	               27 Bit    Registers := 224   
	               19 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3321.641 ; gain = 524.301 ; free physical = 126610 ; free virtual = 229856
Synthesis current peak Physical Memory [PSS] (MB): peak = 2751.862; parent = 2497.721; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4262.707; parent = 3289.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 3775.305 ; gain = 977.965 ; free physical = 126091 ; free virtual = 229337
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.550; parent = 3057.408; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4748.387; parent = 3775.309; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 3839.867 ; gain = 1042.527 ; free physical = 126014 ; free virtual = 229260
Synthesis current peak Physical Memory [PSS] (MB): peak = 3362.394; parent = 3108.252; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4812.949; parent = 3839.871; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125618 ; free virtual = 228864
Synthesis current peak Physical Memory [PSS] (MB): peak = 3408.812; parent = 3154.670; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125637 ; free virtual = 228883
Synthesis current peak Physical Memory [PSS] (MB): peak = 3414.999; parent = 3160.857; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125617 ; free virtual = 228863
Synthesis current peak Physical Memory [PSS] (MB): peak = 3415.026; parent = 3160.885; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125635 ; free virtual = 228881
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.226; parent = 3164.084; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125641 ; free virtual = 228887
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.226; parent = 3164.084; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125656 ; free virtual = 228902
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.483; parent = 3164.342; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125657 ; free virtual = 228903
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.483; parent = 3164.342; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][18] | 6      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4954|
|3     |LUT2   | 21592|
|4     |LUT3   |  3150|
|5     |LUT4   | 10125|
|6     |LUT5   |   450|
|7     |LUT6   | 20250|
|8     |SRL16E |    20|
|9     |FDRE   |  9005|
|10    |IBUF   |  8103|
|11    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4429.695 ; gain = 1632.355 ; free physical = 125659 ; free virtual = 228905
Synthesis current peak Physical Memory [PSS] (MB): peak = 3418.483; parent = 3164.342; children = 254.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5402.777; parent = 4429.699; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 4429.695 ; gain = 1470.637 ; free physical = 125710 ; free virtual = 228956
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4429.703 ; gain = 1632.355 ; free physical = 125710 ; free virtual = 228956
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4429.703 ; gain = 0.000 ; free physical = 125798 ; free virtual = 229044
INFO: [Netlist 29-17] Analyzing 13058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4453.707 ; gain = 0.000 ; free physical = 125824 ; free virtual = 229070
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8104 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 8103 instances

Synth Design complete, checksum: f35424af
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 4453.707 ; gain = 2749.188 ; free physical = 126098 ; free virtual = 229345
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4783.438 ; gain = 329.730 ; free physical = 125516 ; free virtual = 228763
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:42:21 2025...
