// Seed: 2457947870
module module_0 (
    input tri id_0,
    output tri1 id_1
    , id_5, id_6, id_7,
    output wand id_2,
    output supply1 id_3
);
  assign id_6 = id_5;
  always_latch @(posedge id_6) begin
    assert (id_0);
  end
  wire id_8;
  module_2(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1,
    input  tri1 id_2
);
  generate
    for (id_4 = id_4; id_2; ++id_0) begin
      assign id_4 = 1;
    end
  endgenerate
  wire id_5;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10, id_11;
  assign id_1 = 1;
  specify
    (negedge id_12 => (id_13 +: id_1)) = (id_7, 1);
    (negedge id_14 => (id_15 +: id_3)) = (id_5 == id_5, 1'b0);
    specparam id_16 = id_7;
  endspecify
endmodule
