// Seed: 1723806690
module module_0;
  assign id_1 = (id_1);
endmodule
module module_1 (
    output tri1 id_0
    , id_4,
    output wand id_1,
    input  tri1 id_2
);
  initial begin
    id_4 <= 1;
  end
  module_0();
endmodule
module module_2 (
    input wand  id_0,
    input logic id_1,
    input wire  id_2
);
  always @(id_1 << 1) begin
    id_4 <= id_1;
  end
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always
  fork
    id_6 <= 1;
    begin
      $display(!id_6, id_3, {id_3, id_6, id_6, (1'h0) & id_6}, id_7, id_6, 1'd0, 1 + id_6(""),
               1 ^ id_3, 1'b0);
    end
    begin : id_8
      #1 id_5 = 1'b0;
      id_5 <= id_6;
    end
  join
  module_0();
endmodule
