#include "kernels_RVV_16x16_fp16.h"



#include <stdio.h>
#include <stdlib.h>

#include <riscv_vector.h>


// gemm_RVV_10x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 10] @DRAM
// )
void gemm_RVV_10x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
}

// gemm_RVV_10x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 10] @DRAM
// )
void gemm_RVV_10x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
}

// gemm_RVV_10x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 10] @DRAM
// )
void gemm_RVV_10x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
}

// gemm_RVV_10x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 10] @DRAM
// )
void gemm_RVV_10x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
}

// gemm_RVV_10x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 10] @DRAM
// )
void gemm_RVV_10x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
}

// gemm_RVV_10x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 10] @DRAM
// )
void gemm_RVV_10x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
}

// gemm_RVV_10x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 10] @DRAM
// )
void gemm_RVV_10x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
}

// gemm_RVV_10x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 10] @DRAM
// )
void gemm_RVV_10x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(10));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
}

// gemm_RVV_10x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 10] @DRAM
// )
void gemm_RVV_10x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
}

// gemm_RVV_10x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 10] @DRAM
// )
void gemm_RVV_10x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(10));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(10));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
}

// gemm_RVV_10x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 10] @DRAM
// )
void gemm_RVV_10x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(10));
}

// gemm_RVV_10x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 10] @DRAM
// )
void gemm_RVV_10x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(10));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(10));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(10));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(10));
}

// gemm_RVV_10x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 10] @DRAM
// )
void gemm_RVV_10x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(10));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(10));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(10));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(10));
}

// gemm_RVV_10x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 10] @DRAM
// )
void gemm_RVV_10x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(10));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(10));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(10));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(10));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(10));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(10));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(10));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(10));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(10));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(10));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(10));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(10));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(10));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(10));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(10));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(10));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(10));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(10));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(10));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(10));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(10));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(10));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(10));
}

// gemm_RVV_10x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 10] @DRAM
// )
void gemm_RVV_10x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
}

// gemm_RVV_10x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 10] @DRAM
// )
void gemm_RVV_10x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
}

// gemm_RVV_10x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 10] @DRAM
// )
void gemm_RVV_10x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
}

// gemm_RVV_10x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 10] @DRAM
// )
void gemm_RVV_10x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
}

// gemm_RVV_10x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 10] @DRAM
// )
void gemm_RVV_10x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
}

// gemm_RVV_10x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 10] @DRAM
// )
void gemm_RVV_10x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
}

// gemm_RVV_10x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 10] @DRAM
// )
void gemm_RVV_10x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
}

// gemm_RVV_10x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 10] @DRAM
// )
void gemm_RVV_10x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
}

// gemm_RVV_10x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 10] @DRAM
// )
void gemm_RVV_10x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
}

// gemm_RVV_10x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 10] @DRAM
// )
void gemm_RVV_10x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
}

// gemm_RVV_10x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 10] @DRAM
// )
void gemm_RVV_10x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
}

// gemm_RVV_10x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 10] @DRAM
// )
void gemm_RVV_10x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
}

// gemm_RVV_10x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 10] @DRAM
// )
void gemm_RVV_10x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
}

// gemm_RVV_10x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 10] @DRAM
// )
void gemm_RVV_10x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
}

// gemm_RVV_10x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 10] @DRAM
// )
void gemm_RVV_10x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
}

// gemm_RVV_10x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 10] @DRAM
// )
void gemm_RVV_10x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
}

// gemm_RVV_10x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 10] @DRAM
// )
void gemm_RVV_10x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
}

// gemm_RVV_10x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 10] @DRAM
// )
void gemm_RVV_10x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(10));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(10));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(10));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(10));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(10));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(10));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(10));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(10));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(10));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(10));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(10));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(10));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(10));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(10));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(10));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(10));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(10));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(10));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
}

// gemm_RVV_11x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 11] @DRAM
// )
void gemm_RVV_11x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
}

// gemm_RVV_11x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 11] @DRAM
// )
void gemm_RVV_11x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
}

// gemm_RVV_11x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 11] @DRAM
// )
void gemm_RVV_11x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
}

// gemm_RVV_11x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 11] @DRAM
// )
void gemm_RVV_11x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
}

// gemm_RVV_11x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 11] @DRAM
// )
void gemm_RVV_11x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
}

// gemm_RVV_11x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 11] @DRAM
// )
void gemm_RVV_11x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
}

// gemm_RVV_11x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 11] @DRAM
// )
void gemm_RVV_11x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
}

// gemm_RVV_11x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 11] @DRAM
// )
void gemm_RVV_11x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(11));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
}

// gemm_RVV_11x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 11] @DRAM
// )
void gemm_RVV_11x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
}

// gemm_RVV_11x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 11] @DRAM
// )
void gemm_RVV_11x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(11));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(11));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
}

// gemm_RVV_11x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 11] @DRAM
// )
void gemm_RVV_11x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(11));
}

// gemm_RVV_11x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 11] @DRAM
// )
void gemm_RVV_11x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(11));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(11));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(11));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(11));
}

// gemm_RVV_11x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 11] @DRAM
// )
void gemm_RVV_11x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(11));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(11));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(11));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(11));
}

// gemm_RVV_11x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 11] @DRAM
// )
void gemm_RVV_11x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(11));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(11));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(11));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(11));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(11));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(11));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(11));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(11));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(11));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(11));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(11));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(11));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(11));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(11));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(11));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(11));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(11));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(11));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(11));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(11));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(11));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(11));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(11));
}

// gemm_RVV_11x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 11] @DRAM
// )
void gemm_RVV_11x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
}

// gemm_RVV_11x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 11] @DRAM
// )
void gemm_RVV_11x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
}

// gemm_RVV_11x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 11] @DRAM
// )
void gemm_RVV_11x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
}

// gemm_RVV_11x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 11] @DRAM
// )
void gemm_RVV_11x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
}

// gemm_RVV_11x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 11] @DRAM
// )
void gemm_RVV_11x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
}

// gemm_RVV_11x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 11] @DRAM
// )
void gemm_RVV_11x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
}

// gemm_RVV_11x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 11] @DRAM
// )
void gemm_RVV_11x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
}

// gemm_RVV_11x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 11] @DRAM
// )
void gemm_RVV_11x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
}

// gemm_RVV_11x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 11] @DRAM
// )
void gemm_RVV_11x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
}

// gemm_RVV_11x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 11] @DRAM
// )
void gemm_RVV_11x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
}

// gemm_RVV_11x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 11] @DRAM
// )
void gemm_RVV_11x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
}

// gemm_RVV_11x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 11] @DRAM
// )
void gemm_RVV_11x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
}

// gemm_RVV_11x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 11] @DRAM
// )
void gemm_RVV_11x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
}

// gemm_RVV_11x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 11] @DRAM
// )
void gemm_RVV_11x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
}

// gemm_RVV_11x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 11] @DRAM
// )
void gemm_RVV_11x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
}

// gemm_RVV_11x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 11] @DRAM
// )
void gemm_RVV_11x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
}

// gemm_RVV_11x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 11] @DRAM
// )
void gemm_RVV_11x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
}

// gemm_RVV_11x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 11] @DRAM
// )
void gemm_RVV_11x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(11));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(11));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(11));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(11));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(11));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(11));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(11));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(11));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(11));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(11));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(11));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(11));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(11));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(11));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(11));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(11));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(11));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(11));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
}

// gemm_RVV_12x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 12] @DRAM
// )
void gemm_RVV_12x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
}

// gemm_RVV_12x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 12] @DRAM
// )
void gemm_RVV_12x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
}

// gemm_RVV_12x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 12] @DRAM
// )
void gemm_RVV_12x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
}

// gemm_RVV_12x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 12] @DRAM
// )
void gemm_RVV_12x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
}

// gemm_RVV_12x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 12] @DRAM
// )
void gemm_RVV_12x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
}

// gemm_RVV_12x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 12] @DRAM
// )
void gemm_RVV_12x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
}

// gemm_RVV_12x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 12] @DRAM
// )
void gemm_RVV_12x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
}

// gemm_RVV_12x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 12] @DRAM
// )
void gemm_RVV_12x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(12));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
}

// gemm_RVV_12x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 12] @DRAM
// )
void gemm_RVV_12x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
}

// gemm_RVV_12x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 12] @DRAM
// )
void gemm_RVV_12x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(12));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(12));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
}

// gemm_RVV_12x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 12] @DRAM
// )
void gemm_RVV_12x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(12));
}

// gemm_RVV_12x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 12] @DRAM
// )
void gemm_RVV_12x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(12));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(12));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(12));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(12));
}

// gemm_RVV_12x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 12] @DRAM
// )
void gemm_RVV_12x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(12));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(12));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(12));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(12));
}

// gemm_RVV_12x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 12] @DRAM
// )
void gemm_RVV_12x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(12));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(12));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(12));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(12));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(12));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(12));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(12));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(12));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(12));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(12));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(12));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(12));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(12));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(12));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(12));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(12));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(12));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(12));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(12));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(12));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(12));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(12));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(12));
}

// gemm_RVV_12x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 12] @DRAM
// )
void gemm_RVV_12x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
}

// gemm_RVV_12x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 12] @DRAM
// )
void gemm_RVV_12x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
}

// gemm_RVV_12x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 12] @DRAM
// )
void gemm_RVV_12x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
}

// gemm_RVV_12x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 12] @DRAM
// )
void gemm_RVV_12x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
}

// gemm_RVV_12x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 12] @DRAM
// )
void gemm_RVV_12x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
}

// gemm_RVV_12x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 12] @DRAM
// )
void gemm_RVV_12x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
}

// gemm_RVV_12x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 12] @DRAM
// )
void gemm_RVV_12x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
}

// gemm_RVV_12x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 12] @DRAM
// )
void gemm_RVV_12x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
}

// gemm_RVV_12x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 12] @DRAM
// )
void gemm_RVV_12x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
}

// gemm_RVV_12x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 12] @DRAM
// )
void gemm_RVV_12x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
}

// gemm_RVV_12x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 12] @DRAM
// )
void gemm_RVV_12x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
}

// gemm_RVV_12x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 12] @DRAM
// )
void gemm_RVV_12x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
}

// gemm_RVV_12x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 12] @DRAM
// )
void gemm_RVV_12x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
}

// gemm_RVV_12x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 12] @DRAM
// )
void gemm_RVV_12x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
}

// gemm_RVV_12x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 12] @DRAM
// )
void gemm_RVV_12x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
}

// gemm_RVV_12x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 12] @DRAM
// )
void gemm_RVV_12x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
}

// gemm_RVV_12x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 12] @DRAM
// )
void gemm_RVV_12x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
}

// gemm_RVV_12x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 12] @DRAM
// )
void gemm_RVV_12x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(12));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(12));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(12));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(12));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(12));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(12));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(12));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(12));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(12));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(12));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(12));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(12));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(12));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(12));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(12));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(12));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(12));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(12));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
}

// gemm_RVV_13x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 13] @DRAM
// )
void gemm_RVV_13x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
}

// gemm_RVV_13x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 13] @DRAM
// )
void gemm_RVV_13x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
}

// gemm_RVV_13x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 13] @DRAM
// )
void gemm_RVV_13x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
}

// gemm_RVV_13x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 13] @DRAM
// )
void gemm_RVV_13x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
}

// gemm_RVV_13x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 13] @DRAM
// )
void gemm_RVV_13x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
}

// gemm_RVV_13x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 13] @DRAM
// )
void gemm_RVV_13x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
}

// gemm_RVV_13x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 13] @DRAM
// )
void gemm_RVV_13x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
}

// gemm_RVV_13x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 13] @DRAM
// )
void gemm_RVV_13x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(13));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
}

// gemm_RVV_13x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 13] @DRAM
// )
void gemm_RVV_13x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
}

// gemm_RVV_13x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 13] @DRAM
// )
void gemm_RVV_13x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(13));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(13));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
}

// gemm_RVV_13x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 13] @DRAM
// )
void gemm_RVV_13x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(13));
}

// gemm_RVV_13x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 13] @DRAM
// )
void gemm_RVV_13x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(13));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(13));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(13));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(13));
}

// gemm_RVV_13x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 13] @DRAM
// )
void gemm_RVV_13x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(13));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(13));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(13));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(13));
}

// gemm_RVV_13x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 13] @DRAM
// )
void gemm_RVV_13x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(13));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(13));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(13));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(13));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(13));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(13));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(13));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(13));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(13));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(13));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(13));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(13));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(13));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(13));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(13));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(13));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(13));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(13));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(13));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(13));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(13));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(13));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(13));
}

// gemm_RVV_13x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 13] @DRAM
// )
void gemm_RVV_13x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
}

// gemm_RVV_13x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 13] @DRAM
// )
void gemm_RVV_13x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
}

// gemm_RVV_13x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 13] @DRAM
// )
void gemm_RVV_13x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
}

// gemm_RVV_13x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 13] @DRAM
// )
void gemm_RVV_13x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
}

// gemm_RVV_13x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 13] @DRAM
// )
void gemm_RVV_13x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
}

// gemm_RVV_13x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 13] @DRAM
// )
void gemm_RVV_13x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
}

// gemm_RVV_13x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 13] @DRAM
// )
void gemm_RVV_13x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
}

// gemm_RVV_13x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 13] @DRAM
// )
void gemm_RVV_13x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
}

// gemm_RVV_13x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 13] @DRAM
// )
void gemm_RVV_13x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
}

// gemm_RVV_13x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 13] @DRAM
// )
void gemm_RVV_13x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
}

// gemm_RVV_13x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 13] @DRAM
// )
void gemm_RVV_13x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
}

// gemm_RVV_13x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 13] @DRAM
// )
void gemm_RVV_13x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
}

// gemm_RVV_13x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 13] @DRAM
// )
void gemm_RVV_13x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
}

// gemm_RVV_13x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 13] @DRAM
// )
void gemm_RVV_13x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
}

// gemm_RVV_13x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 13] @DRAM
// )
void gemm_RVV_13x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
}

// gemm_RVV_13x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 13] @DRAM
// )
void gemm_RVV_13x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
}

// gemm_RVV_13x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 13] @DRAM
// )
void gemm_RVV_13x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
}

// gemm_RVV_13x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 13] @DRAM
// )
void gemm_RVV_13x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(13));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(13));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(13));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(13));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(13));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(13));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(13));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(13));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(13));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(13));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(13));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(13));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(13));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(13));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(13));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(13));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(13));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(13));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
}

// gemm_RVV_14x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 14] @DRAM
// )
void gemm_RVV_14x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
}

// gemm_RVV_14x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 14] @DRAM
// )
void gemm_RVV_14x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
}

// gemm_RVV_14x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 14] @DRAM
// )
void gemm_RVV_14x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
}

// gemm_RVV_14x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 14] @DRAM
// )
void gemm_RVV_14x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
}

// gemm_RVV_14x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 14] @DRAM
// )
void gemm_RVV_14x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
}

// gemm_RVV_14x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 14] @DRAM
// )
void gemm_RVV_14x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
}

// gemm_RVV_14x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 14] @DRAM
// )
void gemm_RVV_14x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
}

// gemm_RVV_14x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 14] @DRAM
// )
void gemm_RVV_14x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(14));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
}

// gemm_RVV_14x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 14] @DRAM
// )
void gemm_RVV_14x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
}

// gemm_RVV_14x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 14] @DRAM
// )
void gemm_RVV_14x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(14));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(14));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
}

// gemm_RVV_14x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 14] @DRAM
// )
void gemm_RVV_14x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(14));
}

// gemm_RVV_14x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 14] @DRAM
// )
void gemm_RVV_14x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(14));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(14));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(14));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(14));
}

// gemm_RVV_14x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 14] @DRAM
// )
void gemm_RVV_14x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(14));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(14));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(14));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(14));
}

// gemm_RVV_14x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 14] @DRAM
// )
void gemm_RVV_14x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(14));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(14));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(14));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(14));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(14));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(14));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(14));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(14));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(14));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(14));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(14));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(14));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(14));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(14));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(14));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(14));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(14));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(14));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(14));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(14));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(14));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(14));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(14));
}

// gemm_RVV_14x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 14] @DRAM
// )
void gemm_RVV_14x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
}

// gemm_RVV_14x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 14] @DRAM
// )
void gemm_RVV_14x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
}

// gemm_RVV_14x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 14] @DRAM
// )
void gemm_RVV_14x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
}

// gemm_RVV_14x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 14] @DRAM
// )
void gemm_RVV_14x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
}

// gemm_RVV_14x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 14] @DRAM
// )
void gemm_RVV_14x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
}

// gemm_RVV_14x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 14] @DRAM
// )
void gemm_RVV_14x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
}

// gemm_RVV_14x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 14] @DRAM
// )
void gemm_RVV_14x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
}

// gemm_RVV_14x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 14] @DRAM
// )
void gemm_RVV_14x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
}

// gemm_RVV_14x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 14] @DRAM
// )
void gemm_RVV_14x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
}

// gemm_RVV_14x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 14] @DRAM
// )
void gemm_RVV_14x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
}

// gemm_RVV_14x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 14] @DRAM
// )
void gemm_RVV_14x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
}

// gemm_RVV_14x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 14] @DRAM
// )
void gemm_RVV_14x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
}

// gemm_RVV_14x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 14] @DRAM
// )
void gemm_RVV_14x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
}

// gemm_RVV_14x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 14] @DRAM
// )
void gemm_RVV_14x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
}

// gemm_RVV_14x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 14] @DRAM
// )
void gemm_RVV_14x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
}

// gemm_RVV_14x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 14] @DRAM
// )
void gemm_RVV_14x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
}

// gemm_RVV_14x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 14] @DRAM
// )
void gemm_RVV_14x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
}

// gemm_RVV_14x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 14] @DRAM
// )
void gemm_RVV_14x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(14));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(14));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(14));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(14));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(14));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(14));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(14));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(14));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(14));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(14));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(14));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(14));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(14));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(14));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(14));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(14));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(14));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(14));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
}

// gemm_RVV_15x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 15] @DRAM
// )
void gemm_RVV_15x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
}

// gemm_RVV_15x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 15] @DRAM
// )
void gemm_RVV_15x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
}

// gemm_RVV_15x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 15] @DRAM
// )
void gemm_RVV_15x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
}

// gemm_RVV_15x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 15] @DRAM
// )
void gemm_RVV_15x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
}

// gemm_RVV_15x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 15] @DRAM
// )
void gemm_RVV_15x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
}

// gemm_RVV_15x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 15] @DRAM
// )
void gemm_RVV_15x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
}

// gemm_RVV_15x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 15] @DRAM
// )
void gemm_RVV_15x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
}

// gemm_RVV_15x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 15] @DRAM
// )
void gemm_RVV_15x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(15));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
}

// gemm_RVV_15x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 15] @DRAM
// )
void gemm_RVV_15x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
}

// gemm_RVV_15x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 15] @DRAM
// )
void gemm_RVV_15x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(15));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(15));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
}

// gemm_RVV_15x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 15] @DRAM
// )
void gemm_RVV_15x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(15));
}

// gemm_RVV_15x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 15] @DRAM
// )
void gemm_RVV_15x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(15));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(15));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(15));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(15));
}

// gemm_RVV_15x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 15] @DRAM
// )
void gemm_RVV_15x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(15));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(15));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(15));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(15));
}

// gemm_RVV_15x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 15] @DRAM
// )
void gemm_RVV_15x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(15));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(15));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(15));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(15));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(15));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(15));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(15));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(15));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(15));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(15));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(15));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(15));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(15));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(15));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(15));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(15));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(15));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(15));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(15));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(15));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(15));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(15));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(15));
}

// gemm_RVV_15x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 15] @DRAM
// )
void gemm_RVV_15x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
}

// gemm_RVV_15x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 15] @DRAM
// )
void gemm_RVV_15x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
}

// gemm_RVV_15x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 15] @DRAM
// )
void gemm_RVV_15x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
}

// gemm_RVV_15x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 15] @DRAM
// )
void gemm_RVV_15x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
}

// gemm_RVV_15x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 15] @DRAM
// )
void gemm_RVV_15x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
}

// gemm_RVV_15x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 15] @DRAM
// )
void gemm_RVV_15x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
}

// gemm_RVV_15x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 15] @DRAM
// )
void gemm_RVV_15x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
}

// gemm_RVV_15x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 15] @DRAM
// )
void gemm_RVV_15x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
}

// gemm_RVV_15x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 15] @DRAM
// )
void gemm_RVV_15x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
}

// gemm_RVV_15x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 15] @DRAM
// )
void gemm_RVV_15x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
}

// gemm_RVV_15x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 15] @DRAM
// )
void gemm_RVV_15x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
}

// gemm_RVV_15x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 15] @DRAM
// )
void gemm_RVV_15x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
}

// gemm_RVV_15x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 15] @DRAM
// )
void gemm_RVV_15x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
}

// gemm_RVV_15x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 15] @DRAM
// )
void gemm_RVV_15x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
}

// gemm_RVV_15x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 15] @DRAM
// )
void gemm_RVV_15x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
}

// gemm_RVV_15x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 15] @DRAM
// )
void gemm_RVV_15x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
}

// gemm_RVV_15x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 15] @DRAM
// )
void gemm_RVV_15x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
}

// gemm_RVV_15x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 15] @DRAM
// )
void gemm_RVV_15x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(15));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(15));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(15));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(15));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(15));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(15));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(15));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(15));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(15));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(15));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(15));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(15));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(15));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(15));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(15));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(15));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(15));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(15));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
}

// gemm_RVV_16x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 16] @DRAM
// )
void gemm_RVV_16x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
}

// gemm_RVV_16x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 16] @DRAM
// )
void gemm_RVV_16x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
}

// gemm_RVV_16x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 16] @DRAM
// )
void gemm_RVV_16x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
}

// gemm_RVV_16x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 16] @DRAM
// )
void gemm_RVV_16x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
}

// gemm_RVV_16x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 16] @DRAM
// )
void gemm_RVV_16x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
}

// gemm_RVV_16x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 16] @DRAM
// )
void gemm_RVV_16x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
}

// gemm_RVV_16x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 16] @DRAM
// )
void gemm_RVV_16x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
}

// gemm_RVV_16x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 16] @DRAM
// )
void gemm_RVV_16x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(16));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
}

// gemm_RVV_16x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 16] @DRAM
// )
void gemm_RVV_16x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
}

// gemm_RVV_16x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 16] @DRAM
// )
void gemm_RVV_16x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(16));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(16));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
}

// gemm_RVV_16x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 16] @DRAM
// )
void gemm_RVV_16x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(16));
}

// gemm_RVV_16x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 16] @DRAM
// )
void gemm_RVV_16x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(16));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(16));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(16));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(16));
}

// gemm_RVV_16x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 16] @DRAM
// )
void gemm_RVV_16x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(16));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(16));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(16));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(16));
}

// gemm_RVV_16x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 16] @DRAM
// )
void gemm_RVV_16x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(16));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(16));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(16));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(16));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(16));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(16));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(16));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(16));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(16));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(16));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(16));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(16));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(16));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(16));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(16));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(16));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(16));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(16));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(16));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(16));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(16));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(16));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(16));
}

// gemm_RVV_16x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 16] @DRAM
// )
void gemm_RVV_16x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
}

// gemm_RVV_16x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 16] @DRAM
// )
void gemm_RVV_16x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
}

// gemm_RVV_16x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 16] @DRAM
// )
void gemm_RVV_16x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
}

// gemm_RVV_16x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 16] @DRAM
// )
void gemm_RVV_16x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
}

// gemm_RVV_16x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 16] @DRAM
// )
void gemm_RVV_16x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
}

// gemm_RVV_16x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 16] @DRAM
// )
void gemm_RVV_16x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
}

// gemm_RVV_16x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 16] @DRAM
// )
void gemm_RVV_16x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
}

// gemm_RVV_16x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 16] @DRAM
// )
void gemm_RVV_16x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
}

// gemm_RVV_16x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 16] @DRAM
// )
void gemm_RVV_16x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
}

// gemm_RVV_16x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 16] @DRAM
// )
void gemm_RVV_16x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
}

// gemm_RVV_16x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 16] @DRAM
// )
void gemm_RVV_16x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
}

// gemm_RVV_16x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 16] @DRAM
// )
void gemm_RVV_16x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
}

// gemm_RVV_16x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 16] @DRAM
// )
void gemm_RVV_16x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
}

// gemm_RVV_16x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 16] @DRAM
// )
void gemm_RVV_16x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
}

// gemm_RVV_16x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 16] @DRAM
// )
void gemm_RVV_16x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
}

// gemm_RVV_16x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 16] @DRAM
// )
void gemm_RVV_16x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
}

// gemm_RVV_16x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 16] @DRAM
// )
void gemm_RVV_16x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
}

// gemm_RVV_16x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 16] @DRAM
// )
void gemm_RVV_16x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(16));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(16));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(16));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(16));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(16));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(16));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(16));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(16));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(16));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(16));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(16));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(16));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(16));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(16));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(16));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(16));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(16));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(16));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
}

// gemm_RVV_1x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 1] @DRAM
// )
void gemm_RVV_1x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
}

// gemm_RVV_1x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 1] @DRAM
// )
void gemm_RVV_1x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
}

// gemm_RVV_1x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 1] @DRAM
// )
void gemm_RVV_1x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
}

// gemm_RVV_1x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 1] @DRAM
// )
void gemm_RVV_1x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
}

// gemm_RVV_1x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 1] @DRAM
// )
void gemm_RVV_1x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
}

// gemm_RVV_1x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 1] @DRAM
// )
void gemm_RVV_1x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
}

// gemm_RVV_1x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 1] @DRAM
// )
void gemm_RVV_1x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
}

// gemm_RVV_1x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 1] @DRAM
// )
void gemm_RVV_1x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(1));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
}

// gemm_RVV_1x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 1] @DRAM
// )
void gemm_RVV_1x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
}

// gemm_RVV_1x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 1] @DRAM
// )
void gemm_RVV_1x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(1));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(1));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
}

// gemm_RVV_1x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 1] @DRAM
// )
void gemm_RVV_1x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(1));
}

// gemm_RVV_1x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 1] @DRAM
// )
void gemm_RVV_1x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(1));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(1));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(1));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(1));
}

// gemm_RVV_1x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 1] @DRAM
// )
void gemm_RVV_1x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(1));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(1));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(1));
}

// gemm_RVV_1x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 1] @DRAM
// )
void gemm_RVV_1x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(1));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(1));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(1));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(1));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(1));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(1));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(1));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(1));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(1));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(1));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(1));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(1));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(1));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(1));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(1));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(1));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(1));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(1));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(1));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(1));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(1));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(1));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(1));
}

// gemm_RVV_1x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 1] @DRAM
// )
void gemm_RVV_1x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
}

// gemm_RVV_1x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 1] @DRAM
// )
void gemm_RVV_1x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
}

// gemm_RVV_1x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 1] @DRAM
// )
void gemm_RVV_1x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
}

// gemm_RVV_1x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 1] @DRAM
// )
void gemm_RVV_1x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
}

// gemm_RVV_1x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 1] @DRAM
// )
void gemm_RVV_1x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
}

// gemm_RVV_1x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 1] @DRAM
// )
void gemm_RVV_1x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
}

// gemm_RVV_1x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 1] @DRAM
// )
void gemm_RVV_1x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
}

// gemm_RVV_1x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 1] @DRAM
// )
void gemm_RVV_1x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
}

// gemm_RVV_1x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 1] @DRAM
// )
void gemm_RVV_1x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
}

// gemm_RVV_1x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 1] @DRAM
// )
void gemm_RVV_1x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
}

// gemm_RVV_1x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 1] @DRAM
// )
void gemm_RVV_1x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
}

// gemm_RVV_1x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 1] @DRAM
// )
void gemm_RVV_1x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
}

// gemm_RVV_1x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 1] @DRAM
// )
void gemm_RVV_1x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
}

// gemm_RVV_1x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 1] @DRAM
// )
void gemm_RVV_1x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
}

// gemm_RVV_1x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 1] @DRAM
// )
void gemm_RVV_1x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
}

// gemm_RVV_1x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 1] @DRAM
// )
void gemm_RVV_1x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
}

// gemm_RVV_1x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 1] @DRAM
// )
void gemm_RVV_1x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
}

// gemm_RVV_1x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 1] @DRAM
// )
void gemm_RVV_1x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(1));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(1));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(1));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(1));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(1));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(1));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(1));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(1));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(1));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(1));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(1));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(1));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(1));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(1));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(1));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(1));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(1));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(1));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
}

// gemm_RVV_2x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 2] @DRAM
// )
void gemm_RVV_2x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
}

// gemm_RVV_2x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 2] @DRAM
// )
void gemm_RVV_2x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
}

// gemm_RVV_2x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 2] @DRAM
// )
void gemm_RVV_2x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
}

// gemm_RVV_2x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 2] @DRAM
// )
void gemm_RVV_2x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
}

// gemm_RVV_2x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 2] @DRAM
// )
void gemm_RVV_2x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
}

// gemm_RVV_2x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 2] @DRAM
// )
void gemm_RVV_2x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
}

// gemm_RVV_2x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 2] @DRAM
// )
void gemm_RVV_2x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
}

// gemm_RVV_2x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 2] @DRAM
// )
void gemm_RVV_2x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(2));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
}

// gemm_RVV_2x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 2] @DRAM
// )
void gemm_RVV_2x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
}

// gemm_RVV_2x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 2] @DRAM
// )
void gemm_RVV_2x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(2));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(2));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
}

// gemm_RVV_2x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 2] @DRAM
// )
void gemm_RVV_2x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(2));
}

// gemm_RVV_2x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 2] @DRAM
// )
void gemm_RVV_2x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(2));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(2));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(2));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(2));
}

// gemm_RVV_2x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 2] @DRAM
// )
void gemm_RVV_2x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(2));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(2));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(2));
}

// gemm_RVV_2x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 2] @DRAM
// )
void gemm_RVV_2x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(2));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(2));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(2));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(2));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(2));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(2));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(2));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(2));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(2));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(2));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(2));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(2));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(2));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(2));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(2));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(2));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(2));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(2));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(2));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(2));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(2));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(2));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(2));
}

// gemm_RVV_2x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 2] @DRAM
// )
void gemm_RVV_2x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
}

// gemm_RVV_2x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 2] @DRAM
// )
void gemm_RVV_2x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
}

// gemm_RVV_2x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 2] @DRAM
// )
void gemm_RVV_2x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
}

// gemm_RVV_2x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 2] @DRAM
// )
void gemm_RVV_2x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
}

// gemm_RVV_2x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 2] @DRAM
// )
void gemm_RVV_2x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
}

// gemm_RVV_2x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 2] @DRAM
// )
void gemm_RVV_2x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
}

// gemm_RVV_2x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 2] @DRAM
// )
void gemm_RVV_2x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
}

// gemm_RVV_2x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 2] @DRAM
// )
void gemm_RVV_2x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
}

// gemm_RVV_2x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 2] @DRAM
// )
void gemm_RVV_2x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
}

// gemm_RVV_2x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 2] @DRAM
// )
void gemm_RVV_2x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
}

// gemm_RVV_2x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 2] @DRAM
// )
void gemm_RVV_2x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
}

// gemm_RVV_2x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 2] @DRAM
// )
void gemm_RVV_2x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
}

// gemm_RVV_2x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 2] @DRAM
// )
void gemm_RVV_2x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
}

// gemm_RVV_2x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 2] @DRAM
// )
void gemm_RVV_2x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
}

// gemm_RVV_2x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 2] @DRAM
// )
void gemm_RVV_2x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
}

// gemm_RVV_2x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 2] @DRAM
// )
void gemm_RVV_2x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
}

// gemm_RVV_2x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 2] @DRAM
// )
void gemm_RVV_2x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
}

// gemm_RVV_2x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 2] @DRAM
// )
void gemm_RVV_2x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(2));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(2));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(2));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(2));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(2));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(2));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(2));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(2));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(2));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(2));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(2));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(2));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(2));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(2));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(2));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(2));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(2));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(2));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
}

// gemm_RVV_3x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 3] @DRAM
// )
void gemm_RVV_3x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
}

// gemm_RVV_3x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 3] @DRAM
// )
void gemm_RVV_3x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
}

// gemm_RVV_3x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 3] @DRAM
// )
void gemm_RVV_3x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
}

// gemm_RVV_3x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 3] @DRAM
// )
void gemm_RVV_3x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
}

// gemm_RVV_3x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 3] @DRAM
// )
void gemm_RVV_3x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
}

// gemm_RVV_3x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 3] @DRAM
// )
void gemm_RVV_3x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
}

// gemm_RVV_3x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 3] @DRAM
// )
void gemm_RVV_3x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
}

// gemm_RVV_3x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 3] @DRAM
// )
void gemm_RVV_3x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(3));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
}

// gemm_RVV_3x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 3] @DRAM
// )
void gemm_RVV_3x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
}

// gemm_RVV_3x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 3] @DRAM
// )
void gemm_RVV_3x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(3));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(3));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
}

// gemm_RVV_3x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 3] @DRAM
// )
void gemm_RVV_3x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(3));
}

// gemm_RVV_3x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 3] @DRAM
// )
void gemm_RVV_3x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(3));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(3));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(3));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(3));
}

// gemm_RVV_3x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 3] @DRAM
// )
void gemm_RVV_3x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(3));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(3));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(3));
}

// gemm_RVV_3x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 3] @DRAM
// )
void gemm_RVV_3x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(3));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(3));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(3));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(3));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(3));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(3));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(3));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(3));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(3));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(3));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(3));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(3));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(3));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(3));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(3));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(3));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(3));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(3));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(3));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(3));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(3));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(3));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(3));
}

// gemm_RVV_3x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 3] @DRAM
// )
void gemm_RVV_3x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
}

// gemm_RVV_3x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 3] @DRAM
// )
void gemm_RVV_3x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
}

// gemm_RVV_3x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 3] @DRAM
// )
void gemm_RVV_3x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
}

// gemm_RVV_3x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 3] @DRAM
// )
void gemm_RVV_3x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
}

// gemm_RVV_3x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 3] @DRAM
// )
void gemm_RVV_3x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
}

// gemm_RVV_3x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 3] @DRAM
// )
void gemm_RVV_3x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
}

// gemm_RVV_3x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 3] @DRAM
// )
void gemm_RVV_3x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
}

// gemm_RVV_3x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 3] @DRAM
// )
void gemm_RVV_3x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
}

// gemm_RVV_3x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 3] @DRAM
// )
void gemm_RVV_3x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
}

// gemm_RVV_3x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 3] @DRAM
// )
void gemm_RVV_3x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
}

// gemm_RVV_3x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 3] @DRAM
// )
void gemm_RVV_3x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
}

// gemm_RVV_3x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 3] @DRAM
// )
void gemm_RVV_3x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
}

// gemm_RVV_3x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 3] @DRAM
// )
void gemm_RVV_3x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
}

// gemm_RVV_3x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 3] @DRAM
// )
void gemm_RVV_3x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
}

// gemm_RVV_3x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 3] @DRAM
// )
void gemm_RVV_3x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
}

// gemm_RVV_3x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 3] @DRAM
// )
void gemm_RVV_3x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
}

// gemm_RVV_3x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 3] @DRAM
// )
void gemm_RVV_3x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
}

// gemm_RVV_3x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 3] @DRAM
// )
void gemm_RVV_3x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(3));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(3));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(3));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(3));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(3));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(3));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(3));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(3));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(3));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(3));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(3));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(3));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(3));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(3));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(3));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(3));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(3));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(3));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
}

// gemm_RVV_4x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 4] @DRAM
// )
void gemm_RVV_4x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
}

// gemm_RVV_4x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 4] @DRAM
// )
void gemm_RVV_4x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
}

// gemm_RVV_4x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 4] @DRAM
// )
void gemm_RVV_4x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
}

// gemm_RVV_4x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 4] @DRAM
// )
void gemm_RVV_4x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
}

// gemm_RVV_4x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 4] @DRAM
// )
void gemm_RVV_4x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
}

// gemm_RVV_4x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 4] @DRAM
// )
void gemm_RVV_4x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
}

// gemm_RVV_4x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 4] @DRAM
// )
void gemm_RVV_4x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
}

// gemm_RVV_4x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 4] @DRAM
// )
void gemm_RVV_4x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(4));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
}

// gemm_RVV_4x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 4] @DRAM
// )
void gemm_RVV_4x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
}

// gemm_RVV_4x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 4] @DRAM
// )
void gemm_RVV_4x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(4));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(4));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
}

// gemm_RVV_4x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 4] @DRAM
// )
void gemm_RVV_4x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(4));
}

// gemm_RVV_4x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 4] @DRAM
// )
void gemm_RVV_4x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(4));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(4));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(4));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(4));
}

// gemm_RVV_4x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 4] @DRAM
// )
void gemm_RVV_4x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(4));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(4));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(4));
}

// gemm_RVV_4x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 4] @DRAM
// )
void gemm_RVV_4x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(4));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(4));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(4));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(4));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(4));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(4));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(4));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(4));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(4));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(4));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(4));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(4));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(4));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(4));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(4));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(4));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(4));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(4));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(4));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(4));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(4));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(4));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(4));
}

// gemm_RVV_4x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 4] @DRAM
// )
void gemm_RVV_4x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
}

// gemm_RVV_4x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 4] @DRAM
// )
void gemm_RVV_4x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
}

// gemm_RVV_4x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 4] @DRAM
// )
void gemm_RVV_4x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
}

// gemm_RVV_4x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 4] @DRAM
// )
void gemm_RVV_4x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
}

// gemm_RVV_4x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 4] @DRAM
// )
void gemm_RVV_4x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
}

// gemm_RVV_4x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 4] @DRAM
// )
void gemm_RVV_4x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
}

// gemm_RVV_4x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 4] @DRAM
// )
void gemm_RVV_4x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
}

// gemm_RVV_4x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 4] @DRAM
// )
void gemm_RVV_4x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
}

// gemm_RVV_4x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 4] @DRAM
// )
void gemm_RVV_4x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
}

// gemm_RVV_4x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 4] @DRAM
// )
void gemm_RVV_4x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
}

// gemm_RVV_4x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 4] @DRAM
// )
void gemm_RVV_4x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
}

// gemm_RVV_4x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 4] @DRAM
// )
void gemm_RVV_4x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
}

// gemm_RVV_4x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 4] @DRAM
// )
void gemm_RVV_4x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
}

// gemm_RVV_4x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 4] @DRAM
// )
void gemm_RVV_4x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
}

// gemm_RVV_4x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 4] @DRAM
// )
void gemm_RVV_4x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
}

// gemm_RVV_4x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 4] @DRAM
// )
void gemm_RVV_4x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
}

// gemm_RVV_4x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 4] @DRAM
// )
void gemm_RVV_4x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
}

// gemm_RVV_4x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 4] @DRAM
// )
void gemm_RVV_4x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(4));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(4));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(4));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(4));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(4));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(4));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(4));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(4));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(4));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(4));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(4));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(4));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(4));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(4));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(4));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(4));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(4));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(4));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
}

// gemm_RVV_5x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 5] @DRAM
// )
void gemm_RVV_5x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
}

// gemm_RVV_5x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 5] @DRAM
// )
void gemm_RVV_5x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
}

// gemm_RVV_5x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 5] @DRAM
// )
void gemm_RVV_5x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
}

// gemm_RVV_5x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 5] @DRAM
// )
void gemm_RVV_5x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
}

// gemm_RVV_5x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 5] @DRAM
// )
void gemm_RVV_5x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
}

// gemm_RVV_5x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 5] @DRAM
// )
void gemm_RVV_5x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
}

// gemm_RVV_5x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 5] @DRAM
// )
void gemm_RVV_5x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
}

// gemm_RVV_5x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 5] @DRAM
// )
void gemm_RVV_5x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(5));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
}

// gemm_RVV_5x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 5] @DRAM
// )
void gemm_RVV_5x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
}

// gemm_RVV_5x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 5] @DRAM
// )
void gemm_RVV_5x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(5));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(5));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
}

// gemm_RVV_5x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 5] @DRAM
// )
void gemm_RVV_5x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(5));
}

// gemm_RVV_5x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 5] @DRAM
// )
void gemm_RVV_5x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(5));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(5));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(5));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(5));
}

// gemm_RVV_5x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 5] @DRAM
// )
void gemm_RVV_5x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(5));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(5));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(5));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(5));
}

// gemm_RVV_5x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 5] @DRAM
// )
void gemm_RVV_5x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(5));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(5));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(5));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(5));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(5));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(5));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(5));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(5));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(5));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(5));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(5));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(5));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(5));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(5));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(5));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(5));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(5));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(5));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(5));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(5));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(5));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(5));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(5));
}

// gemm_RVV_5x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 5] @DRAM
// )
void gemm_RVV_5x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
}

// gemm_RVV_5x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 5] @DRAM
// )
void gemm_RVV_5x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
}

// gemm_RVV_5x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 5] @DRAM
// )
void gemm_RVV_5x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
}

// gemm_RVV_5x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 5] @DRAM
// )
void gemm_RVV_5x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
}

// gemm_RVV_5x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 5] @DRAM
// )
void gemm_RVV_5x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
}

// gemm_RVV_5x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 5] @DRAM
// )
void gemm_RVV_5x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
}

// gemm_RVV_5x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 5] @DRAM
// )
void gemm_RVV_5x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
}

// gemm_RVV_5x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 5] @DRAM
// )
void gemm_RVV_5x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
}

// gemm_RVV_5x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 5] @DRAM
// )
void gemm_RVV_5x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
}

// gemm_RVV_5x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 5] @DRAM
// )
void gemm_RVV_5x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
}

// gemm_RVV_5x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 5] @DRAM
// )
void gemm_RVV_5x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
}

// gemm_RVV_5x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 5] @DRAM
// )
void gemm_RVV_5x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
}

// gemm_RVV_5x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 5] @DRAM
// )
void gemm_RVV_5x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
}

// gemm_RVV_5x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 5] @DRAM
// )
void gemm_RVV_5x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
}

// gemm_RVV_5x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 5] @DRAM
// )
void gemm_RVV_5x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
}

// gemm_RVV_5x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 5] @DRAM
// )
void gemm_RVV_5x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
}

// gemm_RVV_5x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 5] @DRAM
// )
void gemm_RVV_5x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
}

// gemm_RVV_5x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 5] @DRAM
// )
void gemm_RVV_5x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(5));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(5));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(5));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(5));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(5));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(5));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(5));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(5));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(5));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(5));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(5));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(5));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(5));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(5));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(5));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(5));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(5));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(5));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
}

// gemm_RVV_6x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 6] @DRAM
// )
void gemm_RVV_6x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
}

// gemm_RVV_6x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 6] @DRAM
// )
void gemm_RVV_6x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
}

// gemm_RVV_6x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 6] @DRAM
// )
void gemm_RVV_6x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
}

// gemm_RVV_6x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 6] @DRAM
// )
void gemm_RVV_6x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
}

// gemm_RVV_6x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 6] @DRAM
// )
void gemm_RVV_6x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
}

// gemm_RVV_6x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 6] @DRAM
// )
void gemm_RVV_6x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
}

// gemm_RVV_6x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 6] @DRAM
// )
void gemm_RVV_6x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
}

// gemm_RVV_6x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 6] @DRAM
// )
void gemm_RVV_6x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(6));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
}

// gemm_RVV_6x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 6] @DRAM
// )
void gemm_RVV_6x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
}

// gemm_RVV_6x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 6] @DRAM
// )
void gemm_RVV_6x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(6));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(6));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
}

// gemm_RVV_6x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 6] @DRAM
// )
void gemm_RVV_6x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(6));
}

// gemm_RVV_6x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 6] @DRAM
// )
void gemm_RVV_6x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(6));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(6));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(6));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(6));
}

// gemm_RVV_6x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 6] @DRAM
// )
void gemm_RVV_6x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(6));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(6));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(6));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(6));
}

// gemm_RVV_6x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 6] @DRAM
// )
void gemm_RVV_6x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(6));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(6));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(6));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(6));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(6));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(6));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(6));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(6));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(6));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(6));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(6));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(6));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(6));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(6));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(6));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(6));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(6));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(6));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(6));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(6));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(6));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(6));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(6));
}

// gemm_RVV_6x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 6] @DRAM
// )
void gemm_RVV_6x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
}

// gemm_RVV_6x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 6] @DRAM
// )
void gemm_RVV_6x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
}

// gemm_RVV_6x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 6] @DRAM
// )
void gemm_RVV_6x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
}

// gemm_RVV_6x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 6] @DRAM
// )
void gemm_RVV_6x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
}

// gemm_RVV_6x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 6] @DRAM
// )
void gemm_RVV_6x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
}

// gemm_RVV_6x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 6] @DRAM
// )
void gemm_RVV_6x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
}

// gemm_RVV_6x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 6] @DRAM
// )
void gemm_RVV_6x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
}

// gemm_RVV_6x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 6] @DRAM
// )
void gemm_RVV_6x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
}

// gemm_RVV_6x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 6] @DRAM
// )
void gemm_RVV_6x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
}

// gemm_RVV_6x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 6] @DRAM
// )
void gemm_RVV_6x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
}

// gemm_RVV_6x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 6] @DRAM
// )
void gemm_RVV_6x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
}

// gemm_RVV_6x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 6] @DRAM
// )
void gemm_RVV_6x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
}

// gemm_RVV_6x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 6] @DRAM
// )
void gemm_RVV_6x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
}

// gemm_RVV_6x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 6] @DRAM
// )
void gemm_RVV_6x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
}

// gemm_RVV_6x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 6] @DRAM
// )
void gemm_RVV_6x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
}

// gemm_RVV_6x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 6] @DRAM
// )
void gemm_RVV_6x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
}

// gemm_RVV_6x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 6] @DRAM
// )
void gemm_RVV_6x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
}

// gemm_RVV_6x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 6] @DRAM
// )
void gemm_RVV_6x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(6));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(6));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(6));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(6));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(6));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(6));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(6));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(6));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(6));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(6));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(6));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(6));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(6));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(6));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(6));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(6));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(6));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(6));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
}

// gemm_RVV_7x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 7] @DRAM
// )
void gemm_RVV_7x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
}

// gemm_RVV_7x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 7] @DRAM
// )
void gemm_RVV_7x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
}

// gemm_RVV_7x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 7] @DRAM
// )
void gemm_RVV_7x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
}

// gemm_RVV_7x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 7] @DRAM
// )
void gemm_RVV_7x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
}

// gemm_RVV_7x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 7] @DRAM
// )
void gemm_RVV_7x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
}

// gemm_RVV_7x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 7] @DRAM
// )
void gemm_RVV_7x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
}

// gemm_RVV_7x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 7] @DRAM
// )
void gemm_RVV_7x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
}

// gemm_RVV_7x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 7] @DRAM
// )
void gemm_RVV_7x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(7));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
}

// gemm_RVV_7x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 7] @DRAM
// )
void gemm_RVV_7x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
}

// gemm_RVV_7x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 7] @DRAM
// )
void gemm_RVV_7x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(7));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(7));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
}

// gemm_RVV_7x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 7] @DRAM
// )
void gemm_RVV_7x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(7));
}

// gemm_RVV_7x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 7] @DRAM
// )
void gemm_RVV_7x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(7));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(7));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(7));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(7));
}

// gemm_RVV_7x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 7] @DRAM
// )
void gemm_RVV_7x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(7));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(7));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(7));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(7));
}

// gemm_RVV_7x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 7] @DRAM
// )
void gemm_RVV_7x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(7));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(7));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(7));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(7));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(7));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(7));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(7));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(7));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(7));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(7));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(7));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(7));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(7));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(7));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(7));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(7));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(7));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(7));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(7));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(7));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(7));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(7));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(7));
}

// gemm_RVV_7x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 7] @DRAM
// )
void gemm_RVV_7x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
}

// gemm_RVV_7x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 7] @DRAM
// )
void gemm_RVV_7x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
}

// gemm_RVV_7x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 7] @DRAM
// )
void gemm_RVV_7x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
}

// gemm_RVV_7x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 7] @DRAM
// )
void gemm_RVV_7x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
}

// gemm_RVV_7x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 7] @DRAM
// )
void gemm_RVV_7x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
}

// gemm_RVV_7x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 7] @DRAM
// )
void gemm_RVV_7x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
}

// gemm_RVV_7x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 7] @DRAM
// )
void gemm_RVV_7x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
}

// gemm_RVV_7x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 7] @DRAM
// )
void gemm_RVV_7x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
}

// gemm_RVV_7x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 7] @DRAM
// )
void gemm_RVV_7x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
}

// gemm_RVV_7x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 7] @DRAM
// )
void gemm_RVV_7x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
}

// gemm_RVV_7x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 7] @DRAM
// )
void gemm_RVV_7x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
}

// gemm_RVV_7x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 7] @DRAM
// )
void gemm_RVV_7x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
}

// gemm_RVV_7x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 7] @DRAM
// )
void gemm_RVV_7x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
}

// gemm_RVV_7x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 7] @DRAM
// )
void gemm_RVV_7x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
}

// gemm_RVV_7x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 7] @DRAM
// )
void gemm_RVV_7x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
}

// gemm_RVV_7x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 7] @DRAM
// )
void gemm_RVV_7x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
}

// gemm_RVV_7x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 7] @DRAM
// )
void gemm_RVV_7x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
}

// gemm_RVV_7x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 7] @DRAM
// )
void gemm_RVV_7x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(7));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(7));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(7));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(7));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(7));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(7));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(7));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(7));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(7));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(7));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(7));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(7));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(7));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(7));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(7));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(7));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(7));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(7));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
}

// gemm_RVV_8x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 8] @DRAM
// )
void gemm_RVV_8x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
}

// gemm_RVV_8x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 8] @DRAM
// )
void gemm_RVV_8x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
}

// gemm_RVV_8x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 8] @DRAM
// )
void gemm_RVV_8x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
}

// gemm_RVV_8x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 8] @DRAM
// )
void gemm_RVV_8x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
}

// gemm_RVV_8x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 8] @DRAM
// )
void gemm_RVV_8x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
}

// gemm_RVV_8x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 8] @DRAM
// )
void gemm_RVV_8x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
}

// gemm_RVV_8x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 8] @DRAM
// )
void gemm_RVV_8x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
}

// gemm_RVV_8x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 8] @DRAM
// )
void gemm_RVV_8x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(8));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
}

// gemm_RVV_8x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 8] @DRAM
// )
void gemm_RVV_8x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
}

// gemm_RVV_8x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 8] @DRAM
// )
void gemm_RVV_8x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(8));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(8));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
}

// gemm_RVV_8x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 8] @DRAM
// )
void gemm_RVV_8x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(8));
}

// gemm_RVV_8x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 8] @DRAM
// )
void gemm_RVV_8x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(8));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(8));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(8));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(8));
}

// gemm_RVV_8x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 8] @DRAM
// )
void gemm_RVV_8x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(8));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(8));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(8));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(8));
}

// gemm_RVV_8x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 8] @DRAM
// )
void gemm_RVV_8x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(8));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(8));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(8));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(8));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(8));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(8));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(8));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(8));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(8));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(8));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(8));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(8));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(8));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(8));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(8));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(8));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(8));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(8));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(8));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(8));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(8));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(8));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(8));
}

// gemm_RVV_8x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 8] @DRAM
// )
void gemm_RVV_8x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
}

// gemm_RVV_8x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 8] @DRAM
// )
void gemm_RVV_8x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
}

// gemm_RVV_8x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 8] @DRAM
// )
void gemm_RVV_8x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
}

// gemm_RVV_8x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 8] @DRAM
// )
void gemm_RVV_8x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
}

// gemm_RVV_8x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 8] @DRAM
// )
void gemm_RVV_8x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
}

// gemm_RVV_8x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 8] @DRAM
// )
void gemm_RVV_8x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
}

// gemm_RVV_8x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 8] @DRAM
// )
void gemm_RVV_8x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
}

// gemm_RVV_8x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 8] @DRAM
// )
void gemm_RVV_8x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
}

// gemm_RVV_8x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 8] @DRAM
// )
void gemm_RVV_8x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
}

// gemm_RVV_8x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 8] @DRAM
// )
void gemm_RVV_8x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
}

// gemm_RVV_8x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 8] @DRAM
// )
void gemm_RVV_8x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
}

// gemm_RVV_8x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 8] @DRAM
// )
void gemm_RVV_8x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
}

// gemm_RVV_8x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 8] @DRAM
// )
void gemm_RVV_8x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
}

// gemm_RVV_8x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 8] @DRAM
// )
void gemm_RVV_8x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
}

// gemm_RVV_8x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 8] @DRAM
// )
void gemm_RVV_8x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
}

// gemm_RVV_8x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 8] @DRAM
// )
void gemm_RVV_8x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
}

// gemm_RVV_8x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 8] @DRAM
// )
void gemm_RVV_8x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
}

// gemm_RVV_8x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 8] @DRAM
// )
void gemm_RVV_8x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(8));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(8));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(8));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(8));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(8));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(8));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(8));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(8));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(8));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(8));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(8));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(8));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(8));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(8));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(8));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(8));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(8));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(8));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
}

// gemm_RVV_9x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 9] @DRAM
// )
void gemm_RVV_9x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
}

// gemm_RVV_9x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 9] @DRAM
// )
void gemm_RVV_9x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
}

// gemm_RVV_9x11_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 9] @DRAM
// )
void gemm_RVV_9x11_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
}

// gemm_RVV_9x11_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 11] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][11, 9] @DRAM
// )
void gemm_RVV_9x11_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
}

// gemm_RVV_9x12_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 9] @DRAM
// )
void gemm_RVV_9x12_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
}

// gemm_RVV_9x12_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 12] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][12, 9] @DRAM
// )
void gemm_RVV_9x12_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
}

// gemm_RVV_9x13_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 9] @DRAM
// )
void gemm_RVV_9x13_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
}

// gemm_RVV_9x13_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 13] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][13, 9] @DRAM
// )
void gemm_RVV_9x13_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(9));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
}

// gemm_RVV_9x14_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 9] @DRAM
// )
void gemm_RVV_9x14_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
}

// gemm_RVV_9x14_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 14] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][14, 9] @DRAM
// )
void gemm_RVV_9x14_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(9));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(9));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
}

// gemm_RVV_9x15_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 9] @DRAM
// )
void gemm_RVV_9x15_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(9));
}

// gemm_RVV_9x15_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 15] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][15, 9] @DRAM
// )
void gemm_RVV_9x15_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(9));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(9));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(9));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(9));
}

// gemm_RVV_9x16_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 9] @DRAM
// )
void gemm_RVV_9x16_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_10 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_11 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_12 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_13 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_14 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_15 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(9));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(9));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(9));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(9));
}

// gemm_RVV_9x16_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 16] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][16, 9] @DRAM
// )
void gemm_RVV_9x16_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
vfloat16m1_t C_reg_10;
vfloat16m1_t C_reg_11;
vfloat16m1_t C_reg_12;
vfloat16m1_t C_reg_13;
vfloat16m1_t C_reg_14;
vfloat16m1_t C_reg_15;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
C_reg_10 = __riscv_vle16_v_f16m1(&C[(10) * (ldc)],(9));
C_reg_11 = __riscv_vle16_v_f16m1(&C[(11) * (ldc)],(9));
C_reg_12 = __riscv_vle16_v_f16m1(&C[(12) * (ldc)],(9));
C_reg_13 = __riscv_vle16_v_f16m1(&C[(13) * (ldc)],(9));
C_reg_14 = __riscv_vle16_v_f16m1(&C[(14) * (ldc)],(9));
C_reg_15 = __riscv_vle16_v_f16m1(&C[(15) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
vfloat16m1_t B_reg_9;
vfloat16m1_t B_reg_10;
vfloat16m1_t B_reg_11;
vfloat16m1_t B_reg_12;
vfloat16m1_t B_reg_13;
vfloat16m1_t B_reg_14;
vfloat16m1_t B_reg_15;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  B_reg_9 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 9],(9));
  B_reg_10 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 10],(9));
  B_reg_11 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 11],(9));
  B_reg_12 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 12],(9));
  B_reg_13 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 13],(9));
  B_reg_14 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 14],(9));
  B_reg_15 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 15],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
  C_reg_9 = __riscv_vfmacc_vv_f16m1(C_reg_9, A_reg, B_reg_9,(9));
  C_reg_10 = __riscv_vfmacc_vv_f16m1(C_reg_10, A_reg, B_reg_10,(9));
  C_reg_11 = __riscv_vfmacc_vv_f16m1(C_reg_11, A_reg, B_reg_11,(9));
  C_reg_12 = __riscv_vfmacc_vv_f16m1(C_reg_12, A_reg, B_reg_12,(9));
  C_reg_13 = __riscv_vfmacc_vv_f16m1(C_reg_13, A_reg, B_reg_13,(9));
  C_reg_14 = __riscv_vfmacc_vv_f16m1(C_reg_14, A_reg, B_reg_14,(9));
  C_reg_15 = __riscv_vfmacc_vv_f16m1(C_reg_15, A_reg, B_reg_15,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
__riscv_vse16_v_f16m1(&C[(10) * (ldc)], C_reg_10,(9));
__riscv_vse16_v_f16m1(&C[(11) * (ldc)], C_reg_11,(9));
__riscv_vse16_v_f16m1(&C[(12) * (ldc)], C_reg_12,(9));
__riscv_vse16_v_f16m1(&C[(13) * (ldc)], C_reg_13,(9));
__riscv_vse16_v_f16m1(&C[(14) * (ldc)], C_reg_14,(9));
__riscv_vse16_v_f16m1(&C[(15) * (ldc)], C_reg_15,(9));
}

// gemm_RVV_9x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 9] @DRAM
// )
void gemm_RVV_9x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
}

// gemm_RVV_9x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 9] @DRAM
// )
void gemm_RVV_9x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
}

// gemm_RVV_9x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 9] @DRAM
// )
void gemm_RVV_9x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
}

// gemm_RVV_9x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 9] @DRAM
// )
void gemm_RVV_9x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
}

// gemm_RVV_9x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 9] @DRAM
// )
void gemm_RVV_9x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
}

// gemm_RVV_9x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 9] @DRAM
// )
void gemm_RVV_9x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
}

// gemm_RVV_9x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 9] @DRAM
// )
void gemm_RVV_9x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
}

// gemm_RVV_9x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 9] @DRAM
// )
void gemm_RVV_9x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
}

// gemm_RVV_9x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 9] @DRAM
// )
void gemm_RVV_9x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
}

// gemm_RVV_9x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 9] @DRAM
// )
void gemm_RVV_9x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
}

// gemm_RVV_9x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 9] @DRAM
// )
void gemm_RVV_9x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
}

// gemm_RVV_9x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 9] @DRAM
// )
void gemm_RVV_9x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
}

// gemm_RVV_9x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 9] @DRAM
// )
void gemm_RVV_9x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
}

// gemm_RVV_9x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 9] @DRAM
// )
void gemm_RVV_9x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
}

// gemm_RVV_9x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 9] @DRAM
// )
void gemm_RVV_9x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
}

// gemm_RVV_9x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 9] @DRAM
// )
void gemm_RVV_9x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
}

// gemm_RVV_9x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 9] @DRAM
// )
void gemm_RVV_9x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
}

// gemm_RVV_9x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 9] @DRAM
// )
void gemm_RVV_9x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
vfloat16m1_t A_reg;
vfloat16m1_t B_reg_0;
vfloat16m1_t B_reg_1;
vfloat16m1_t B_reg_2;
vfloat16m1_t B_reg_3;
vfloat16m1_t B_reg_4;
vfloat16m1_t B_reg_5;
vfloat16m1_t B_reg_6;
vfloat16m1_t B_reg_7;
vfloat16m1_t B_reg_8;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (lda)],(9));
  B_reg_0 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb)],(9));
  B_reg_1 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 1],(9));
  B_reg_2 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 2],(9));
  B_reg_3 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 3],(9));
  B_reg_4 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 4],(9));
  B_reg_5 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 5],(9));
  B_reg_6 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 6],(9));
  B_reg_7 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 7],(9));
  B_reg_8 = __riscv_vfmv_v_f_f16m1(B[(k) * (ldb) + 8],(9));
  C_reg_0 = __riscv_vfmacc_vv_f16m1(C_reg_0, A_reg, B_reg_0,(9));
  C_reg_1 = __riscv_vfmacc_vv_f16m1(C_reg_1, A_reg, B_reg_1,(9));
  C_reg_2 = __riscv_vfmacc_vv_f16m1(C_reg_2, A_reg, B_reg_2,(9));
  C_reg_3 = __riscv_vfmacc_vv_f16m1(C_reg_3, A_reg, B_reg_3,(9));
  C_reg_4 = __riscv_vfmacc_vv_f16m1(C_reg_4, A_reg, B_reg_4,(9));
  C_reg_5 = __riscv_vfmacc_vv_f16m1(C_reg_5, A_reg, B_reg_5,(9));
  C_reg_6 = __riscv_vfmacc_vv_f16m1(C_reg_6, A_reg, B_reg_6,(9));
  C_reg_7 = __riscv_vfmacc_vv_f16m1(C_reg_7, A_reg, B_reg_7,(9));
  C_reg_8 = __riscv_vfmacc_vv_f16m1(C_reg_8, A_reg, B_reg_8,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
}


/* relying on the following instruction..."
rvv_broadcast_16xf16(dst,src,vl)
{dst_data} = __riscv_vfmv_v_f_f16m1({src_data},{vl});
*/

/* relying on the following instruction..."
rvv_broadcast_16xf16_0(dst,vl)
{dst_data} = __riscv_vfmv_v_f_f16m1(0.0f,{vl});
*/

/* relying on the following instruction..."
rvv_vfmacc_16xf16_16xf16(dst,lhs,rhs,vl)
{dst_data} = __riscv_vfmacc_vv_f16m1({dst_data}, {lhs_data}, {rhs_data},{vl});
*/

/* relying on the following instruction..."
rvv_vld_16xf16(dst,src,vl)
{dst_data} = __riscv_vle16_v_f16m1(&{src_data},{vl});
*/

/* relying on the following instruction..."
rvv_vst_16xf16(dst,src,vl)
__riscv_vse16_v_f16m1(&{dst_data}, {src_data},{vl});
*/
