#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb1c3a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb5fdd0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xb1a6d0 .functor NOT 1, L_0xb93da0, C4<0>, C4<0>, C4<0>;
L_0xb93ab0 .functor XOR 8, L_0xb93850, L_0xb93a10, C4<00000000>, C4<00000000>;
L_0xb93c90 .functor XOR 8, L_0xb93ab0, L_0xb93bc0, C4<00000000>, C4<00000000>;
v0xb91460_0 .net *"_ivl_10", 7 0, L_0xb93bc0;  1 drivers
v0xb91560_0 .net *"_ivl_12", 7 0, L_0xb93c90;  1 drivers
v0xb91640_0 .net *"_ivl_2", 7 0, L_0xb937b0;  1 drivers
v0xb91700_0 .net *"_ivl_4", 7 0, L_0xb93850;  1 drivers
v0xb917e0_0 .net *"_ivl_6", 7 0, L_0xb93a10;  1 drivers
v0xb91910_0 .net *"_ivl_8", 7 0, L_0xb93ab0;  1 drivers
v0xb919f0_0 .net "areset", 0 0, L_0xb1aae0;  1 drivers
v0xb91a90_0 .var "clk", 0 0;
v0xb91b30_0 .net "predict_history_dut", 6 0, v0xb90650_0;  1 drivers
v0xb91c80_0 .net "predict_history_ref", 6 0, L_0xb93620;  1 drivers
v0xb91d20_0 .net "predict_pc", 6 0, L_0xb928b0;  1 drivers
v0xb91dc0_0 .net "predict_taken_dut", 0 0, v0xb90950_0;  1 drivers
v0xb91e60_0 .net "predict_taken_ref", 0 0, L_0xb93460;  1 drivers
v0xb91f00_0 .net "predict_valid", 0 0, v0xb8d9e0_0;  1 drivers
v0xb91fa0_0 .var/2u "stats1", 223 0;
v0xb92040_0 .var/2u "strobe", 0 0;
v0xb92100_0 .net "tb_match", 0 0, L_0xb93da0;  1 drivers
v0xb922b0_0 .net "tb_mismatch", 0 0, L_0xb1a6d0;  1 drivers
v0xb92350_0 .net "train_history", 6 0, L_0xb92e60;  1 drivers
v0xb92410_0 .net "train_mispredicted", 0 0, L_0xb92d00;  1 drivers
v0xb924b0_0 .net "train_pc", 6 0, L_0xb92ff0;  1 drivers
v0xb92570_0 .net "train_taken", 0 0, L_0xb92ae0;  1 drivers
v0xb92610_0 .net "train_valid", 0 0, v0xb8e360_0;  1 drivers
v0xb926b0_0 .net "wavedrom_enable", 0 0, v0xb8e430_0;  1 drivers
v0xb92750_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xb8e4d0_0;  1 drivers
v0xb927f0_0 .net "wavedrom_title", 511 0, v0xb8e5b0_0;  1 drivers
L_0xb937b0 .concat [ 7 1 0 0], L_0xb93620, L_0xb93460;
L_0xb93850 .concat [ 7 1 0 0], L_0xb93620, L_0xb93460;
L_0xb93a10 .concat [ 7 1 0 0], v0xb90650_0, v0xb90950_0;
L_0xb93bc0 .concat [ 7 1 0 0], L_0xb93620, L_0xb93460;
L_0xb93da0 .cmp/eeq 8, L_0xb937b0, L_0xb93c90;
S_0xb19a50 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xb5fdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xb6afb0 .param/l "LNT" 0 3 22, C4<01>;
P_0xb6aff0 .param/l "LT" 0 3 22, C4<10>;
P_0xb6b030 .param/l "SNT" 0 3 22, C4<00>;
P_0xb6b070 .param/l "ST" 0 3 22, C4<11>;
P_0xb6b0b0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xb1afc0 .functor XOR 7, v0xb8bb80_0, L_0xb928b0, C4<0000000>, C4<0000000>;
L_0xb46280 .functor XOR 7, L_0xb92e60, L_0xb92ff0, C4<0000000>, C4<0000000>;
v0xb59010_0 .net *"_ivl_11", 0 0, L_0xb93370;  1 drivers
L_0x7f91971cf1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb592e0_0 .net *"_ivl_12", 0 0, L_0x7f91971cf1c8;  1 drivers
L_0x7f91971cf210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb1a740_0 .net *"_ivl_16", 6 0, L_0x7f91971cf210;  1 drivers
v0xb1a980_0 .net *"_ivl_4", 1 0, L_0xb93180;  1 drivers
v0xb1ab50_0 .net *"_ivl_6", 8 0, L_0xb93280;  1 drivers
L_0x7f91971cf180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb1b0b0_0 .net *"_ivl_9", 1 0, L_0x7f91971cf180;  1 drivers
v0xb8b860_0 .net "areset", 0 0, L_0xb1aae0;  alias, 1 drivers
v0xb8b920_0 .net "clk", 0 0, v0xb91a90_0;  1 drivers
v0xb8b9e0 .array "pht", 0 127, 1 0;
v0xb8baa0_0 .net "predict_history", 6 0, L_0xb93620;  alias, 1 drivers
v0xb8bb80_0 .var "predict_history_r", 6 0;
v0xb8bc60_0 .net "predict_index", 6 0, L_0xb1afc0;  1 drivers
v0xb8bd40_0 .net "predict_pc", 6 0, L_0xb928b0;  alias, 1 drivers
v0xb8be20_0 .net "predict_taken", 0 0, L_0xb93460;  alias, 1 drivers
v0xb8bee0_0 .net "predict_valid", 0 0, v0xb8d9e0_0;  alias, 1 drivers
v0xb8bfa0_0 .net "train_history", 6 0, L_0xb92e60;  alias, 1 drivers
v0xb8c080_0 .net "train_index", 6 0, L_0xb46280;  1 drivers
v0xb8c160_0 .net "train_mispredicted", 0 0, L_0xb92d00;  alias, 1 drivers
v0xb8c220_0 .net "train_pc", 6 0, L_0xb92ff0;  alias, 1 drivers
v0xb8c300_0 .net "train_taken", 0 0, L_0xb92ae0;  alias, 1 drivers
v0xb8c3c0_0 .net "train_valid", 0 0, v0xb8e360_0;  alias, 1 drivers
E_0xb2bb10 .event posedge, v0xb8b860_0, v0xb8b920_0;
L_0xb93180 .array/port v0xb8b9e0, L_0xb93280;
L_0xb93280 .concat [ 7 2 0 0], L_0xb1afc0, L_0x7f91971cf180;
L_0xb93370 .part L_0xb93180, 1, 1;
L_0xb93460 .functor MUXZ 1, L_0x7f91971cf1c8, L_0xb93370, v0xb8d9e0_0, C4<>;
L_0xb93620 .functor MUXZ 7, L_0x7f91971cf210, v0xb8bb80_0, v0xb8d9e0_0, C4<>;
S_0xb1dbd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0xb19a50;
 .timescale -12 -12;
v0xb58bf0_0 .var/i "i", 31 0;
S_0xb8c5e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xb5fdd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xb8c790 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xb1aae0 .functor BUFZ 1, v0xb8dab0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91971cf0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb8d270_0 .net *"_ivl_10", 0 0, L_0x7f91971cf0a8;  1 drivers
L_0x7f91971cf0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb8d350_0 .net *"_ivl_14", 6 0, L_0x7f91971cf0f0;  1 drivers
L_0x7f91971cf138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb8d430_0 .net *"_ivl_18", 6 0, L_0x7f91971cf138;  1 drivers
L_0x7f91971cf018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xb8d4f0_0 .net *"_ivl_2", 6 0, L_0x7f91971cf018;  1 drivers
L_0x7f91971cf060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb8d5d0_0 .net *"_ivl_6", 0 0, L_0x7f91971cf060;  1 drivers
v0xb8d700_0 .net "areset", 0 0, L_0xb1aae0;  alias, 1 drivers
v0xb8d7a0_0 .net "clk", 0 0, v0xb91a90_0;  alias, 1 drivers
v0xb8d870_0 .net "predict_pc", 6 0, L_0xb928b0;  alias, 1 drivers
v0xb8d940_0 .var "predict_pc_r", 6 0;
v0xb8d9e0_0 .var "predict_valid", 0 0;
v0xb8dab0_0 .var "reset", 0 0;
v0xb8db50_0 .net "tb_match", 0 0, L_0xb93da0;  alias, 1 drivers
v0xb8dc10_0 .net "train_history", 6 0, L_0xb92e60;  alias, 1 drivers
v0xb8dd00_0 .var "train_history_r", 6 0;
v0xb8ddc0_0 .net "train_mispredicted", 0 0, L_0xb92d00;  alias, 1 drivers
v0xb8de90_0 .var "train_mispredicted_r", 0 0;
v0xb8df30_0 .net "train_pc", 6 0, L_0xb92ff0;  alias, 1 drivers
v0xb8e130_0 .var "train_pc_r", 6 0;
v0xb8e1f0_0 .net "train_taken", 0 0, L_0xb92ae0;  alias, 1 drivers
v0xb8e2c0_0 .var "train_taken_r", 0 0;
v0xb8e360_0 .var "train_valid", 0 0;
v0xb8e430_0 .var "wavedrom_enable", 0 0;
v0xb8e4d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xb8e5b0_0 .var "wavedrom_title", 511 0;
E_0xb2afb0/0 .event negedge, v0xb8b920_0;
E_0xb2afb0/1 .event posedge, v0xb8b920_0;
E_0xb2afb0 .event/or E_0xb2afb0/0, E_0xb2afb0/1;
L_0xb928b0 .functor MUXZ 7, L_0x7f91971cf018, v0xb8d940_0, v0xb8d9e0_0, C4<>;
L_0xb92ae0 .functor MUXZ 1, L_0x7f91971cf060, v0xb8e2c0_0, v0xb8e360_0, C4<>;
L_0xb92d00 .functor MUXZ 1, L_0x7f91971cf0a8, v0xb8de90_0, v0xb8e360_0, C4<>;
L_0xb92e60 .functor MUXZ 7, L_0x7f91971cf0f0, v0xb8dd00_0, v0xb8e360_0, C4<>;
L_0xb92ff0 .functor MUXZ 7, L_0x7f91971cf138, v0xb8e130_0, v0xb8e360_0, C4<>;
S_0xb8c850 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xb8c5e0;
 .timescale -12 -12;
v0xb8cab0_0 .var/2u "arfail", 0 0;
v0xb8cb90_0 .var "async", 0 0;
v0xb8cc50_0 .var/2u "datafail", 0 0;
v0xb8ccf0_0 .var/2u "srfail", 0 0;
E_0xb2ad60 .event posedge, v0xb8b920_0;
E_0xb0c9f0 .event negedge, v0xb8b920_0;
TD_tb.stim1.reset_test ;
    %wait E_0xb2ad60;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2ad60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xb0c9f0;
    %load/vec4 v0xb8db50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb8cc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %wait E_0xb2ad60;
    %load/vec4 v0xb8db50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb8cab0_0, 0, 1;
    %wait E_0xb2ad60;
    %load/vec4 v0xb8db50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xb8ccf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %load/vec4 v0xb8ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xb8cab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xb8cb90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xb8cc50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb8cb90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xb8cdb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xb8c5e0;
 .timescale -12 -12;
v0xb8cfb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb8d090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xb8c5e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb8e830 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xb5fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0xb34e90 .functor XOR 7, L_0xb928b0, v0xb8f280_0, C4<0000000>, C4<0000000>;
L_0xb6c310 .functor XOR 7, L_0xb92ff0, L_0xb92e60, C4<0000000>, C4<0000000>;
v0xb8f280_0 .var "GBHR", 6 0;
v0xb8f380 .array "PHT", 127 0, 1 0;
v0xb90440_0 .net "areset", 0 0, L_0xb1aae0;  alias, 1 drivers
v0xb90560_0 .net "clk", 0 0, v0xb91a90_0;  alias, 1 drivers
v0xb90650_0 .var "predict_history", 6 0;
v0xb90760_0 .net "predict_index", 6 0, L_0xb34e90;  1 drivers
v0xb90840_0 .net "predict_pc", 6 0, L_0xb928b0;  alias, 1 drivers
v0xb90950_0 .var "predict_taken", 0 0;
v0xb90a10_0 .net "predict_valid", 0 0, v0xb8d9e0_0;  alias, 1 drivers
v0xb90ab0_0 .net "train_history", 6 0, L_0xb92e60;  alias, 1 drivers
v0xb90bc0_0 .net "train_index", 6 0, L_0xb6c310;  1 drivers
v0xb90ca0_0 .net "train_mispredicted", 0 0, L_0xb92d00;  alias, 1 drivers
v0xb90d90_0 .net "train_pc", 6 0, L_0xb92ff0;  alias, 1 drivers
v0xb90ea0_0 .net "train_taken", 0 0, L_0xb92ae0;  alias, 1 drivers
v0xb90f90_0 .net "train_valid", 0 0, v0xb8e360_0;  alias, 1 drivers
v0xb8f380_0 .array/port v0xb8f380, 0;
E_0xb715e0/0 .event anyedge, v0xb8bee0_0, v0xb8f280_0, v0xb90760_0, v0xb8f380_0;
v0xb8f380_1 .array/port v0xb8f380, 1;
v0xb8f380_2 .array/port v0xb8f380, 2;
v0xb8f380_3 .array/port v0xb8f380, 3;
v0xb8f380_4 .array/port v0xb8f380, 4;
E_0xb715e0/1 .event anyedge, v0xb8f380_1, v0xb8f380_2, v0xb8f380_3, v0xb8f380_4;
v0xb8f380_5 .array/port v0xb8f380, 5;
v0xb8f380_6 .array/port v0xb8f380, 6;
v0xb8f380_7 .array/port v0xb8f380, 7;
v0xb8f380_8 .array/port v0xb8f380, 8;
E_0xb715e0/2 .event anyedge, v0xb8f380_5, v0xb8f380_6, v0xb8f380_7, v0xb8f380_8;
v0xb8f380_9 .array/port v0xb8f380, 9;
v0xb8f380_10 .array/port v0xb8f380, 10;
v0xb8f380_11 .array/port v0xb8f380, 11;
v0xb8f380_12 .array/port v0xb8f380, 12;
E_0xb715e0/3 .event anyedge, v0xb8f380_9, v0xb8f380_10, v0xb8f380_11, v0xb8f380_12;
v0xb8f380_13 .array/port v0xb8f380, 13;
v0xb8f380_14 .array/port v0xb8f380, 14;
v0xb8f380_15 .array/port v0xb8f380, 15;
v0xb8f380_16 .array/port v0xb8f380, 16;
E_0xb715e0/4 .event anyedge, v0xb8f380_13, v0xb8f380_14, v0xb8f380_15, v0xb8f380_16;
v0xb8f380_17 .array/port v0xb8f380, 17;
v0xb8f380_18 .array/port v0xb8f380, 18;
v0xb8f380_19 .array/port v0xb8f380, 19;
v0xb8f380_20 .array/port v0xb8f380, 20;
E_0xb715e0/5 .event anyedge, v0xb8f380_17, v0xb8f380_18, v0xb8f380_19, v0xb8f380_20;
v0xb8f380_21 .array/port v0xb8f380, 21;
v0xb8f380_22 .array/port v0xb8f380, 22;
v0xb8f380_23 .array/port v0xb8f380, 23;
v0xb8f380_24 .array/port v0xb8f380, 24;
E_0xb715e0/6 .event anyedge, v0xb8f380_21, v0xb8f380_22, v0xb8f380_23, v0xb8f380_24;
v0xb8f380_25 .array/port v0xb8f380, 25;
v0xb8f380_26 .array/port v0xb8f380, 26;
v0xb8f380_27 .array/port v0xb8f380, 27;
v0xb8f380_28 .array/port v0xb8f380, 28;
E_0xb715e0/7 .event anyedge, v0xb8f380_25, v0xb8f380_26, v0xb8f380_27, v0xb8f380_28;
v0xb8f380_29 .array/port v0xb8f380, 29;
v0xb8f380_30 .array/port v0xb8f380, 30;
v0xb8f380_31 .array/port v0xb8f380, 31;
v0xb8f380_32 .array/port v0xb8f380, 32;
E_0xb715e0/8 .event anyedge, v0xb8f380_29, v0xb8f380_30, v0xb8f380_31, v0xb8f380_32;
v0xb8f380_33 .array/port v0xb8f380, 33;
v0xb8f380_34 .array/port v0xb8f380, 34;
v0xb8f380_35 .array/port v0xb8f380, 35;
v0xb8f380_36 .array/port v0xb8f380, 36;
E_0xb715e0/9 .event anyedge, v0xb8f380_33, v0xb8f380_34, v0xb8f380_35, v0xb8f380_36;
v0xb8f380_37 .array/port v0xb8f380, 37;
v0xb8f380_38 .array/port v0xb8f380, 38;
v0xb8f380_39 .array/port v0xb8f380, 39;
v0xb8f380_40 .array/port v0xb8f380, 40;
E_0xb715e0/10 .event anyedge, v0xb8f380_37, v0xb8f380_38, v0xb8f380_39, v0xb8f380_40;
v0xb8f380_41 .array/port v0xb8f380, 41;
v0xb8f380_42 .array/port v0xb8f380, 42;
v0xb8f380_43 .array/port v0xb8f380, 43;
v0xb8f380_44 .array/port v0xb8f380, 44;
E_0xb715e0/11 .event anyedge, v0xb8f380_41, v0xb8f380_42, v0xb8f380_43, v0xb8f380_44;
v0xb8f380_45 .array/port v0xb8f380, 45;
v0xb8f380_46 .array/port v0xb8f380, 46;
v0xb8f380_47 .array/port v0xb8f380, 47;
v0xb8f380_48 .array/port v0xb8f380, 48;
E_0xb715e0/12 .event anyedge, v0xb8f380_45, v0xb8f380_46, v0xb8f380_47, v0xb8f380_48;
v0xb8f380_49 .array/port v0xb8f380, 49;
v0xb8f380_50 .array/port v0xb8f380, 50;
v0xb8f380_51 .array/port v0xb8f380, 51;
v0xb8f380_52 .array/port v0xb8f380, 52;
E_0xb715e0/13 .event anyedge, v0xb8f380_49, v0xb8f380_50, v0xb8f380_51, v0xb8f380_52;
v0xb8f380_53 .array/port v0xb8f380, 53;
v0xb8f380_54 .array/port v0xb8f380, 54;
v0xb8f380_55 .array/port v0xb8f380, 55;
v0xb8f380_56 .array/port v0xb8f380, 56;
E_0xb715e0/14 .event anyedge, v0xb8f380_53, v0xb8f380_54, v0xb8f380_55, v0xb8f380_56;
v0xb8f380_57 .array/port v0xb8f380, 57;
v0xb8f380_58 .array/port v0xb8f380, 58;
v0xb8f380_59 .array/port v0xb8f380, 59;
v0xb8f380_60 .array/port v0xb8f380, 60;
E_0xb715e0/15 .event anyedge, v0xb8f380_57, v0xb8f380_58, v0xb8f380_59, v0xb8f380_60;
v0xb8f380_61 .array/port v0xb8f380, 61;
v0xb8f380_62 .array/port v0xb8f380, 62;
v0xb8f380_63 .array/port v0xb8f380, 63;
v0xb8f380_64 .array/port v0xb8f380, 64;
E_0xb715e0/16 .event anyedge, v0xb8f380_61, v0xb8f380_62, v0xb8f380_63, v0xb8f380_64;
v0xb8f380_65 .array/port v0xb8f380, 65;
v0xb8f380_66 .array/port v0xb8f380, 66;
v0xb8f380_67 .array/port v0xb8f380, 67;
v0xb8f380_68 .array/port v0xb8f380, 68;
E_0xb715e0/17 .event anyedge, v0xb8f380_65, v0xb8f380_66, v0xb8f380_67, v0xb8f380_68;
v0xb8f380_69 .array/port v0xb8f380, 69;
v0xb8f380_70 .array/port v0xb8f380, 70;
v0xb8f380_71 .array/port v0xb8f380, 71;
v0xb8f380_72 .array/port v0xb8f380, 72;
E_0xb715e0/18 .event anyedge, v0xb8f380_69, v0xb8f380_70, v0xb8f380_71, v0xb8f380_72;
v0xb8f380_73 .array/port v0xb8f380, 73;
v0xb8f380_74 .array/port v0xb8f380, 74;
v0xb8f380_75 .array/port v0xb8f380, 75;
v0xb8f380_76 .array/port v0xb8f380, 76;
E_0xb715e0/19 .event anyedge, v0xb8f380_73, v0xb8f380_74, v0xb8f380_75, v0xb8f380_76;
v0xb8f380_77 .array/port v0xb8f380, 77;
v0xb8f380_78 .array/port v0xb8f380, 78;
v0xb8f380_79 .array/port v0xb8f380, 79;
v0xb8f380_80 .array/port v0xb8f380, 80;
E_0xb715e0/20 .event anyedge, v0xb8f380_77, v0xb8f380_78, v0xb8f380_79, v0xb8f380_80;
v0xb8f380_81 .array/port v0xb8f380, 81;
v0xb8f380_82 .array/port v0xb8f380, 82;
v0xb8f380_83 .array/port v0xb8f380, 83;
v0xb8f380_84 .array/port v0xb8f380, 84;
E_0xb715e0/21 .event anyedge, v0xb8f380_81, v0xb8f380_82, v0xb8f380_83, v0xb8f380_84;
v0xb8f380_85 .array/port v0xb8f380, 85;
v0xb8f380_86 .array/port v0xb8f380, 86;
v0xb8f380_87 .array/port v0xb8f380, 87;
v0xb8f380_88 .array/port v0xb8f380, 88;
E_0xb715e0/22 .event anyedge, v0xb8f380_85, v0xb8f380_86, v0xb8f380_87, v0xb8f380_88;
v0xb8f380_89 .array/port v0xb8f380, 89;
v0xb8f380_90 .array/port v0xb8f380, 90;
v0xb8f380_91 .array/port v0xb8f380, 91;
v0xb8f380_92 .array/port v0xb8f380, 92;
E_0xb715e0/23 .event anyedge, v0xb8f380_89, v0xb8f380_90, v0xb8f380_91, v0xb8f380_92;
v0xb8f380_93 .array/port v0xb8f380, 93;
v0xb8f380_94 .array/port v0xb8f380, 94;
v0xb8f380_95 .array/port v0xb8f380, 95;
v0xb8f380_96 .array/port v0xb8f380, 96;
E_0xb715e0/24 .event anyedge, v0xb8f380_93, v0xb8f380_94, v0xb8f380_95, v0xb8f380_96;
v0xb8f380_97 .array/port v0xb8f380, 97;
v0xb8f380_98 .array/port v0xb8f380, 98;
v0xb8f380_99 .array/port v0xb8f380, 99;
v0xb8f380_100 .array/port v0xb8f380, 100;
E_0xb715e0/25 .event anyedge, v0xb8f380_97, v0xb8f380_98, v0xb8f380_99, v0xb8f380_100;
v0xb8f380_101 .array/port v0xb8f380, 101;
v0xb8f380_102 .array/port v0xb8f380, 102;
v0xb8f380_103 .array/port v0xb8f380, 103;
v0xb8f380_104 .array/port v0xb8f380, 104;
E_0xb715e0/26 .event anyedge, v0xb8f380_101, v0xb8f380_102, v0xb8f380_103, v0xb8f380_104;
v0xb8f380_105 .array/port v0xb8f380, 105;
v0xb8f380_106 .array/port v0xb8f380, 106;
v0xb8f380_107 .array/port v0xb8f380, 107;
v0xb8f380_108 .array/port v0xb8f380, 108;
E_0xb715e0/27 .event anyedge, v0xb8f380_105, v0xb8f380_106, v0xb8f380_107, v0xb8f380_108;
v0xb8f380_109 .array/port v0xb8f380, 109;
v0xb8f380_110 .array/port v0xb8f380, 110;
v0xb8f380_111 .array/port v0xb8f380, 111;
v0xb8f380_112 .array/port v0xb8f380, 112;
E_0xb715e0/28 .event anyedge, v0xb8f380_109, v0xb8f380_110, v0xb8f380_111, v0xb8f380_112;
v0xb8f380_113 .array/port v0xb8f380, 113;
v0xb8f380_114 .array/port v0xb8f380, 114;
v0xb8f380_115 .array/port v0xb8f380, 115;
v0xb8f380_116 .array/port v0xb8f380, 116;
E_0xb715e0/29 .event anyedge, v0xb8f380_113, v0xb8f380_114, v0xb8f380_115, v0xb8f380_116;
v0xb8f380_117 .array/port v0xb8f380, 117;
v0xb8f380_118 .array/port v0xb8f380, 118;
v0xb8f380_119 .array/port v0xb8f380, 119;
v0xb8f380_120 .array/port v0xb8f380, 120;
E_0xb715e0/30 .event anyedge, v0xb8f380_117, v0xb8f380_118, v0xb8f380_119, v0xb8f380_120;
v0xb8f380_121 .array/port v0xb8f380, 121;
v0xb8f380_122 .array/port v0xb8f380, 122;
v0xb8f380_123 .array/port v0xb8f380, 123;
v0xb8f380_124 .array/port v0xb8f380, 124;
E_0xb715e0/31 .event anyedge, v0xb8f380_121, v0xb8f380_122, v0xb8f380_123, v0xb8f380_124;
v0xb8f380_125 .array/port v0xb8f380, 125;
v0xb8f380_126 .array/port v0xb8f380, 126;
v0xb8f380_127 .array/port v0xb8f380, 127;
E_0xb715e0/32 .event anyedge, v0xb8f380_125, v0xb8f380_126, v0xb8f380_127;
E_0xb715e0 .event/or E_0xb715e0/0, E_0xb715e0/1, E_0xb715e0/2, E_0xb715e0/3, E_0xb715e0/4, E_0xb715e0/5, E_0xb715e0/6, E_0xb715e0/7, E_0xb715e0/8, E_0xb715e0/9, E_0xb715e0/10, E_0xb715e0/11, E_0xb715e0/12, E_0xb715e0/13, E_0xb715e0/14, E_0xb715e0/15, E_0xb715e0/16, E_0xb715e0/17, E_0xb715e0/18, E_0xb715e0/19, E_0xb715e0/20, E_0xb715e0/21, E_0xb715e0/22, E_0xb715e0/23, E_0xb715e0/24, E_0xb715e0/25, E_0xb715e0/26, E_0xb715e0/27, E_0xb715e0/28, E_0xb715e0/29, E_0xb715e0/30, E_0xb715e0/31, E_0xb715e0/32;
S_0xb8ef80 .scope begin, "$unm_blk_9" "$unm_blk_9" 4 50, 4 50 0, S_0xb8e830;
 .timescale 0 0;
v0xb8f180_0 .var/i "i", 31 0;
S_0xb91240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xb5fdd0;
 .timescale -12 -12;
E_0xb718d0 .event anyedge, v0xb92040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb92040_0;
    %nor/r;
    %assign/vec4 v0xb92040_0, 0;
    %wait E_0xb718d0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb8c5e0;
T_4 ;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8d9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8de90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xb8e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8d9e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xb8d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb8cb90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xb8c850;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb8d090;
    %join;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8d9e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb8d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8d9e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb8e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8de90_0, 0;
    %wait E_0xb0c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2ad60;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2ad60;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb8d090;
    %join;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb8d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8d9e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xb8e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8de90_0, 0;
    %wait E_0xb0c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8dab0_0, 0;
    %wait E_0xb2ad60;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2ad60;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %wait E_0xb2ad60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb8e360_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2ad60;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb8d090;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2afb0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xb8e360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8e2c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xb8e130_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xb8d940_0, 0;
    %assign/vec4 v0xb8d9e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xb8dd00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xb8de90_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb19a50;
T_5 ;
    %wait E_0xb2bb10;
    %load/vec4 v0xb8b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xb1dbd0;
    %jmp t_0;
    .scope S_0xb1dbd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb58bf0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xb58bf0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xb58bf0_0;
    %store/vec4a v0xb8b9e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xb58bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb58bf0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xb19a50;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xb8bb80_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xb8bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xb8bb80_0;
    %load/vec4 v0xb8be20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xb8bb80_0, 0;
T_5.5 ;
    %load/vec4 v0xb8c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8b9e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xb8c300_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8b9e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8b9e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8b9e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xb8c300_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8b9e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xb8c080_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8b9e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xb8c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xb8bfa0_0;
    %load/vec4 v0xb8c300_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xb8bb80_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xb8e830;
T_6 ;
    %wait E_0xb715e0;
    %load/vec4 v0xb90a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb8f280_0;
    %store/vec4 v0xb90650_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0xb90760_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f380, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xb90950_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb90950_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xb90650_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xb8e830;
T_7 ;
    %wait E_0xb2bb10;
    %load/vec4 v0xb90440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xb8f280_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xb90a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0xb90f90_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xb8f280_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xb90950_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb8f280_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xb90f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v0xb90ca0_0;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xb90ab0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0xb90ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb8f280_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb8e830;
T_8 ;
    %wait E_0xb2bb10;
    %load/vec4 v0xb90440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_3, S_0xb8ef80;
    %jmp t_2;
    .scope S_0xb8ef80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb8f180_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0xb8f180_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0xb8f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8f380, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0xb8f180_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb8f180_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0xb8e830;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb90f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0xb90ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f380, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_8.9, 5;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f380, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8f380, 0, 4;
T_8.9 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f380, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.11, 5;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xb8f380, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xb90bc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb8f380, 0, 4;
T_8.11 ;
T_8.8 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb5fdd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb91a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb92040_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xb5fdd0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xb91a90_0;
    %inv;
    %store/vec4 v0xb91a90_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xb5fdd0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb8d7a0_0, v0xb922b0_0, v0xb91a90_0, v0xb919f0_0, v0xb91f00_0, v0xb91d20_0, v0xb92610_0, v0xb92570_0, v0xb92410_0, v0xb92350_0, v0xb924b0_0, v0xb91e60_0, v0xb91dc0_0, v0xb91c80_0, v0xb91b30_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xb5fdd0;
T_12 ;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xb5fdd0;
T_13 ;
    %wait E_0xb2afb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb91fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
    %load/vec4 v0xb92100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb91fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xb91e60_0;
    %load/vec4 v0xb91e60_0;
    %load/vec4 v0xb91dc0_0;
    %xor;
    %load/vec4 v0xb91e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0xb91c80_0;
    %load/vec4 v0xb91c80_0;
    %load/vec4 v0xb91b30_0;
    %xor;
    %load/vec4 v0xb91c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0xb91fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb91fa0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/gshare/iter0/response21/top_module.sv";
