#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 30 15:39:34 2022
# Process ID: 8266
# Current directory: /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app
# Command line: vivado
# Log file: /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/vivado.log
# Journal file: /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/myReconOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_us_0
design_1_auto_pc_0
design_1_auto_ds_0
design_1_auto_ds_1
design_1_auto_ds_2
design_1_xbar_1
design_1_axis_interconnect_nicehwtopic_0
design_1_xlconcat_0_0
design_1_reconos_osif_0_0
design_1_reconos_osif_intc_0_0
design_1_xlconstant_0_0
design_1_reconos_memif_memory_controller_0_0
design_1_reconos_fifo64_osif_sw2hw_1_0
design_1_zycap_0_0
design_1_reconos_memif_arbiter_0_0
design_1_reconos_fifo64_memif_hwt2mem_0_0
design_1_auto_ds_3
design_1_reconos_clock_0_0
design_1_timer_0_0
design_1_reconos_fifo64_osif_sw2hw_0_0
design_1_axi_mem_0
design_1_zynq_ultra_ps_e_0_0
design_1_slot_0_0
design_1_reconos_proc_control_0_0
design_1_slot_1_0
design_1_reconos_fifo64_osif_hw2sw_0_0
design_1_reconos_fifo64_memif_mem2hwt_0_0
design_1_reconos_memif_mmu_usp_0_0
design_1_reset_0_0
design_1_reconos_fifo64_osif_hw2sw_1_0
design_1_axi_hwt_0
design_1_reconos_fifo64_memif_hwt2mem_1_0
design_1_reconos_fifo64_memif_mem2hwt_1_0

WARNING: [Project 1-229] Project 'myReconOS.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7080.590 ; gain = 22.238 ; free physical = 159 ; free virtual = 7488
update_compile_order -fileset sources_1
open_bd_design {/home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Project 1-228] Project 'myReconOS' is read-only. To save your work, please use the 'File | Save Project As...' command first.
ERROR: [Ip 78-90] Error in initialization of Rule object 'xilinx.com:bd_rule:oran_radio_if:1.0'
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding component instance block -- cs.upb.de:reconos:reconos_clock:1.0 - reconos_clock_0
Adding component instance block -- cs.upb.de:reconos:reconos_memif_arbiter:1.0 - reconos_memif_arbiter_0
Adding component instance block -- cs.upb.de:reconos:reconos_memif_memory_controller:1.0 - reconos_memif_memory_controller_0
Adding component instance block -- cs.upb.de:reconos:reconos_memif_mmu_usp:1.0 - reconos_memif_mmu_usp_0
Adding component instance block -- cs.upb.de:reconos:reconos_osif_intc:1.0 - reconos_osif_intc_0
Adding component instance block -- cs.upb.de:reconos:reconos_osif:1.0 - reconos_osif_0
Adding component instance block -- cs.upb.de:reconos:reconos_proc_control:1.0 - reconos_proc_control_0
Adding component instance block -- cs.upb.de:reconos:timer:1.0 - timer_0
Adding component instance block -- cs.upb.de:reconos:rt_athreada:1.0 - slot_0
Adding component instance block -- cs.upb.de:reconos:rt_athreadb:1.0 - slot_1
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_osif_hw2sw_0
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_osif_sw2hw_0
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_memif_hwt2mem_0
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_memif_mem2hwt_0
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_osif_hw2sw_1
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_osif_sw2hw_1
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_memif_hwt2mem_1
Adding component instance block -- cs.upb.de:reconos:reconos_fifo64_async:1.0 - reconos_fifo64_memif_mem2hwt_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- user.org:user:zycap:1.0 - zycap_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd>
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name rt_athreada_v1_0_project -directory /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/myReconOS.tmp/rt_athreada_v1_0_project /home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/pcores/rt_athreada_v1_00_a/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/Desktop/ReconROS_fork/ReconROS/demos/ros_hwtopic_demo/server_app/build.hw/pcores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project myReconOS
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 16:25:39 2022...
