\section{Peripheral\+\_\+registers\+\_\+structures}
\label{group__Peripheral__registers__structures}\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ A\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \textbf{ A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network F\+I\+F\+O\+Mail\+Box. \end{DoxyCompactList}\item 
struct \textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \textbf{ C\+A\+N\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ C\+R\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ D\+A\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \textbf{ D\+C\+M\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+C\+MI. \end{DoxyCompactList}\item 
struct \textbf{ D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \textbf{ D\+M\+A\+\_\+\+Type\+Def}
\item 
struct \textbf{ E\+T\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Ethernet M\+AC. \end{DoxyCompactList}\item 
struct \textbf{ E\+X\+T\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ F\+L\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \textbf{ G\+P\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ I\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \textbf{ P\+W\+R\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ R\+C\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ R\+T\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \textbf{ S\+D\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \textbf{ S\+P\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ T\+I\+M\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ W\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \textbf{ C\+R\+Y\+P\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Crypto Processor. \end{DoxyCompactList}\item 
struct \textbf{ H\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+SH. \end{DoxyCompactList}\item 
struct \textbf{ R\+N\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em H\+A\+SH. \end{DoxyCompactList}\item 
struct \textbf{ D\+M\+A2\+D\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+M\+A2D Controller. \end{DoxyCompactList}\item 
struct \textbf{ F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ F\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \textbf{ F\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \textbf{ F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank5\+\_\+6. \end{DoxyCompactList}\item 
struct \textbf{ L\+T\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display Controller. \end{DoxyCompactList}\item 
struct \textbf{ L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em L\+C\+D-\/\+T\+FT Display layer x Controller. \end{DoxyCompactList}\item 
struct \textbf{ S\+A\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \textbf{ S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}
\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \textbf{ U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
