#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec 10 11:14:58 2024
# Process ID: 22428
# Current directory: /home/skravitz/RFSOC/project_1/project_1.runs/design_1_split_square_sum_0_0_synth_1
# Command line: vivado -log design_1_split_square_sum_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_split_square_sum_0_0.tcl
# Log file: /home/skravitz/RFSOC/project_1/project_1.runs/design_1_split_square_sum_0_0_synth_1/design_1_split_square_sum_0_0.vds
# Journal file: /home/skravitz/RFSOC/project_1/project_1.runs/design_1_split_square_sum_0_0_synth_1/vivado.jou
# Running On        :eecs-digital-22
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.000 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :37374 MB
#-----------------------------------------------------------
source design_1_split_square_sum_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skravitz/RFSOC/ip_repo/split_square_sum_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/skravitz/RFSOC/ip_repo/TLAST_GEN_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_split_square_sum_0_0
Command: synth_design -top design_1_split_square_sum_0_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22483
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.184 ; gain = 352.801 ; free physical = 21096 ; free virtual = 33703
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'summed' is used before its declaration [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b0b4/hdl/split_square_sum.v:30]
INFO: [Synth 8-6157] synthesizing module 'design_1_split_square_sum_0_0' [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_split_square_sum_0_0/synth/design_1_split_square_sum_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'split_square_sum' [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b0b4/hdl/split_square_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'split_square_sum' (0#1) [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b0b4/hdl/split_square_sum.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_split_square_sum_0_0' (0#1) [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_split_square_sum_0_0/synth/design_1_split_square_sum_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element m00_axis_tstrb_reg_reg[1] was removed.  [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b0b4/hdl/split_square_sum.v:49]
WARNING: [Synth 8-6014] Unused sequential element m00_axis_tstrb_reg_reg[0] was removed.  [/home/skravitz/RFSOC/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b0b4/hdl/split_square_sum.v:49]
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module split_square_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module split_square_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module split_square_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module split_square_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module split_square_sum is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module split_square_sum is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.121 ; gain = 413.738 ; free physical = 21019 ; free virtual = 33626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2860.934 ; gain = 431.551 ; free physical = 21019 ; free virtual = 33626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2860.934 ; gain = 431.551 ; free physical = 21019 ; free virtual = 33626
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.934 ; gain = 0.000 ; free physical = 21019 ; free virtual = 33626
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.809 ; gain = 0.000 ; free physical = 21006 ; free virtual = 33613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.621 ; gain = 23.812 ; free physical = 21006 ; free virtual = 33613
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.621 ; gain = 590.238 ; free physical = 21017 ; free virtual = 33624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.625 ; gain = 598.242 ; free physical = 21017 ; free virtual = 33624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.625 ; gain = 598.242 ; free physical = 21017 ; free virtual = 33624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.625 ; gain = 598.242 ; free physical = 21016 ; free virtual = 33625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/upper_squared_reg, operation Mode is: (A*B)'.
DSP Report: register inst/upper_squared_reg is absorbed into DSP inst/upper_squared_reg.
DSP Report: operator inst/upper_squared0 is absorbed into DSP inst/upper_squared_reg.
DSP Report: Generating DSP inst/lower_squared_reg, operation Mode is: (A*B)'.
DSP Report: register inst/lower_squared_reg is absorbed into DSP inst/lower_squared_reg.
DSP Report: operator inst/lower_squared0 is absorbed into DSP inst/lower_squared_reg.
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_split_square_sum_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module design_1_split_square_sum_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module design_1_split_square_sum_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_1_split_square_sum_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_1_split_square_sum_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_1_split_square_sum_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module design_1_split_square_sum_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3027.625 ; gain = 598.242 ; free physical = 21016 ; free virtual = 33625
---------------------------------------------------------------------------------
 Sort Area is  inst/lower_squared_reg_0 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  inst/upper_squared_reg_2 : 0 0 : 1969 1969 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|split_square_sum | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|split_square_sum | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3343.734 ; gain = 914.352 ; free physical = 20671 ; free virtual = 33308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3343.734 ; gain = 914.352 ; free physical = 20675 ; free virtual = 33312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3343.734 ; gain = 914.352 ; free physical = 20659 ; free virtual = 33297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|split_square_sum | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|split_square_sum | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |     8|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|8     |DSP_PREADD      |     2|
|9     |DSP_PREADD_DATA |     2|
|10    |LUT1            |     1|
|11    |LUT2            |    34|
|12    |LUT3            |    33|
|13    |LUT4            |    32|
|14    |LUT6            |     1|
|15    |FDRE            |    69|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20664 ; free virtual = 33301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3350.672 ; gain = 762.602 ; free physical = 20658 ; free virtual = 33295
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3350.672 ; gain = 921.289 ; free physical = 20658 ; free virtual = 33295
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.672 ; gain = 0.000 ; free physical = 20957 ; free virtual = 33594
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3360.402 ; gain = 0.000 ; free physical = 20956 ; free virtual = 33594
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

Synth Design complete | Checksum: 70b6cec3
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3360.402 ; gain = 1918.195 ; free physical = 20956 ; free virtual = 33594
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2528.944; main = 2528.944; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3360.406; main = 3360.406; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.414 ; gain = 0.000 ; free physical = 20956 ; free virtual = 33594
INFO: [Common 17-1381] The checkpoint '/home/skravitz/RFSOC/project_1/project_1.runs/design_1_split_square_sum_0_0_synth_1/design_1_split_square_sum_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_split_square_sum_0_0, cache-ID = 944c213fb70e0b04
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3384.414 ; gain = 0.000 ; free physical = 20951 ; free virtual = 33588
INFO: [Common 17-1381] The checkpoint '/home/skravitz/RFSOC/project_1/project_1.runs/design_1_split_square_sum_0_0_synth_1/design_1_split_square_sum_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_split_square_sum_0_0_utilization_synth.rpt -pb design_1_split_square_sum_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 11:15:16 2024...
