omap2_clksel_round_rate_div	,	F_14
pr_debug	,	F_16
parent	,	V_6
clksel_reg	,	V_10
__clk_get_rate	,	F_15
to_clk_hw_omap	,	F_18
omap2_clksel_set_parent	,	F_22
_clksel_to_divisor	,	F_8
omap2_clksel_recalc	,	F_19
hw	,	V_7
omap2_clk_writel	,	F_7
u32	,	T_1
val	,	V_17
ret	,	V_27
omap2_clk_readl	,	F_5
clk	,	V_3
"%s: recalc'd %s's rate to %lu (div %d)\n"	,	L_10
_write_clksel_reg	,	F_4
WARN	,	F_2
__clk_get_name	,	F_3
field_val	,	V_8
clk_name	,	V_23
__ffs	,	F_6
_read_divisor	,	F_13
__func__	,	V_30
__clk_get_parent	,	F_9
pr_err	,	F_12
"clock: %s: clksel_rate table not sorted\n"	,	L_5
"clock: %s: set rate to %ld\n"	,	L_11
"clock: %s: could not find divisor %d for parent %s\n"	,	L_3
validrate	,	V_31
clk_hw_omap	,	V_2
clkr	,	V_13
clks	,	V_5
cpu_mask	,	V_16
"clock: %s: could not find fieldval %d for parent %s\n"	,	L_2
"clock: %s: could not find parent clock %s in clksel array\n"	,	L_1
"clock: %s: attempt to call on a non-clksel clock"	,	L_8
"clock: new_div = %d, new_rate = %ld\n"	,	L_7
flags	,	V_15
test_rate	,	V_20
_divisor_to_clksel	,	F_10
omap2_clksel_find_parent_index	,	F_17
src_clk	,	V_4
"clock: %s: could not find divisor for target rate %ld for parent %s\n"	,	L_6
found	,	V_26
parent_rate	,	V_22
rate	,	V_29
clk_hw	,	V_24
_get_clksel_by_parent	,	F_1
last_div	,	V_21
"clock: clksel_round_rate_div: %s target_rate %ld\n"	,	L_4
u8	,	T_2
omap2_clksel_round_rate	,	F_20
f	,	V_28
rates	,	V_14
WARN_ON	,	F_11
omap2_clksel_set_rate	,	F_21
clksel	,	V_1
clksel_mask	,	V_11
target_rate	,	V_18
EINVAL	,	V_32
new_div	,	V_19
r	,	V_25
v	,	V_9
clksel_rate	,	V_12
"clock: %s: init parent: could not find regval %0x\n"	,	L_9
