/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * (C) Copyright 2015-2016 Freescale Semiconductor, Inc.
 * (C) Copyright 2017 MicroSys Electronics GmbH
 * Copyright 2017-2020 NXP
 *
 */

#ifndef __ARCH_ARM_MACH_S32_SIUL_H__
#define __ARCH_ARM_MACH_S32_SIUL_H__

#include <asm/io.h>
#include <asm/arch/imx-regs.h>
#include "ddr.h"

#if defined(CONFIG_S32_GEN1) && !defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR)
#define SIUL2_MIDR1				(SIUL2_0_BASE_ADDR + 0x00000004)
#define SIUL2_MIDR2				(SIUL2_0_BASE_ADDR + 0x00000008)
#define SIUL2_DISR0				(SIUL2_0_BASE_ADDR + 0x00000010)
#define SIUL2_DIRER0			(SIUL2_0_BASE_ADDR + 0x00000018)
#define SIUL2_DIRSR0			(SIUL2_0_BASE_ADDR + 0x00000020)
#define SIUL2_IREER0			(SIUL2_0_BASE_ADDR + 0x00000028)
#define SIUL2_IFEER0			(SIUL2_0_BASE_ADDR + 0x00000030)
#define SIUL2_IFER0				(SIUL2_0_BASE_ADDR + 0x00000038)

#define SIUL2_IFMCR_BASE		(SIUL2_0_BASE_ADDR + 0x00000040)
#define SIUL2_IFMCRn(i)			(SIUL2_0_IFMCR_BASE + 4 * (i))

#define SIUL2_IFCPR				(SIUL2_0_BASE_ADDR + 0x000000C0)

#define SIUL2_1_MIDR1			(SIUL2_1_BASE_ADDR + 0x00000004)
#define SIUL2_1_MIDR2			(SIUL2_1_BASE_ADDR + 0x00000008)

#else

#define SIUL2_MIDR1				(SIUL2_BASE_ADDR + 0x00000004)
#define SIUL2_MIDR2				(SIUL2_BASE_ADDR + 0x00000008)
#define SIUL2_DISR0				(SIUL2_BASE_ADDR + 0x00000010)
#define SIUL2_DIRER0				(SIUL2_BASE_ADDR + 0x00000018)
#define SIUL2_DIRSR0				(SIUL2_BASE_ADDR + 0x00000020)
#define SIUL2_IREER0				(SIUL2_BASE_ADDR + 0x00000028)
#define SIUL2_IFEER0				(SIUL2_BASE_ADDR + 0x00000030)
#define SIUL2_IFER0				(SIUL2_BASE_ADDR + 0x00000038)

#define SIUL2_IFMCR_BASE			(SIUL2_BASE_ADDR + 0x00000040)
#define SIUL2_IFMCRn(i)				(SIUL2_IFMCR_BASE + 4 * (i))

#define SIUL2_IFCPR				(SIUL2_BASE_ADDR + 0x000000C0)

#endif

/* SIUL2_MIDR1 masks */
#define SIUL2_MIDR1_MINOR_MASK		(0xF << 0)
#define SIUL2_MIDR1_MAJOR_SHIFT		(4)
#define SIUL2_MIDR1_MAJOR_MASK		(0xF << SIUL2_MIDR1_MAJOR_SHIFT)

#ifdef CONFIG_S32_GEN1
#define SIUL2_MIDR2_SUBMINOR_SHIFT	(26)
#define SIUL2_MIDR2_SUBMINOR_MASK	(0xF << SIUL2_MIDR2_SUBMINOR_SHIFT)
#define SIUL2_MIDR1_DERIV_MASK		(0xFFFF0000U)
#define SIUL2_MIDR1_OFF			(16U)
#endif  /* CONFIG_S32_GEN1 */

#define TREERUNNER_GENERATION_2_MAJOR	1

#if defined(CONFIG_S32V234)
#include "siul-s32v234.h"
#elif defined(CONFIG_S32_GEN1)
#include "siul-s32-gen1.h"
#else
#error "Incomplete platform definition"
#endif

#ifdef CONFIG_NXP_S32G2XX
enum s32g2_derivative {
	S32G274A_DERIV,
	S32G254A_DERIV,
	S32G233A_DERIV,
	S32G2_INVAL_DERIV,
};

static inline enum s32g2_derivative get_s32g2_derivative(void)
{
	u32 deriv;

	deriv = readl(SIUL2_MIDR1) & SIUL2_MIDR1_DERIV_MASK;
	deriv >>= SIUL2_MIDR1_OFF;

	switch (deriv) {
	case 0x1D12U:
		return S32G274A_DERIV;
	case 0x1CFEU:
		return S32G254A_DERIV;
	case 0x1CE9U:
		return S32G233A_DERIV;
	};

	pr_err("Invalid S32G2 derivative: 0x%x\n", deriv);
	return S32G2_INVAL_DERIV;
}

static inline const char *get_s32g2_deriv_name(void)
{
	enum s32g2_derivative deriv;

	deriv = get_s32g2_derivative();
	switch (deriv) {
	case S32G274A_DERIV:
		return "S32G274A";
	case S32G254A_DERIV:
		return "S32G254A";
	case S32G233A_DERIV:
		return "S32G233A";
	case S32G2_INVAL_DERIV:
		return "INVAL";
	}

	return "INVAL";
}
#endif

static inline int get_siul2_midr1_minor(void)
{
	return (readl(SIUL2_MIDR1) & SIUL2_MIDR1_MINOR_MASK);
}

static inline int get_siul2_midr1_major(void)
{
	return ((readl(SIUL2_MIDR1) & SIUL2_MIDR1_MAJOR_MASK)
			>> SIUL2_MIDR1_MAJOR_SHIFT);
}

#if defined(CONFIG_S32_GEN1) && !defined(CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR)

static inline int get_siul2_midr2_subminor(void)
{
	return ((readl(SIUL2_1_MIDR2) & SIUL2_MIDR2_SUBMINOR_MASK)
			>> SIUL2_MIDR2_SUBMINOR_SHIFT);
}

#endif  /* CONFIG_S32_GEN1 */

#if defined(CONFIG_NXP_S32G2XX)
/* If SOC REV < 2, QSPI clock max frequency should be 133,33MHz. */
static inline bool is_s32gen1_soc_rev1(void)
{
	return (get_siul2_midr1_major() < 1);
}

#endif

#endif /*__ARCH_ARM_MACH_S32V234_SIUL_H__ */
