// Seed: 808332384
module module_0 #(
    parameter id_1 = 32'd98
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire _id_1;
  assign id_3[id_1] = id_2;
  logic id_7 = id_7;
  wire id_8;
  integer id_9;
  ;
  assign id_9 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  if (-1) begin : LABEL_0
    wire id_5;
  end
  assign #id_6 id_2[1] = 1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4
  );
endmodule
