#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 7 6.1
#Hostname: SCOTT-PC

#Implementation: synthesis_1

$ Running Identify Instrumentor. See log file:
@N::"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\synlog\m2s010_som_identify_compile.log"|
#Sat Sep 03 11:40:16 2016

Synopsys VHDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CRC16_Generator.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\FIFOs.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesEncoder.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\m2s010_som_sb.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd
Parsing C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd
VHDL syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:16 2016

###########################################################]
Running in restricted mode: identify_job

sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\identify_instrumentor_shell_new.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    SCOTT-PC
Date:        Sat Sep 03 11:40:26 2016
Version:     J-2015.03M-3

Arguments:   -product identify_instrumentor -tsl TgpOIrpi -af _CMD_.CML
ProductType: identify_instrumentor





clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.
clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.

DEBUG: Expanded argument list=
C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3/bin64/mbin/identify_instrumentor_shell_new.exe -product identify_instrumentor -tsl TgpOIrpi  -idb  C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/identify.db  -synplify_install  C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3  -synplify_tool  synplify_pro  -log  C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/synlog/m2s010_som_identify_compile.log  -family  SmartFusion2  -prj  C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/m2s010_som_syn.prj  -curimpl  synthesis_1  -dbgimpl  synthesis_1  -fver  2015.09  -f  C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/identifylaunch.tcl  -ppid 69468

*** Integrated Instrumentor ***

Added instrumentation 'synthesis_1' to the project

"design_flow" is unrecognized option for current device

Warning: CommsFPGA_top.vhd(236): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: CommsFPGA_top.vhd(250): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: uP_if.vhd(227): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge

Warning: No breakpoints will be detected in this process

Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements

Warning: No breakpoints will be detected in this process

Current design is m2s010_som

Loading instrumentation 'synthesis_1'

Source IDC file C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/identify.idc

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'clk16x' for IICE named 'IICE' (previous value: '')

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE_0'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'apb3_clk' for IICE named 'IICE_0' (previous value: '')

Instrumenting design `m2s010_som' in directory C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1

Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 27
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 27
	IICE=IICE_0 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 28
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 28


exit status=0

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Options changed - recompiling
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\FIFOs.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CRC16_Generator.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesEncoder.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\m2s010_som_sb.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CRC16_Generator.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\FIFOs.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesEncoder.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\m2s010_som_sb.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'.
@W:Instruments not found for 'C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd'.
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Synthesizing work.m2s010_som.rtl 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\m2s010_som_sb.vhd":17:7:17:19|Synthesizing work.m2s010_som_sb.rtl 
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd":17:7:17:23|Synthesizing work.m2s010_som_sb_mss.rtl 
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box 
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":503:10:503:20|Synthesizing smartfusion2.outbuf_diff.syn_black_box 
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box 
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box 
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch 
Post processing for work.mss_010.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":8:7:8:32|Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch 
Post processing for work.xtlosc.def_arch
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\SgCore\OSC\1.0.105\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":16:10:16:19|XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":14:10:14:23|RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":13:10:13:23|RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":11:10:11:27|RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl 
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process
Post processing for work.coreresetp.rtl
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning register count_sdif3_2(12 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning register count_sdif2_2(12 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning register count_sdif1_2(12 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning register count_sdif0_2(12 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_rcosc_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_rcosc_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_rcosc_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_rcosc_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif3_enable_q1_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif2_enable_q1_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif1_enable_q1_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning register count_sdif0_enable_q1_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning register count_sdif3_enable_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning register count_sdif2_enable_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning register count_sdif1_enable_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning register count_sdif0_enable_3  
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1.
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":26:7:26:17|Synthesizing work.coreconfigp.rtl 
Post processing for work.coreconfigp.rtl
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd":8:7:8:30|Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch 
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
Post processing for work.m2s010_som_sb.rtl
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
@W: CD604 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized 
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":50:7:50:19|Synthesizing work.commsfpga_top.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":212:10:212:24|Removed redundant assignment
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder.vhd":41:7:41:20|Synthesizing work.manchesdecoder.v1 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":49:7:49:23|Synthesizing work.readfifo_write_sm.behavioral 
@N: CD231 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":96:30:96:31|Using onehot encoding for type readfifo_wr_state_type (idle="10000000000")
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":121:6:121:19|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":175:8:175:24|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":278:14:278:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":301:14:301:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":334:14:334:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":336:14:336:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":353:14:353:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":355:14:355:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":412:14:412:25|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":426:14:426:25|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":444:14:444:25|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":458:14:458:25|Removed redundant assignment
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CRC16_Generator.vhd":43:7:43:21|Synthesizing work.crc16_generator.imp_crc 
Post processing for work.crc16_generator.imp_crc
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CRC16_Generator.vhd":79:6:79:7|Feedback mux created for signal lfsr_q[15:0].
@N: CD231 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":96:30:96:31|Using onehot encoding for type readfifo_wr_state_type (idle="10000000000")
Post processing for work.readfifo_write_sm.behavioral
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":130:4:130:5|Feedback mux created for signal bit_cntr[2:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":130:4:130:5|Feedback mux created for signal iRX_FIFO_wr_en.
@W: CL117 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":116:4:116:5|Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":165:4:165:5|Feedback mux created for signal rx_crc_data_store[15:0].
@W: CL190 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":185:6:185:7|Optimizing register bit rx_packet_length(11) to a constant 0
@W: CL260 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":185:6:185:7|Pruning register bit 11 of rx_packet_length(11 downto 0)  
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":34:7:34:15|Synthesizing work.afe_rx_sm.behavioral 
@N: CD231 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":72:25:72:26|Using onehot encoding for type afe_rx_state_type (idle="10000")
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":117:8:117:21|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":120:8:120:21|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":121:8:121:21|Removed redundant assignment
Post processing for work.afe_rx_sm.behavioral
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":42:7:42:28|Synthesizing work.manchesdecoder_adapter.v1 
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":207:2:207:8|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":211:36:211:47|Referenced variable clock_adjust is not in sensitivity list
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":221:25:221:31|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":225:38:225:49|Referenced variable clock_adjust is not in sensitivity list
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":233:26:233:32|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":237:38:237:49|Referenced variable clock_adjust is not in sensitivity list
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":76:9:76:22|Signal idle_line_cntr is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":39:7:39:22|Synthesizing work.idlelinedetector.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":77:10:77:23|Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":99:4:99:5|Pruning register manches_Transition_d_3(3 downto 0)  
@W: CL265 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":99:4:99:5|Pruning bit 3 of decoder_Transition_d_4(3 downto 0) -- not in use ... 
@W: CL271 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":99:4:99:5|Pruning bits 7 to 1 of decoder_ShiftReg_3(7 downto 0) -- not in use ... 
@W: CL271 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":99:4:99:5|Pruning bits 7 to 1 of manches_ShiftReg_4(7 downto 0) -- not in use ... 
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":262:4:262:5|Feedback mux created for signal s2p_data[7:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":235:4:235:5|Feedback mux created for signal irx_center_sample.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":223:4:223:5|Feedback mux created for signal isampler_clk1x_en.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesDecoder_Adapter.vhd":209:4:209:5|Feedback mux created for signal clkdiv[3:0].
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":19:7:19:21|Synthesizing work.rx_data_checker.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":64:8:64:18|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":80:8:80:16|Removed redundant assignment
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":72:22:72:28|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":74:24:74:40|Referenced variable rx_packet_end_all is not in sensitivity list
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":88:21:88:27|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":92:44:92:56|Referenced variable rx_fifo_wr_en is not in sensitivity list
Post processing for work.rx_data_checker.behavioral
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Rx_Data_Checker.vhd":90:4:90:5|Feedback mux created for signal Data_FAIL.
Post processing for work.manchesdecoder.v1
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesEncoder.vhd":40:7:40:20|Synthesizing work.manchesencoder.behavioral 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ManchesEncoder.vhd":74:7:74:14|Signal man_data is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":48:7:48:11|Synthesizing work.tx_sm.behavioral 
@N: CD231 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":101:21:101:22|Using onehot encoding for type tx_state_type (idle="100000000")
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":284:14:284:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":313:14:313:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":369:14:369:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":386:14:386:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":406:14:406:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":425:14:425:29|Removed redundant assignment
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":95:9:95:25|Signal tx_idle_line_cntr is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":39:7:39:22|Synthesizing work.idlelinedetector.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":77:10:77:23|Removed redundant assignment
Post processing for work.idlelinedetector.behavioral
Post processing for work.tx_sm.behavioral
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal txen_early_cntr[11:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_packet_length[11:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_byte_cntr[11:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal PreAmble_cntr[1:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal PostAmble_cntr[1:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_preamble_pat_en.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_packet_complt.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_crc_gen.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_crc_byte2_en.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal tx_crc_byte1_en.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal iTX_PostAmble.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal iTX_FIFO_rd_en.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal TX_STATE[0:8].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal TX_PreAmble.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal TX_Enable.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Feedback mux created for signal TX_DataEn.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":119:4:119:5|Feedback mux created for signal tx_idle_line_s.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":119:4:119:5|Feedback mux created for signal start_tx_FIFO_s.
@W: CL190 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Optimizing register bit tx_packet_length(11) to a constant 0
@W: CL260 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Pruning register bit 11 of tx_packet_length(11 downto 0)  
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":41:7:41:27|Synthesizing work.tx_collision_detector.behavioral 
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":104:23:104:29|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":109:44:109:52|Referenced variable tx_enable is not in sensitivity list
Post processing for work.tx_collision_detector.behavioral
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":106:4:106:5|Feedback mux created for signal TX_FIFO_DOUT_d2[7:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":106:4:106:5|Feedback mux created for signal TX_FIFO_DOUT_d1[7:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":121:4:121:5|Feedback mux created for signal TX_collision_detect.
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":92:4:92:5|Feedback mux created for signal TX_FIFO_DOUT_d2_syncCompare[7:0].
@W: CL113 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_Collision_Detector.vhd":92:4:92:5|Feedback mux created for signal RX_FIFO_DIN_d1[7:0].
Post processing for work.manchesencoder.behavioral
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\FIFOs.vhd":48:7:48:11|Synthesizing work.fifos.behavioral 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd":19:7:19:15|Synthesizing work.fifo_2kx8.rtl 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:36|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":8:7:8:39|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd":8:7:8:37|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch 
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box 
Post processing for smartfusion2.ram1k18.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\smartfusion2.vhd":342:10:342:12|Synthesizing smartfusion2.inv.syn_black_box 
Post processing for smartfusion2.inv.syn_black_box
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":29:0:29:10|B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":28:0:28:10|A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":27:0:27:11|B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":26:0:26:11|A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:42|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated 
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":629:33:629:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":821:14:821:20|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":866:12:866:18|Removed redundant assignment
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":177:10:177:20|Signal temp_xhdl15 is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:24|Signal temp_xhdl22_top is undriven 
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is undriven 
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:50|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated 
@W: CD434 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process
@W: CD638 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven 
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:47|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated 
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|re_top_p is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|almostemptyi_fwft is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning register aempty_r_fwft_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Pruning register empty_r_fwft_5  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning register rptr_gray_fwft_4(11 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":751:6:751:7|Pruning register rptr_fwft_4(11 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning register we_p_r_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":673:6:673:7|Pruning register full_reg_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning register empty_reg_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":658:6:658:7|Pruning register dvld_r2_2  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":645:6:645:7|Pruning register re_p_d1_4  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":595:6:595:7|Pruning register rptr_bin_sync2_fwft_4(11 downto 0)  
@W: CL168 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":582:3:582:23|Pruning instance Rd_grayToBinConv_fwft -- not in use ... 
@W: CL168 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":568:3:568:20|Pruning instance Rd_doubleSync_fwft -- not in use ... 
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(0) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(1) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(2) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(3) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(4) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(5) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(6) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(7) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(8) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(9) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(10) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wrcnt_r(11) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|All reachable assignments to wack_r assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(0) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(1) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(2) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(3) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(4) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(5) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(6) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(7) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(8) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(9) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(10) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to rdcnt_r(11) assign '0'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|All reachable assignments to dvld_r assign '0'; register removed by optimization
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|DB_DETECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|SB_CORRECT_xhdl1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|temp_B_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|temp_A_DB_DETECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|temp_B_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|temp_A_SB_CORRECT is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|DVLD_xhdl10_sync is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|DVLD_xhdl10_scntr is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1240:6:1240:7|Pruning register RDATA_ext_r1_3(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1226:6:1226:7|Pruning register RDATA_ext_r_3(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register re_pulse_d3_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register re_pulse_d2_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register RE_d3_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register RE_d2_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register REN_d3_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1142:6:1142:7|Pruning register REN_d2_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1129:6:1129:7|Pruning register fwft_Q_r_3(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1114:6:1114:7|Pruning register RDATA_r2_3(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1100:6:1100:7|Pruning register RDATA_r1_3(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1087:6:1087:7|Pruning register RDATA_r_pre_4(7 downto 0)  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning register AEMPTY1_r1_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1042:6:1042:7|Pruning register AEMPTY1_r_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning register DVLD_scntr_ecc_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning register DVLD_sync_ecc_3  
@W: CL169 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":642:6:642:7|Pruning register DVLD_async_ecc_4  
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":56:7:56:11|Synthesizing work.up_if.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":250:8:250:19|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":307:10:307:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":308:10:308:23|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":309:10:309:23|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":310:10:310:24|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":312:10:312:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":313:10:313:28|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":314:10:314:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":315:10:315:28|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":316:10:316:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":317:10:317:28|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":318:10:318:29|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":319:10:319:28|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":368:12:368:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":372:14:372:24|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":394:8:394:18|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":409:10:409:23|Removed redundant assignment
@W: CG296 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":417:19:417:25|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":437:28:437:37|Referenced variable status_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":431:28:431:38|Referenced variable control_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":457:28:457:43|Referenced variable address_low4_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":455:28:455:44|Referenced variable address_high4_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":453:28:453:43|Referenced variable address_low3_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":451:28:451:44|Referenced variable address_high3_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":449:28:449:43|Referenced variable address_low2_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":447:28:447:44|Referenced variable address_high2_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":445:28:445:43|Referenced variable address_low1_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":443:28:443:44|Referenced variable address_high1_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":433:28:433:34|Referenced variable int_reg is not in sensitivity list
@W: CG290 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":435:28:435:41|Referenced variable i_int_mask_reg is not in sensitivity list
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":50:7:50:16|Synthesizing work.interrupts.behavioral 
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":137:8:137:27|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":156:8:156:26|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":175:8:175:27|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":194:8:194:27|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":213:8:213:27|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":232:8:232:27|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":251:8:251:23|Removed redundant assignment
@N: CD364 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\Interrupts.vhd":270:8:270:21|Removed redundant assignment
Post processing for work.interrupts.behavioral
Post processing for work.up_if.behavioral
@W: CL117 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\uP_if.vhd":419:8:419:9|Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.
Post processing for work.commsfpga_top.behavioral
@W: CL265 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":174:4:174:5|Pruning bit 25 of led_cntr_2(25 downto 0) -- not in use ... 
@W: CL271 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":174:4:174:5|Pruning bits 21 to 0 of led_cntr_2(25 downto 0) -- not in use ... 
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":174:4:174:5|All reachable assignments to led_cntr(22) assign '1'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":174:4:174:5|All reachable assignments to led_cntr(23) assign '1'; register removed by optimization
@W: CL111 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\CommsFPGA_top.vhd":174:4:174:5|All reachable assignments to led_cntr(24) assign '1'; register removed by optimization
@N: CD630 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd":8:7:8:37|Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch 
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":81:6:81:11|Input re_top is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":24:4:24:8|Input CLOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":109:6:109:10|Input MEMRD is unused
@W: CL190 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Optimizing register bit PostAmble_cntr(1) to a constant 0
@W: CL190 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Optimizing register bit PreAmble_cntr(1) to a constant 0
@W: CL260 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Pruning register bit 1 of PreAmble_cntr(1 downto 0)  
@W: CL260 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Pruning register bit 1 of PostAmble_cntr(1 downto 0)  
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\TX_SM.vhd":147:6:147:7|Trying to extract state machine for register TX_STATE
Extracted state machine for register TX_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL190 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":70:4:70:5|Optimizing register bit idle_line_cntr(6) to a constant 0
@W: CL260 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\IdleLineDetector.vhd":70:4:70:5|Pruning register bit 6 of idle_line_cntr(6 downto 0)  
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":147:6:147:7|Trying to extract state machine for register AFE_RX_STATE
Extracted state machine for register AFE_RX_STATE
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\AFE_RX_SM.vhd":48:4:48:16|Input rx_packet_end is unused
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\hdl\ReadFIFO_Write_SM.vhd":185:6:185:7|Trying to extract state machine for register ReadFIFO_WR_STATE
Extracted state machine for register ReadFIFO_WR_STATE
State machine has 10 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":110:0:110:7|Input PRDATAS3 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":127:0:127:7|Input PREADYS3 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":144:0:144:8|Input PSLVERRS3 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Trying to extract state machine for register sm2_state
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:28 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:28 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:28 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synwork\m2s010_som_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:30 2016

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.sdc
@L: C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\m2s010_som_scck.rpt 
Printing clock  summary report in "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\m2s010_som_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\m2s010_som_syn.prj" -idb "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl TgpOIrpi -idc "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\identify.idc"
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\m2s010_som_syn.prj" -idb "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl TgpOIrpi -idc "C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\identify.idc"
Reading constraint file: C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6122:19:6122:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_write_IICE_0_27, tag CommsFPGA_top_0.apb3_write
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6114:19:6114:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_wdata_IICE_0_19, tag CommsFPGA_top_0.apb3_wdata
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6106:19:6106:49|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_sel_IICE_0_18, tag CommsFPGA_top_0.apb3_sel
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6098:19:6098:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_ready_IICE_0_17, tag CommsFPGA_top_0.apb3_ready
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6090:19:6090:50|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_rdata_IICE_0_9, tag CommsFPGA_top_0.apb3_rdata
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6082:19:6082:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_enable_IICE_0_8, tag CommsFPGA_top_0.apb3_enable
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6074:19:6074:49|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_addr_IICE_0_0, tag CommsFPGA_top_0.apb3_addr
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6066:19:6066:39|Connected syn_hyper_connect ident_coreinst.ident_hyperc_apb3_clk, tag CommsFPGA_top_0.apb3_clk
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6047:19:6047:55|Connected syn_hyper_connect ident_coreinst.ident_hyperc_sampler_clk1x_en_IICE_26, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.sampler_clk1x_en
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6039:19:6039:55|Connected syn_hyper_connect ident_coreinst.ident_hyperc_readfifo_wr_state_IICE_1, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6031:19:6031:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_end_IICE_25, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6023:19:6023:54|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_packet_avail_IICE_24, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6015:19:6015:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_inprocess_IICE_23, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_inprocess
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":6007:19:6007:52|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_wr_en_IICE_22, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_fifo_wr_en
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5999:19:5999:50|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_fifo_din_IICE_14, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_fifo_din
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5991:19:5991:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_earlyterm_IICE_13, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_earlyterm
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5983:19:5983:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_crc_error_IICE_12, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_crc_error
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5975:19:5975:47|Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_fail_IICE_0, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.data_fail
@N: BN397 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5967:19:5967:37|Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk16x, tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.clk16x
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance FDDR_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF0_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF1_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF2_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":528:8:528:9|Removing sequential instance SDIF3_PENABLE_0 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance EXT_RESET_OUT_int of view:PrimLib.dffse(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN115 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\manchesencoder.vhd":169:36:169:61|Removing instance TX_COLLISION_DETECTOR_INST of view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":1071:2:1071:7|Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5327:2:5327:7|Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_0_Z14_x(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":121:4:121:5|Removing sequential instance TX_collision_detect of view:PrimLib.dffre(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Removing sequential instance sm2_state[0:1] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r of view:PrimLib.dffr(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":844:6:844:7|Removing sequential instance afull_r of view:PrimLib.dffr(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":92:4:92:5|Removing sequential instance TX_FIFO_DOUT_d2_syncCompare[7:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":92:4:92:5|Removing sequential instance RX_FIFO_DIN_d1[7:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Removing sequential instance sm2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":78:4:78:5|Removing sequential instance TX_FIFO_DOUT_d2_sync2RX[7:0] of view:PrimLib.dffr(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":106:4:106:5|Removing sequential instance TX_FIFO_DOUT_d2[7:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_collision_detector.vhd":106:4:106:5|Removing sequential instance TX_FIFO_DOUT_d1[7:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TX_Collision_Detector(behavioral) because there are no references to its outputs 
@N: MT480 :"C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":456:17:456:34|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un27_read_reg_en appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=21  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)



@S |Clock Summary
*****************

Start                                                                 Requested     Requested     Clock        Clock               
Clock                                                                 Frequency     Period        Type         Group               
-----------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     10.000        inferred     Inferred_clkgroup_3 
System                                                                100.0 MHz     10.000        system       system_clkgroup     
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       1000.000      declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_5 
===================================================================================================================================

@W: MT532 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Found signal identified as System clock which controls 51 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1[5].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 523 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 431 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\manchesencoder.vhd":147:4:147:5|Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_doublesync.vhd":84:6:84:7|Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 186 sequential elements including CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31\.U_corefifo_async.Wr_corefifo_doubleSync.sync_out_xhdl1[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":517:8:517:9|Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 110 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":1965:0:1965:13|Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd":1965:0:1965:13|Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 0 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"C:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: BN225 |Writing default property annotation file C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\m2s010_som.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 148MB)

Process took 0h:00m:11s realtime, 0h:00m:01s cputime
# Sat Sep 03 11:40:42 2016

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":652:8:652:9|Sequential instance m2s010_som_sb_0.CORECONFIGP_0.SDIF_RELEASED_q1 reduced to a combinational gate by constant propagation 
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z15_x(verilog) (flattening)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog) (flattening)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":775:6:775:7|Removing sequential instance aempty_r of view:PrimLib.dffse(prim) in hierarchy view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) because there are no references to its outputs 
@W: MO171 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":116:4:116:5|Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision reduced to a combinational gate by constant propagation 
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core
@W: BN132 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core,  because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core

Available hyper_sources - for debug and ip models
HyperSrc tag CommsFPGA_top_0.apb3_addr
HyperSrc tag CommsFPGA_top_0.apb3_clk
HyperSrc tag CommsFPGA_top_0.apb3_enable
HyperSrc tag CommsFPGA_top_0.apb3_rdata
HyperSrc tag CommsFPGA_top_0.apb3_ready
HyperSrc tag CommsFPGA_top_0.apb3_sel
HyperSrc tag CommsFPGA_top_0.apb3_wdata
HyperSrc tag CommsFPGA_top_0.apb3_write
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.data_fail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_earlyterm
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_fifo_din
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_fifo_wr_en
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_inprocess
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.clk16x
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_crc_error
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_avail
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.rx_packet_end
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.readfifo_wr_state
HyperSrc tag CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.sampler_clk1x_en
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
@W: BN401 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":218:20:218:44|Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'
Deleting unused hyper source ident_hs_APB3_ADDR (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_CLK (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_ENABLE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_RDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_READY (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_SEL (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WDATA (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_APB3_WRITE (view:work.CommsFPGA_top(behavioral))
Deleting unused hyper source ident_hs_Data_FAIL (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_RX_EarlyTerm (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_RX_FIFO_DIN (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_RX_FIFO_wr_en (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_RX_InProcess (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_clk16x (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_CRC_error (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_avail (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_rx_packet_end (view:work.ManchesDecoder(v1))
Deleting unused hyper source ident_hs_ReadFIFO_WR_STATE (view:work.ReadFIFO_Write_SM(behavioral))
Deleting unused hyper source ident_hs_sampler_clk1x_en (view:work.ReadFIFO_Write_SM(behavioral))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (view:VhdlGenLib.comm_block_x(verilog))
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":456:17:456:34|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC\.un27_read_reg_en appears to be an unidentified clock source. Assuming default frequency. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":4488:6:4488:11|Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":4507:2:4507:7|Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_0(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":4488:6:4488:11|Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":4507:2:4507:7|Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x_1(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)

Encoding state machine state[0:2] (view:work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance paddr[11] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[16] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[17] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[18] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[19] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[20] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[21] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[22] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[23] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[24] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[25] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[26] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[27] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[28] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[29] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[30] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance pwdata[31] of view:PrimLib.dffr(prim) in hierarchy view:work.CoreConfigP(rtl) because there are no references to its outputs 
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Register bit paddr[16] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[31] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[30] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[29] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[28] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[27] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[26] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[25] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[24] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[23] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[22] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[21] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[20] is always 0, optimizing ...
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":622:8:622:9|Register bit FIC_2_APB_M_PRDATA_0[19] is always 0, optimizing ...
Encoding state machine sm0_state[0:6] (view:work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Found counter in view:work.CoreResetP(rtl) inst count_ddr[13:0]
@W: MO160 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\interrupts.vhd":261:6:261:7|Register bit INTERRUPT_INST.col_detect_int is always 0, optimizing ...
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) inst memraddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) inst memwaddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) inst rptr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_0(translated) inst wptr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":910:6:910:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) inst memraddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":888:6:888:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) inst memwaddr_r[10:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":730:6:730:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) inst rptr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd":706:6:706:7|Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async_1(translated) inst wptr[11:0]
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\manchesencoder.vhd":105:4:105:5|Removing sequential instance byte_clk_en_d[1] of view:PrimLib.dffr(prim) in hierarchy view:work.ManchesEncoder(behavioral) because there are no references to its outputs 
Encoding state machine TX_STATE[0:8] (view:work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_sm.vhd":147:6:147:7|Found counter in view:work.TX_SM(behavioral) inst tx_byte_cntr[11:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\tx_sm.vhd":147:6:147:7|Found counter in view:work.TX_SM(behavioral) inst txen_early_cntr[11:0]
@N: MF179 :|Found 12 bit by 12 bit '==' comparator, 'TX_SM\.un26_tx_byte_cntr'
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\idlelinedetector.vhd":70:4:70:5|Found counter in view:work.IdleLineDetectorZ0(behavioral) inst idle_line_cntr[6:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\rx_data_checker.vhd":74:4:74:5|Found counter in view:work.Rx_Data_Checker(behavioral) inst byte_cntr[9:0]
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\idlelinedetector.vhd":70:4:70:5|Found counter in view:work.IdleLineDetectorZ1(behavioral) inst idle_line_cntr[5:0]
Encoding state machine AFE_RX_STATE[0:4] (view:work.AFE_RX_SM(behavioral))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine ReadFIFO_WR_STATE[0:9] (view:work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":185:6:185:7|Found counter in view:work.ReadFIFO_Write_SM(behavioral) inst rx_byte_cntr[11:0]
@N: MF179 :|Found 12 bit by 12 bit '==' comparator, 'ReadFIFO_WR_SM\.un56_irx_fifo_wr_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":268:29:268:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un29_irx_fifo_wr_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":269:29:269:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un32_irx_fifo_wr_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":270:29:270:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un35_irx_fifo_wr_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":271:29:271:66|Found 10 bit by 10 bit '==' comparator, 'ReadFIFO_WR_SM\.un38_irx_fifo_wr_en'
@N: MF179 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\readfifo_write_sm.vhd":400:19:400:55|Found 16 bit by 16 bit '==' comparator, 'ReadFIFO_WR_SM\.un1_sampler_clk1x_en'
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":1048:2:1048:7|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) inst b7_nYhI39s[9:0]
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[27] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[28] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[29] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[30] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[31] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[32] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3273:3:3273:8|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3273:3:3273:8|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[26:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog)).
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_0_Z14_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N:"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5304:2:5304:7|Found counter in view:VhdlGenLib.b7_OCByLXC_0_Z14_x(verilog) inst b7_nYhI39s[9:0]
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[28] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[29] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[30] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[31] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[32] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[33] reduced to a combinational gate by constant propagation
@W: FX107 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3273:3:3273:8|No read/write conflict check. Possible simulation mismatch!
@N: MF707 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3273:3:3273:8|Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[27:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z15_x(verilog)).

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 168MB)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":1154:2:1154:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":1154:2:1154:7|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":1154:2:1154:7|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5410:2:5410:7|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5410:2:5410:7|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":5410:2:5410:7|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":939:3:939:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":939:3:939:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":919:3:919:8|Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":919:3:919:8|Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":939:3:939:8|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":939:3:939:8|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":919:3:919:8|Removing sequential instance ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":919:3:919:8|Boundary register ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 170MB)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\afe_rx_sm.vhd":147:6:147:7|Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[0] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 162MB peak: 170MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 163MB peak: 170MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 170MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 170MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 170MB)

@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd":341:8:341:9|Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 

Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 182MB peak: 185MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     0.53ns		1847 /      1778
   2		0h:00m:05s		     0.53ns		1791 /      1778
   3		0h:00m:05s		     0.53ns		1791 /      1778
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Removing sequential instance ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.m2s010_som(rtl) because there are no references to its outputs 
@A: BN291 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":3277:2:3277:7|Boundary register ident_coreinst.IICE_0_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_168 on CLKINT  I_306 
@N: FP130 |Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_307 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst on CLKINT  I_308 
@N: FP130 |Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst on CLKINT  I_309 
@N: FP130 |Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_310 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_311 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_312 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.RX_DATA_CHECKER_INST.BYTE_COUNTER_PROC\.un5_reset on CLKINT  I_313 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_314 
@N: FP130 |Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_315 
@N: FP130 |Promoting Net m2s010_som_sb_0_POWER_ON_RESET_N on CLKINT  I_316 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_crc_reset_i on CLKINT  I_317 
@N: FP130 |Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_318 
@N: FP130 |Promoting Net CommsFPGA_top_0.N_134_i_0_i on CLKINT  I_319 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 193MB peak: 195MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 195MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
8 non-gated/non-generated clock tree(s) driving 1455 clock pin(s) of sequential element(s)
16 gated/generated clock tree(s) driving 322 clock pin(s) of sequential element(s)
0 instances converted, 322 sequential instances remain driven by gated/generated clocks

======================================================================= Non-Gated/Non-Generated Clocks ========================================================================
Clock Tree ID     Driving Element                                          Drive Element Type              Fanout     Sample Instance                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0017       MAC_MII_TX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0018       MAC_MII_RX_CLK                                           port                            1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST       
@K:CKID0019       m2s010_som_sb_0.CCC_0.GL0_INST                           CLKINT                          448        rx_CRC_error_set                                         
@K:CKID0020       CommsFPGA_CCC_0.GL0_INST                                 CLKINT                          372        CommsFPGA_top_0.RX_FIFO_RST                              
@K:CKID0021       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT     CLKINT                          20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]               
@K:CKID0022       CommsFPGA_CCC_0.GL1_INST                                 CLKINT                          2          CommsFPGA_top_0.BIT_CLK                                  
@K:CKID0023       ident_coreinst.comm_block_INST.tck                       clock definition on keepbuf     602        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]    
@K:CKID0024       ident_coreinst.comm_block_INST.dr2_tck_keep              clock definition on keepbuf     9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]
===============================================================================================================================================================================
==================================================================================================================================== Gated/Generated Clocks =====================================================================================================================================
Clock Tree ID     Driving Element                                                                           Drive Element Type     Fanout     Sample Instance                                                                         Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_read_reg_en_3_0                              CFG2                   1          CommsFPGA_top_0.N_126_i_0_rs                                                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_0_o2                              CFG4                   1          CommsFPGA_top_0.N_61_i_1_rs                                                             No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       CommsFPGA_top_0.BIT_CLK                                                                   SLE                    184        CommsFPGA_top_0.byte_clk_en                                                             No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        MSS_010                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                      No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0005       CommsFPGA_top_0.long_reset                                                                SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r      SLE                    1          CommsFPGA_top_0.N_168_rs                                                                No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r      SLE                    1          CommsFPGA_top_0.N_168_rs_0                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r       SLE                    1          CommsFPGA_top_0.N_168_rs_1                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error               SLE                    1          CommsFPGA_top_0.N_168_rs_2                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_complt                      SLE                    1          CommsFPGA_top_0.N_168_rs_3                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_complt           SLE                    1          CommsFPGA_top_0.N_168_rs_4                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r     SLE                    1          CommsFPGA_top_0.N_168_rs_5                                                              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3                                       CFG4                   32         ident_coreinst.IICE_0_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un27_read_reg_en_i_0_RNID14O       CFG2                   11         CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_read_reg_en_3_set                          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3                                     CFG2                   9          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[6]                     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0                               CFG4                   1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_rs                              No gated clock conversion method for cell cell:ACG4.SLE    
=================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 149MB peak: 196MB)

Writing Analyst data base C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\synwork\m2s010_som_m.srm
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_0_o2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_read_reg_en_3_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_127_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0 appears to be an unidentified clock source. Assuming default frequency. 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 179MB peak: 196MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":243:4:243:5|Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.v":260:4:260:5|Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_apb3_reset_0_o2 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un1_read_reg_en_3_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_127_i_0 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\hdl\up_if.vhd":419:8:419:9|Net CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.un2_apb3_addr_13_0 appears to be an unidentified clock source. Assuming default frequency. 
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 180MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 196MB)

@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd":66:4:66:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\pulsar\projects\ppi\poweredrail\eval_board_soc\m2s010-som-fg484-1a-116-rev1a_c\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":2:0:2:0|Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N: MT480 :"c:/pulsar/projects/ppi/poweredrail/eval_board_soc/m2s010-som-fg484-1a-116-rev1a_c/synthesis/synthesis_1/instr_sources/syn_dics.sdc":3:0:3:0|Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@W: MT420 |Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"

@W: MT420 |Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"

Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
Found clock ident_coreinst.comm_block_INST.tck with period 1000.00ns 
@W: MT420 |Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"

@W: MT420 |Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"

@W: MT420 |Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"

@W: MT420 |Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"

@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"

@W: MT420 |Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 03 11:40:52 2016
#


Top view:               m2s010_som
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\PULSAR\Projects\PPI\PoweredRail\Eval_Board_SOC\m2s010-som-fg484-1a-116-Rev1a_c\synthesis\synthesis_1\instr_sources\syn_dics.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.952

                                                                      Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     138.6 MHz     10.000        7.217         2.783       inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                                1.0 MHz       883.6 MHz     1000.000      1.132         998.868     declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                                    1.0 MHz       158.0 MHz     1000.000      6.329         993.671     declared     identify_jtag_group1
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     157.1 MHz     10.000        6.367         3.633       inferred     Inferred_clkgroup_1 
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     375.1 MHz     10.000        2.666         7.334       inferred     Inferred_clkgroup_2 
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     115.4 MHz     10.000        8.664         1.336       inferred     Inferred_clkgroup_0 
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     362.9 MHz     10.000        2.756         7.244       inferred     Inferred_clkgroup_7 
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     121.6 MHz     10.000        8.223         0.952       inferred     Inferred_clkgroup_4 
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_6 
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA          inferred     Inferred_clkgroup_5 
System                                                                100.0 MHz     132.7 MHz     10.000        7.533         2.467       system       system_clkgroup     
===========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      2.467    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      4.428    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      1.859    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      4.428    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.tck                                 |  1000.000    990.636  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    994.510  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      2.116    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.336    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      6.261    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.633    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             ident_coreinst.comm_block_INST.tck                                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      7.334    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      6.142    |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      2.783    |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.777    |  No paths    -      |  5.000       2.514  |  5.000       0.952
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.244    |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck                                 System                                                             |  1000.000    989.304  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck                                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck                                 ident_coreinst.comm_block_INST.tck                                 |  1000.000    993.671  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             System                                                             |  1000.000    997.899  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck                             ident_coreinst.comm_block_INST.dr2_tck                             |  1000.000    998.868  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                 Starting                                                                                  Arrival          
Instance                                                                                                                         Reference                                Type        Pin           Net                    Time        Slack
                                                                                                                                 Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                                                                       CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             long_reset_0           0.108       2.783
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[3]                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[3]        0.087       4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[4]                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[4]        0.087       4.636
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[8]                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[8]        0.087       4.705
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[0]                                                           CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             txen_early_cntr[0]     0.087       4.716
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[10]                                                             CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[10]       0.087       4.748
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]           0.335       4.785
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[5]                                                              CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[5]        0.087       4.883
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[1]                                                           CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             txen_early_cntr[1]     0.108       4.938
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.txen_early_cntr[8]                                                           CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             txen_early_cntr[8]     0.087       4.958
============================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                 Starting                                                                              Required          
Instance                                                                                                                         Reference                                Type        Pin               Net            Time         Slack
                                                                                                                                 Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     B_DOUT_SRST_N     DOUTSRSTAP     9.785        2.783
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT_SRST_N     DOUTSRSTAP     9.795        2.794
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[0]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[1]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[2]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[3]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[4]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[5]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[6]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length[7]                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         EN                N_11_i_0       9.662        4.622
=========================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.215
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.785

    - Propagation time:                      7.001
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.783

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0 / B_DOUT_SRST_N
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin B_DOUT_CLK

Instance / Net                                                                                                                               Pin               Pin               Arrival     No. of    
Name                                                                                                                             Type        Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                                                                       SLE         Q                 Out     0.108     0.108       -         
long_reset_0                                                                                                                     Net         -                 -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                                                                               CLKINT      A                 In      -         1.225       -         
CommsFPGA_top_0.long_reset_RNIUA27                                                                                               CLKINT      Y                 Out     0.548     1.774       -         
long_reset                                                                                                                       Net         -                 -       1.136     -           9         
CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst                                                                                          CFG3        A                 In      -         2.910       -         
CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst                                                                                          CFG3        Y                 Out     0.087     2.997       -         
itx_fifo_rst_0                                                                                                                   Net         -                 -       1.117     -           1         
CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_RNIUMSA                                                                                  CLKINT      A                 In      -         4.114       -         
CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_RNIUMSA                                                                                  CLKINT      Y                 Out     0.548     4.662       -         
itx_fifo_rst                                                                                                                     Net         -                 -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.INVDOUTSRSTAP                            INV         A                 In      -         5.789       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.INVDOUTSRSTAP                            INV         Y                 Out     0.090     5.878       -         
DOUTSRSTAP                                                                                                                       Net         -                 -       1.123     -           2         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     RAM1K18     B_DOUT_SRST_N     In      -         7.001       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.217 is 1.597(22.1%) logic and 5.619(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.108       997.899
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.087       998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[8]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[8]     0.087       998.868
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference                                  Type      Pin      Net                 Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     997.899
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[8]     999.745      998.868
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[0]     999.745      998.868
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      2.101
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.899

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.108     0.108       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.789     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      A        In      -         0.897       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      Y        Out     0.087     0.984       -         
b9_PLF_6lNa2                                                  Net       -        -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         2.101       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 2.101 is 0.195(9.3%) logic and 1.906(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.tck
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                             Arrival            
Instance                                                         Reference                              Type        Pin            Net                Time        Slack  
                                                                 Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[4]      b7_vFW_PlM[4]      0.335       989.304
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[10]     0.335       989.564
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[4]      b7_vFW_PlM[20]     0.335       989.564
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[0]      b7_vFW_PlM[0]      0.335       989.609
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[5]      b7_vFW_PlM[5]      0.335       989.609
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[2]      b7_vFW_PlM[2]      0.335       989.687
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[5]      b7_vFW_PlM[21]     0.335       989.687
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[26]     0.335       989.824
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[7]      b7_vFW_PlM[7]      0.335       989.870
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[11]     0.335       989.870
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                                 Required            
Instance                                                         Reference                              Type        Pin            Net                    Time         Slack  
                                                                 Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                ident_coreinst.comm_block_INST.tck     UJTAG       UTDO           b9_PLF_6lNa2           1000.000     989.304
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.671
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.671
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_6[9]      999.423      993.671
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_12[9]     999.423      993.671
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.685
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_6[8]      999.423      993.685
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_12[8]     999.423      993.685
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[12]     b9_v_mzCDYXs_6[8]      999.423      993.685
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0       ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[11]     b9_v_mzCDYXs_6[7]      999.423      993.700
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      10.696
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 989.304

    Number of logic level(s):                9
    Starting point:                          ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0 / A_DOUT[4]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin A_DOUT_CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                       Pin           Pin               Arrival     No. of    
Name                                                                     Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0             RAM1K18     A_DOUT[4]     Out     0.335     0.335       -         
b7_vFW_PlM[4]                                                            Net         -             -       1.117     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_8                             CFG4        D             In      -         1.452       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_8                             CFG4        Y             Out     0.470     1.922       -         
b3_PLF_8                                                                 Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_23                            CFG4        D             In      -         2.477       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF_23                            CFG4        Y             Out     0.470     2.947       -         
b3_PLF_23                                                                Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                               CFG4        D             In      -         3.503       -         
ident_coreinst.IICE_0_INST.b3_SoW_0.b3_PLF                               CFG4        Y             Out     0.470     3.972       -         
b9_OFWNT9Mxf                                                             Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_uRrc2XfY_Lyh_RNILUTS          CFG4        D             In      -         4.528       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b12_uRrc2XfY_Lyh_RNILUTS          CFG4        Y             Out     0.470     4.998       -         
N_11                                                                     Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIS56I1[1]     CFG4        C             In      -         5.553       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIS56I1[1]     CFG4        Y             Out     0.210     5.763       -         
N_13                                                                     Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIQTCN3[6]     CFG4        C             In      -         6.319       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIQTCN3[6]     CFG4        Y             Out     0.210     6.528       -         
N_15                                                                     Net         -             -       0.556     -           1         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIJSCM4[4]     CFG4        D             In      -         7.084       -         
ident_coreinst.IICE_0_INST.b8_uKr_IFLY.b13_nvmFL_fx2rbuQ_RNIJSCM4[4]     CFG4        Y             Out     0.470     7.553       -         
b3_PLF                                                                   Net         -             -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                      CFG4        D             In      -         8.109       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                      CFG4        Y             Out     0.442     8.551       -         
b9_PLF_6lNa2_1                                                           Net         -             -       0.556     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                        CFG4        D             In      -         9.107       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                        CFG4        Y             Out     0.472     9.579       -         
b9_PLF_6lNa2                                                             Net         -             -       1.117     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG       UTDO          In      -         10.696      -         
===========================================================================================================================================
Total path delay (propagation time + setup) of 10.696 is 4.017(37.6%) logic and 6.679(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                Starting                                                                                          Arrival          
Instance                                                                                        Reference                                                  Type     Pin     Net                   Time        Slack
                                                                                                Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en       m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en      0.108       3.633
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[2]     0.108       3.891
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[3]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[3]     0.108       4.152
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[7]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_DIN[7]        0.087       4.182
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.iRX_FIFO_wr_en                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_wr_en        0.108       4.229
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[4]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[4]     0.087       4.239
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[6]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[6]     0.108       4.274
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[0]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_DIN[0]        0.108       4.299
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[3]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_DIN[3]        0.108       4.367
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[6]             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_FIFO_DIN[6]        0.108       4.391
===================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                    Starting                                                                                           Required          
Instance                                                                            Reference                                                  Type     Pin     Net                    Time         Slack
                                                                                    Clock                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[11]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[11]     9.745        3.633
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[10]     9.745        3.650
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[9]      9.745        3.666
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[8]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[8]      9.745        3.682
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[7]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[7]      9.745        3.699
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[6]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[6]      9.745        3.715
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[5]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[5]      9.745        3.731
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[4]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[4]      9.745        3.747
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[0]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[0]      9.745        3.762
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[1]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       rx_byte_cntr_s[1]      9.745        3.762
=========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.111
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.633

    Number of logic level(s):                14
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[11] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                                  SLE      Q        Out     0.108     0.108       -         
sampler_clk1x_en                                                                                                           Net      -        -       1.451     -           17        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.consumer_type_12_0_338_a3_0_4_i_o3_i_a2     CFG2     A        In      -         1.559       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.ReadFIFO_WR_SM\.consumer_type_12_0_338_a3_0_4_i_o3_i_a2     CFG2     Y        Out     0.087     1.647       -         
RX_FIFO_wr_en                                                                                                              Net      -        -       1.300     -           53        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_irx_packet_end_0_sqmuxa_2_i_0_RNIQ8ML                   ARI1     D        In      -         2.946       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un1_irx_packet_end_0_sqmuxa_2_i_0_RNIQ8ML                   ARI1     Y        Out     0.472     3.419       -         
un1_irx_packet_end_0_sqmuxa_2_i_0_RNIQ8ML_Y                                                                                Net      -        -       1.139     -           13        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIFSAL1[0]                                    ARI1     B        In      -         4.558       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIFSAL1[0]                                    ARI1     FCO      Out     0.201     4.758       -         
rx_byte_cntr_cry[0]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI5HVK2[1]                                    ARI1     FCI      In      -         4.758       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI5HVK2[1]                                    ARI1     FCO      Out     0.016     4.775       -         
rx_byte_cntr_cry[1]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIS6KK3[2]                                    ARI1     FCI      In      -         4.775       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIS6KK3[2]                                    ARI1     FCO      Out     0.016     4.791       -         
rx_byte_cntr_cry[2]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIKT8K4[3]                                    ARI1     FCI      In      -         4.791       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIKT8K4[3]                                    ARI1     FCO      Out     0.016     4.807       -         
rx_byte_cntr_cry[3]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIDLTJ5[4]                                    ARI1     FCI      In      -         4.807       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIDLTJ5[4]                                    ARI1     FCO      Out     0.016     4.824       -         
rx_byte_cntr_cry[4]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI7EIJ6[5]                                    ARI1     FCI      In      -         4.824       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI7EIJ6[5]                                    ARI1     FCO      Out     0.016     4.840       -         
rx_byte_cntr_cry[5]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI287J7[6]                                    ARI1     FCI      In      -         4.840       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNI287J7[6]                                    ARI1     FCO      Out     0.016     4.856       -         
rx_byte_cntr_cry[6]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIU2SI8[7]                                    ARI1     FCI      In      -         4.856       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIU2SI8[7]                                    ARI1     FCO      Out     0.016     4.872       -         
rx_byte_cntr_cry[7]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIRUGI9[8]                                    ARI1     FCI      In      -         4.872       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIRUGI9[8]                                    ARI1     FCO      Out     0.016     4.889       -         
rx_byte_cntr_cry[8]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIPR5IA[9]                                    ARI1     FCI      In      -         4.889       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIPR5IA[9]                                    ARI1     FCO      Out     0.016     4.905       -         
rx_byte_cntr_cry[9]                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIV05GB[10]                                   ARI1     FCI      In      -         4.905       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNIV05GB[10]                                   ARI1     FCO      Out     0.016     4.921       -         
rx_byte_cntr_cry[10]                                                                                                       Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNO[11]                                        ARI1     FCI      In      -         4.921       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr_RNO[11]                                        ARI1     S        Out     0.073     4.994       -         
rx_byte_cntr_s[11]                                                                                                         Net      -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_byte_cntr[11]                                            SLE      D        In      -         6.111       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.367 is 1.360(21.4%) logic and 5.007(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.108       7.334
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                         Required          
Instance                                                   Reference                                                  Type     Pin     Net                  Time         Slack
                                                           Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_6     9.745        7.334
CommsFPGA_top_0.BIT_CLK                                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i_0        9.745        8.252
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.411
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.334

    Number of logic level(s):                2
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                    SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                  Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2             CLKINT     Y        Out     0.548     1.780       -         
BIT_CLK                                                    Net        -        -       0.000     -           185       
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m17_ns            CFG4       D        In      -         1.780       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.m17_ns            CFG4       Y        Out     0.472     2.252       -         
MANCHESTER_OUT_6                                           Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     SLE        D        In      -         2.411       -         
=======================================================================================================================
Total path delay (propagation time + setup) of 2.666 is 1.385(51.9%) logic and 1.282(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                          Arrival          
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack
                                                       Clock                                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     3.647       1.336
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     3.652       1.381
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     3.580       1.548
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         3.488       1.576
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     3.677       1.913
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                 3.660       1.948
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 3.746       2.071
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                 3.576       2.116
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 3.576       2.137
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                 3.593       2.279
==========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                                                          Required          
Instance                                               Reference                                           Type        Pin                Net                                            Time         Slack
                                                       Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i_0           8.404        1.336
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[3]     9.393        1.548
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[4]     9.459        1.614
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[0]     9.551        1.706
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[6]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[6]     9.590        1.745
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[5]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[5]     9.615        1.770
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[1]     9.629        1.784
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[2]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[2]     9.655        1.810
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]     m2s010_som_sb_0_FIC_0_APB_MASTER_PRDATA[7]     9.722        1.877
CommsFPGA_top_0.TX_FIFO_UNDERRUN_set                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un13_int_reg_clr                               9.662        1.948
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.596
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.404

    - Propagation time:                      7.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.336

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[13]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                         Pin                Pin               Arrival     No. of    
Name                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_010     F_HM0_ADDR[13]     Out     3.647     3.647       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]                 Net         -                  -       1.123     -           2         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        B                  In      -         4.770       -         
CoreAPB3_0.iPSELS_raw_1[0]                                 CFG2        Y                  Out     0.153     4.923       -         
iPSELS_raw_1[0]                                            Net         -                  -       0.556     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG4        D                  In      -         5.479       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO     CFG4        Y                  Out     0.472     5.951       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i_0                       Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         MSS_010     F_HM0_READY        In      -         7.068       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 8.664 is 5.869(67.7%) logic and 2.796(32.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.087       7.244
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.ddr_settled       m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      EN      un14_count_ddr      9.662        7.244
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      2.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.244

    Number of logic level(s):                2
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[3] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.ddr_settled / EN
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]         SLE      Q        Out     0.087     0.087       -         
count_ddr[3]                                      Net      -        -       0.674     -           2         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     D        In      -         0.762       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr_9     CFG4     Y        Out     0.472     1.234       -         
un14_count_ddr_9                                  Net      -        -       0.556     -           1         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     D        In      -         1.790       -         
m2s010_som_sb_0.CORERESETP_0.un14_count_ddr       CFG4     Y        Out     0.470     2.260       -         
un14_count_ddr                                    Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORERESETP_0.ddr_settled          SLE      EN       In      -         2.418       -         
============================================================================================================
Total path delay (propagation time + setup) of 2.756 is 1.367(49.6%) logic and 1.389(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       0.952
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         6.394       1.777
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     6.424       1.836
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[10]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]     6.389       1.871
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      6.340       1.920
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      6.332       1.928
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[2]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[2]      6.331       1.929
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     6.312       1.948
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      6.282       1.978
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_010     MDDR_FABRIC_PRDATA[4]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[4]      6.276       1.984
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                       Required          
Instance                                                   Reference                                             Type     Pin     Net                     Time         Slack
                                                           Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[16]              4.745        0.952
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[17]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       int_prdata_5_sqmuxa     4.745        1.539
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[0]               4.745        1.589
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[1]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[2]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[3]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[4]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[5]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[6]               4.825        1.604
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE      D       prdata[7]               4.825        1.604
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.952

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16] / D
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                         SLE      Q        Out     0.108     0.108       -         
psel                                                       Net      -        -       0.873     -           7         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNIEI071[13]           CFG3     C        In      -         0.981       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNIEI071[13]           CFG3     Y        Out     0.210     1.191       -         
un1_N_3_mux_0                                              Net      -        -       0.943     -           18        
m2s010_som_sb_0.CORECONFIGP_0.int_prdata_5_sqmuxa          CFG4     D        In      -         2.134       -         
m2s010_som_sb_0.CORECONFIGP_0.int_prdata_5_sqmuxa          CFG4     Y        Out     0.442     2.576       -         
int_prdata_5_sqmuxa                                        Net      -        -       0.630     -           2         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[16]              CFG4     D        In      -         3.206       -         
m2s010_som_sb_0.CORECONFIGP_0.prdata_0_iv[16]              CFG4     Y        Out     0.428     3.634       -         
prdata[16]                                                 Net      -        -       0.159     -           1         
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[16]     SLE      D        In      -         3.793       -         
=====================================================================================================================
Total path delay (propagation time + setup) of 4.048 is 1.443(35.6%) logic and 2.605(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                      Arrival          
Instance                                                                 Reference     Type      Pin          Net                      Time        Slack
                                                                         Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                 System        CCC       LOCK         CommsFPGA_CCC_0_LOCK     0.000       1.859
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     System        SLE       Q            b13_nvmFL_fx2rbuQ[2]     0.108       2.467
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     System        SLE       Q            b13_nvmFL_fx2rbuQ[1]     0.108       2.843
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     System        SLE       Q            b13_nvmFL_fx2rbuQ[0]     0.108       2.849
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     System        SLE       Q            b13_nvmFL_fx2rbuQ[4]     0.087       2.859
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     System        SLE       Q            b13_nvmFL_fx2rbuQ[3]     0.108       2.942
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       3.359
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.402
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[1]     b6_uS_MrX[0]             0.000       3.569
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       3.625
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                 Starting                                                             Required          
Instance                                                                                                                         Reference     Type        Pin               Net                      Time         Slack
                                                                                                                                 Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask                                                      System        SLE         EN                start_bit_mask_RNO_0     9.662        1.859
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[1]                                                   System        SLE         D                 start_bit_cntr_1         9.745        2.442
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                                                                System        UJTAG       UTDO              b9_PLF_6lNa2             10.000       2.467
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[0]                                                   System        SLE         D                 start_bit_cntr_2         9.745        2.518
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[2]                                                   System        SLE         D                 start_bit_cntr_0         9.745        2.518
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_cntr[3]                                                   System        SLE         D                 start_bit_cntr           9.745        2.518
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask                                                      System        SLE         SLn               N_128_i                  9.662        2.559
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     System        RAM1K18     B_DOUT_SRST_N     DOUTSRSTAP               9.785        4.428
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0      System        RAM1K18     B_DOUT_SRST_N     DOUTSRSTAP               9.785        4.428
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L2_asyncpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0      System        RAM1K18     A_DOUT_SRST_N     DOUTSRSTAP               9.795        4.438
========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      7.803
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.859

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                                   CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                                                       Net        -        -       1.126     -           3         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RESET_i_a2                                            CFG2       A        In      -         1.126       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RESET_i_a2                                            CFG2       Y        Out     0.100     1.227       -         
RESET_i_a2                                                                                                 Net        -        -       1.117     -           1         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RESET_i_a2_RNIROK3                                    CLKINT     A        In      -         2.344       -         
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RESET_i_a2_RNIROK3                                    CLKINT     Y        Out     0.548     2.892       -         
N_168                                                                                                      Net        -        -       1.135     -           8         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset             CFG2       A        In      -         4.027       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset             CFG2       Y        Out     0.087     4.114       -         
un3_reset                                                                                                  Net        -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset_RNIH9G5     CLKINT     A        In      -         5.231       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.START_BIT_COUNTER_PROC\.un3_reset_RNIH9G5     CLKINT     Y        Out     0.548     5.780       -         
un5_reset                                                                                                  Net        -        -       1.135     -           8         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask_RNO_2                          CFG2       A        In      -         6.915       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask_RNO_2                          CFG2       Y        Out     0.087     7.002       -         
sample_or                                                                                                  Net        -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask_RNO_0                          CFG2       A        In      -         7.557       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask_RNO_0                          CFG2       Y        Out     0.087     7.644       -         
start_bit_mask_RNO_0                                                                                       Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.start_bit_mask                                SLE        EN       In      -         7.803       -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 8.141 is 1.796(22.1%) logic and 6.344(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 196MB)

---------------------------------------
Resource Usage Report for m2s010_som 

Mapping to part: m2s010fbga484std
Cell usage:
CCC             2 uses
CLKINT          19 uses
INV             4 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
XTLOSC          1 use
CFG1           42 uses
CFG2           352 uses
CFG3           390 uses
CFG4           623 uses

Carry primitives used for arithmetic functions:
ARI1           354 uses


Sequential Cells: 
SLE            1753 uses

DSP Blocks:    0

I/O ports: 111
I/O primitives: 103
BIBUF          37 uses
INBUF          20 uses
OUTBUF         40 uses
OUTBUF_DIFF    1 use
TRIBUFF        5 uses


Global Clock Buffers: 19


RAM/ROM usage summary
Block Rams (RAM1K18) : 6

Total LUTs:    1761

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 216; LUTs = 216;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1753 + 0 + 216 + 0 = 1969;
Total number of LUTs after P&R:  1761 + 0 + 216 + 0 = 1977;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 59MB peak: 196MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime
# Sat Sep 03 11:40:53 2016

###########################################################]
