Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:17:28 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.502ns (18.493%)  route 6.620ns (81.507%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.881     8.796    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.299     9.095 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.095    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.502ns (18.504%)  route 6.615ns (81.496%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.877     8.791    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.299     9.090 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     9.090    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 4.669ns (58.013%)  route 3.379ns (41.987%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.021 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.021    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.502ns (18.776%)  route 6.498ns (81.224%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.759     8.674    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.299     8.973 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.502ns (18.807%)  route 6.484ns (81.193%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.746     8.660    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y84         LUT4 (Prop_lut4_I2_O)        0.299     8.959 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.959    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 1.502ns (18.816%)  route 6.481ns (81.184%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.742     8.657    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.299     8.956 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     8.956    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 4.574ns (57.511%)  route 3.379ns (42.489%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.926 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.926    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 4.558ns (57.426%)  route 3.379ns (42.574%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.910 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.910    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 4.555ns (57.410%)  route 3.379ns (42.590%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.907 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 1.502ns (18.912%)  route 6.440ns (81.088%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.701     8.616    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y84         LUT4 (Prop_lut4_I2_O)        0.299     8.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.915    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  2.053    




