/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * Copyright (c) 2023 STMicroelectronics.
 * All rights reserved.
 *
 * This software is licensed under terms that can be found in the LICENSE file
 * in the root directory of this software component.
 * If no LICENSE file comes with this software, it is provided AS-IS.
 *
 ******************************************************************************
 */

#include <stdint.h>

#define RCC_BASE_ADDR			0x40021000UL

#define RCC_CFGR_REG_OFFSET		0x04UL

#define RCC_CFGR_REG_ADDR		(RCC_BASE_ADDR + RCC_CFGR_REG_OFFSET)

int main(void)
{

	uint32_t* pRccCfgrReg = (uint32_t*)RCC_CFGR_REG_ADDR;

	// 1. Configure the RCC_CFGR Register MCO bit fields to select HSI as clock source
	*pRccCfgrReg &= ~(0x0F << 24); // Clear 24, 25, 26 and 27 bit positions

	// 2. Configure the RCC_CFGR Register MCO bit fields to select HSI as clock source
	*pRccCfgrReg |= (0x5 << 24); // setting up the corresponding bits to select HSI as clock source 0101

	// 3. Configure PA8 to AF0 mode to behave as MCO signal

	// 3a. Enable the peripheral clock for GPIOA peripheral
	uint32_t *pRCCAhbEnr = (uint32_t*)(RCC_BASE_ADDR + 0x14);





	for(;;);
}
