#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Dec 14 10:58:01 2017
# Process ID: 25243
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

launch_runs impl_1
[Thu Dec 14 11:03:14 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 14 11:04:04 2017] Launched impl_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6341.785 ; gain = 0.000 ; free physical = 10161 ; free virtual = 24435
Restored from archive | CPU: 0.010000 secs | Memory: 0.029900 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6341.785 ; gain = 0.000 ; free physical = 10161 ; free virtual = 24435
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6520.520 ; gain = 364.688 ; free physical = 10055 ; free virtual = 24328
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: test_cna
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6906.789 ; gain = 0.000 ; free physical = 9742 ; free virtual = 24018
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_cna' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'test_cna' (1#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6906.789 ; gain = 0.000 ; free physical = 9751 ; free virtual = 24029
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6906.789 ; gain = 0.000 ; free physical = 9751 ; free virtual = 24028
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7005.266 ; gain = 98.477 ; free physical = 9634 ; free virtual = 23914
5 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7005.266 ; gain = 98.477 ; free physical = 9634 ; free virtual = 23914
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[0]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[1]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[2]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[3]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[4]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[5]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[6]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[7]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'iostandard' constraint because cell 'count_signal_reg[8]' is not directly connected to top level port. 'iostandard' is ignored by Vivado but preserved inside the database. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd:46]
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'loc' constraint because the specified site 'U14,U19,W22,V22,U21,U22,T21,T22' could not be found in current part 'xc7z020clg484-1'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7005.266 ; gain = 0.000 ; free physical = 9550 ; free virtual = 23832
Restored from archive | CPU: 0.010000 secs | Memory: 0.027023 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7005.266 ; gain = 0.000 ; free physical = 9550 ; free virtual = 23832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 11:32:56 2017...
