(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire21;
  wire signed [(4'h8):(1'h0)] wire19;
  wire signed [(4'hb):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  assign y = {wire21, wire19, wire5, wire4, (1'h0)};
  assign wire4 = wire3;
  assign wire5 = {((^~wire1[(1'h1):(1'h1)]) + ((wire2 ?
                         wire4 : wire0) > (~wire4)))};
  module6 #() modinst20 (.wire10(wire5), .wire7(wire3), .wire8(wire0), .y(wire19), .clk(clk), .wire9(wire4));
  assign wire21 = $unsigned(($unsigned((wire3 ^ wire5)) * {wire4[(1'h1):(1'h0)]}));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module6
#(parameter param18 = {(|{((8'ha1) != (8'h9c))})})
(y, clk, wire10, wire9, wire8, wire7);
  output wire [(32'h29):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire10;
  input wire signed [(3'h4):(1'h0)] wire9;
  input wire [(4'ha):(1'h0)] wire8;
  input wire signed [(2'h2):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire17;
  wire [(3'h5):(1'h0)] wire16;
  wire signed [(2'h3):(1'h0)] wire15;
  wire signed [(3'h7):(1'h0)] wire14;
  wire signed [(3'h5):(1'h0)] wire13;
  wire [(4'ha):(1'h0)] wire12;
  wire signed [(4'h8):(1'h0)] wire11;
  assign y = {wire17, wire16, wire15, wire14, wire13, wire12, wire11, (1'h0)};
  assign wire11 = ((($unsigned(wire7) | $signed(wire9)) || (wire7 <= (~wire8))) ?
                      {wire9} : ((wire10 ?
                          ((8'ha0) >> wire10) : (wire8 ?
                              wire10 : wire9)) - wire10[(3'h5):(3'h4)]));
  assign wire12 = ($unsigned(wire9) == $signed((wire11 ?
                      wire8[(3'h7):(3'h6)] : $signed(wire10))));
  assign wire13 = ((8'ha1) ?
                      (-((wire12 ?
                          wire9 : wire12) ^~ wire8[(3'h5):(2'h3)])) : $signed((!((8'ha3) >>> wire11))));
  assign wire14 = ((wire8[(3'h7):(2'h2)] == ((wire7 ? wire11 : (8'ha0)) ?
                          (wire10 ^ wire12) : $signed(wire10))) ?
                      $signed($unsigned((wire10 ?
                          wire7 : wire11))) : (-($signed((8'ha4)) & wire11[(3'h4):(1'h1)])));
  assign wire15 = ($signed(($unsigned(wire9) ^~ (wire9 ? wire8 : wire13))) ?
                      wire13 : ((wire8[(1'h0):(1'h0)] ?
                              $unsigned(wire8) : wire9[(1'h0):(1'h0)]) ?
                          $signed(wire10) : $signed($unsigned(wire11))));
  assign wire16 = ($signed(($signed(wire12) ?
                          (wire9 ? wire9 : wire10) : $signed(wire7))) ?
                      wire9 : $signed(wire12));
  assign wire17 = wire9[(1'h1):(1'h1)];
endmodule