$date
	Fri Sep 26 03:17:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module excess3_fsm_comprehensive_tb $end
$var wire 1 ! V $end
$var wire 1 " S $end
$var reg 1 # CLK $end
$var reg 1 $ RST $end
$var reg 1 % X $end
$var reg 4 & expected_excess3 [3:0] $end
$var reg 2 ' output_bits [1:0] $end
$var reg 4 ( test_input [3:0] $end
$var integer 32 ) fail_count [31:0] $end
$var integer 32 * i [31:0] $end
$var integer 32 + pass_count [31:0] $end
$scope function binary_to_excess3 $end
$var reg 4 , binary_val [3:0] $end
$upscope $end
$scope module UUT $end
$var wire 1 # CLK $end
$var wire 1 $ RST $end
$var wire 1 % X $end
$var parameter 3 - S0 $end
$var parameter 3 . S1 $end
$var parameter 3 / S2 $end
$var parameter 3 0 S3 $end
$var parameter 3 1 S4 $end
$var parameter 3 2 S5 $end
$var parameter 3 3 S6 $end
$var parameter 3 4 S7 $end
$var reg 3 5 Q [2:0] $end
$var reg 1 " S $end
$var reg 1 ! V $end
$upscope $end
$scope task capture_output $end
$var reg 2 6 captured [1:0] $end
$upscope $end
$scope task reset_fsm $end
$upscope $end
$scope task send_4bit_input $end
$var reg 4 7 data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 4
b110 3
b101 2
b100 1
b11 0
b10 /
b1 .
b0 -
$end
#0
$dumpvars
bx 7
bx 6
b0 5
b0 ,
b0 +
b0 *
b0 )
b0 (
bx '
b11 &
0%
1$
0#
1"
0!
$end
#5
1#
#10
0#
#15
1#
0$
#20
b1 5
0#
b0 7
#25
1#
#30
1!
0"
b11 5
0#
#35
1#
#40
b101 5
0#
#45
1#
#50
0!
1"
b0 5
0#
#55
1#
#60
b1 5
0#
#65
1#
b1 )
b10 '
b10 6
#70
1!
0"
b11 5
0#
#75
1#
#80
b101 5
0#
#85
1#
1$
b100 &
b1 ,
b1 (
b1 *
#90
0!
1"
b0 5
0#
#95
1#
#100
b1 5
0#
0$
#105
1#
b1 7
#110
1!
0"
b11 5
0#
#115
1#
#120
b101 5
0#
#125
1#
#130
0!
1"
b0 5
0#
#135
1#
1%
#140
1!
0"
b10 5
0#
#145
1#
#150
0!
1"
b100 5
0#
b10 )
b1 '
b1 6
#155
1#
#160
b110 5
0#
#165
1#
#170
b0 5
0#
1$
b101 &
b10 ,
b10 (
b10 *
#175
1#
#180
0#
#185
1#
0$
#190
b1 5
0#
0%
b10 7
#195
1#
#200
1!
0"
b11 5
0#
#205
1#
#210
b101 5
0#
1%
#215
1#
#220
0!
1"
b0 5
0#
0%
#225
1#
#230
b1 5
0#
#235
1#
b11 )
b10 '
b10 6
#240
1!
0"
b11 5
0#
#245
1#
#250
b101 5
0#
#255
1#
1$
b110 &
b11 ,
b11 (
b11 *
#260
0!
1"
b0 5
0#
#265
1#
#270
b1 5
0#
0$
#275
1#
b11 7
#280
1!
0"
b11 5
0#
#285
1#
#290
b101 5
0#
#295
1#
1%
#300
0!
1"
b0 5
0#
#305
1#
#310
1!
0"
b10 5
0#
#315
1#
#320
0!
1"
b100 5
0#
b100 )
b1 '
b1 6
#325
1#
#330
b110 5
0#
#335
1#
#340
b0 5
0#
1$
b111 &
b100 ,
b100 (
b100 *
#345
1#
#350
0#
#355
1#
0$
#360
b1 5
0#
0%
b100 7
#365
1#
#370
b100 5
0#
1%
#375
1#
#380
1!
0"
b101 5
0#
0%
#385
1#
#390
0!
1"
b0 5
0#
#395
1#
#400
b1 5
0#
#405
1#
b101 )
b10 '
b10 6
#410
1!
0"
b11 5
0#
#415
1#
#420
b101 5
0#
#425
1#
1$
b1000 &
b101 ,
b101 (
b101 *
#430
0!
1"
b0 5
0#
#435
1#
#440
b1 5
0#
0$
#445
1#
b101 7
#450
1!
0"
b11 5
0#
#455
1#
1%
#460
b101 5
0#
#465
1#
0%
#470
0!
1"
b0 5
0#
#475
1#
1%
#480
1!
0"
b10 5
0#
#485
1#
#490
0!
1"
b100 5
0#
b110 )
b1 '
b1 6
#495
1#
#500
b110 5
0#
#505
1#
#510
b0 5
0#
1$
b1001 &
b110 ,
b110 (
b110 *
#515
1#
#520
0#
#525
1#
0$
#530
b1 5
0#
0%
b110 7
#535
1#
#540
b100 5
0#
1%
#545
1#
#550
b110 5
0#
#555
1#
#560
b0 5
0#
0%
#565
1#
#570
b1 5
0#
#575
1#
b111 )
b10 '
b10 6
#580
1!
0"
b11 5
0#
#585
1#
#590
b101 5
0#
#595
1#
1$
b1010 &
b111 ,
b111 (
b111 *
#600
0!
1"
b0 5
0#
#605
1#
#610
b1 5
0#
0$
#615
1#
b111 7
#620
1!
0"
b11 5
0#
#625
1#
1%
#630
b101 5
0#
#635
1#
#640
0!
1"
b0 5
0#
#645
1#
#650
1!
0"
b10 5
0#
#655
1#
#660
0!
1"
b100 5
0#
b1000 )
b1 '
b1 6
#665
1#
#670
b110 5
0#
#675
1#
#680
b0 5
0#
1$
b1011 &
b1000 ,
b1000 (
b1000 *
#685
1#
#690
0#
#695
1#
0$
#700
1!
0"
b10 5
0#
b1000 7
#705
1#
#710
0!
1"
b100 5
0#
0%
#715
1#
#720
1!
0"
b101 5
0#
#725
1#
#730
0!
1"
b0 5
0#
#735
1#
#740
b1 5
0#
#745
1#
b1001 )
b10 '
b10 6
#750
1!
0"
b11 5
0#
#755
1#
#760
b101 5
0#
#765
1#
1$
b1100 &
b1001 ,
b1001 (
b1001 *
#770
0!
1"
b0 5
0#
#775
1#
#780
b1 5
0#
0$
#785
1#
1%
b1001 7
#790
b100 5
0#
#795
1#
0%
#800
1!
0"
b101 5
0#
#805
1#
#810
0!
1"
b0 5
0#
#815
1#
1%
#820
1!
0"
b10 5
0#
#825
1#
#830
0!
1"
b100 5
0#
b1010 )
b1 '
b1 6
#835
1#
#840
b110 5
0#
