<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>ERR&lt;n>FR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n>FR, Error Record &lt;n> Feature Register, n = 0 - 65534</h1><p>The ERR&lt;n>FR characteristics are:</p><h2>Purpose</h2><p>Defines whether error record &lt;n> is the first record owned by a node:</p><ul><li>If error record &lt;n> is the first error record owned by a node, then ERR&lt;n>FR.ED is not <span class="binarynumber">0b00</span>.
</li><li>If error record &lt;n> is not the first error record owned by a node, then ERR&lt;n>FR.ED is <span class="binarynumber">0b00</span>.
</li></ul><p>If error record &lt;n> is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.</p><h2>Configuration</h2><p>This register is present only when error record <del>&lt;</del>n<del>></del> is implemented. Otherwise, direct accesses to ERR&lt;n>FR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2><p>ERR&lt;n>FR is a 64-bit register.</p><h2>Field descriptions</h2><h3>When error record <del>&lt;</del>n<del>></del> is not implemented or error record <del>&lt;</del>n<del>></del> is not the first error record <ins>in</ins><del>owned by</del> the node:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-63_56">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-55_55-1">NCE</a></td><td class="lr" colspan="2"><a href="#fieldset_0-54_53-1">CE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-52_52-1">DE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-51_51-1">UEO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-50_50-1">UER</a></td><td class="lr" colspan="1"><a href="#fieldset_0-49_49-1">UEU</a></td><td class="lr" colspan="1"><a href="#fieldset_0-48_48-1">UC</a></td><td class="lr" colspan="16"><a href="#fieldset_0-47_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31-1">FRX</a></td><td class="lr" colspan="27"><a href="#fieldset_0-30_4">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-3_2-1">ERT</a></td><td class="lr" colspan="2"><a href="#fieldset_0-1_0">ED</a></td></tr></tbody></table><h4 id="fieldset_0-63_56">Bits [63:56]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-55_55-1">NCE, bit [55]<span class="condition"><br/>When RAS System Architecture v2 is implemented and <ins>ERRFR[FirstRecordOfNode(n)].CEC</ins><del>ERR&lt;q>FR.CEC</del> != 0b000:
                        </span></h4><div class="field"><p>No countable errors. Describes whether this error record supports recording countable errors. Defined values are:</p><table class="valuetable"><tr><th>NCE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Records countable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Does not record countable errors.</p></td></tr></table><p>When <ins>ERRFR[FirstRecordOfNode(n)].CEC</ins><del>ERR&lt;q>FR.CEC</del> != <span class="binarynumber">0b000</span>, at least one error record owned by the node records countable errors.</p></div><h4 id="fieldset_0-55_55-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-54_53-1">CE, bits [54:53]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Corrected Error recording. Describes the types of Corrected errors the error record can record, if any. Defined values are:</p><table class="valuetable"><tr><th>CE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not record Corrected errors.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Records only transient or persistent Corrected errors. That is, Corrected errors recorded by setting <a href="ext-errnstatus.html">ERR&lt;n>STATUS</a>.CE to either <span class="binarynumber">0b01</span> or <span class="binarynumber">0b11</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Records only non-specific Corrected errors. That is, Corrected errors recorded by setting <a href="ext-errnstatus.html">ERR&lt;n>STATUS</a>.CE to <span class="binarynumber">0b10</span>.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Records all types of Corrected error.</p></td></tr></table></div><h4 id="fieldset_0-54_53-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-52_52-1">DE, bit [52]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Deferred Error recording. Describes whether the error record supports recording Deferred errors. Defined values are:</p><table class="valuetable"><tr><th>DE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Deferred errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Deferred errors.</p></td></tr></table></div><h4 id="fieldset_0-52_52-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-51_51-1">UEO, bit [51]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Latent or Restartable Error recording. Describes whether the error record supports recording Latent or Restartable errors. Defined values are:</p><table class="valuetable"><tr><th>UEO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Latent or Restartable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Latent or Restartable errors.</p></td></tr></table></div><h4 id="fieldset_0-51_51-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-50_50-1">UER, bit [50]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Signaled or Recoverable Error recording. Describes whether the error record supports recording Signaled or Recoverable errors. Defined values are:</p><table class="valuetable"><tr><th>UER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Signaled or Recoverable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Signaled or Recoverable errors.</p></td></tr></table></div><h4 id="fieldset_0-50_50-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-49_49-1">UEU, bit [49]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Unrecoverable Error recording. Describes whether the error record supports recording Unrecoverable errors. Defined values are:</p><table class="valuetable"><tr><th>UEU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Unrecoverable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Unrecoverable errors.</p></td></tr></table></div><h4 id="fieldset_0-49_49-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-48_48-1">UC, bit [48]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Uncontainable Error recording. Describes whether the error record supports recording Uncontainable errors. Defined values are:</p><table class="valuetable"><tr><th>UC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Uncontainable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Uncontainable errors.</p></td></tr></table></div><h4 id="fieldset_0-48_48-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-47_32">Bits [47:32]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-31_31-1">FRX, bit [31]<span class="condition"><br/>When <ins>RAS</ins><del>Error</del> <ins>System</ins><del>record</del> <ins>Architecture</ins><del>&lt;n></del> <ins>v2 </ins>is implemented, <ins>error</ins><del>RAS</del> <ins>record</ins><del>System</del> <ins>n</ins><del>Architecture v2</del> is implemented and ERR&lt;n>FR.ERT == 0b00:
                        </span></h4><div class="field"><p>Feature Register extension. Defines whether ERR&lt;n>FR[54:48] describe the error types supported by this error record. Defined values are:</p><table class="valuetable"><tr><th>FRX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>ERR&lt;n>FR[54:48] are <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>ERR&lt;n>FR[54:48] are defined by the architecture.</p></td></tr></table><p>If ERR&lt;n>FR.FRX is 0, and error record &lt;n> is implemented, then the error types supported by this error record are as described by the first error record of this node.</p></div><h4 id="fieldset_0-31_31-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-30_4">Bits [30:4]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-3_2-1">ERT, bits [3:2]<span class="condition"><br/>When RAS System Architecture v2 is implemented:
                        </span></h4><div class="field"><p>Error Record Type. Defines the type of error record. Defined values are:</p><table class="valuetable"><tr><th>ERT</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Error record &lt;n> not implemented or is a normal record that is not the first error record of the node.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Error record &lt;n> is a continuation record of the previous error record, &lt;n-1>.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_0-3_2-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-1_0">ED, bits [1:0]</h4><div class="field"><p>Error reporting and logging. Indicates error record &lt;n> is not the first error record owned the node.</p><table class="valuetable"><tr><th>ED</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Error record &lt;n> is not implemented or is not the first error record owned by the node.</p></td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h3>When error record <del>&lt;</del>n<del>></del> is the first error record <ins>in</ins><del>owned by</del> the node:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_1-63_56-1">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#fieldset_1-55_55-1">NCE</a></td><td class="lr" colspan="2"><a href="#fieldset_1-54_53-1">CE</a></td><td class="lr" colspan="1"><a href="#fieldset_1-52_52-1">DE</a></td><td class="lr" colspan="1"><a href="#fieldset_1-51_51-1">UEO</a></td><td class="lr" colspan="1"><a href="#fieldset_1-50_50-1">UER</a></td><td class="lr" colspan="1"><a href="#fieldset_1-49_49-1">UEU</a></td><td class="lr" colspan="1"><a href="#fieldset_1-48_48-1">UC</a></td><td class="lr" colspan="16"><a href="#fieldset_1-47_32">IMPLEMENTATION DEFINED</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-31_31-1">FRX</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_30-1">CED</a></td><td class="lr" colspan="1"><a href="#fieldset_1-29_29-1">SRV</a></td><td class="lr" colspan="1"><a href="#fieldset_1-28_28-1">RV</a></td><td class="lr" colspan="2"><a href="#fieldset_1-27_26-1">DFI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-25_24">TS</a></td><td class="lr" colspan="2"><a href="#fieldset_1-23_22">CI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-21_20">INJ</a></td><td class="lr" colspan="2"><a href="#fieldset_1-19_18-1">CEO</a></td><td class="lr" colspan="2"><a href="#fieldset_1-17_16-1">DUI</a></td><td class="lr" colspan="1"><a href="#fieldset_1-15_15-1">RP</a></td><td class="lr" colspan="3"><a href="#fieldset_1-14_12">CEC</a></td><td class="lr" colspan="2"><a href="#fieldset_1-11_10-1">CFI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-9_8">UE</a></td><td class="lr" colspan="2"><a href="#fieldset_1-7_6">FI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-5_4">UI</a></td><td class="lr" colspan="2"><a href="#fieldset_1-3_2">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="2"><a href="#fieldset_1-1_0">ED</a></td></tr></tbody></table><h4 id="fieldset_1-63_56-1">IMPLEMENTATION DEFINED, bits [63:56]<span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-63_56-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-55_55-1">NCE, bit [55]<span class="condition"><br/>When RAS System Architecture v2 is implemented and ERR&lt;n>FR.CEC != 0b000:
                        </span></h4><h5>NCE, bit 
                        [55:55]
                    </h5><div class="field"><p>No countable errors. Describes whether this error record supports recording countable errors. Defined values are:</p><table class="valuetable"><tr><th>NCE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Records countable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Does not record countable errors.</p></td></tr></table><p>When ERR&lt;n>FR.CEC != <span class="binarynumber">0b000</span>, at least one error record owned by the node records countable errors.</p></div><h4 id="fieldset_1-55_55-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><h5>IMPLEMENTATION DEFINED, bit 
                        [55:55]
                    </h5><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-55_55-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-54_53-1">CE, bits [54:53]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Corrected Error recording. Describes the types of Corrected errors the node can record, if any. Defined values are:</p><table class="valuetable"><tr><th>CE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not record Corrected errors.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Records only transient or persistent Corrected errors. That is, Corrected errors recorded by setting <a href="ext-errnstatus.html">ERR&lt;n>STATUS</a>.CE to either <span class="binarynumber">0b01</span> or <span class="binarynumber">0b11</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Records only non-specific Corrected errors. That is, Corrected errors recorded by setting <a href="ext-errnstatus.html">ERR&lt;n>STATUS</a>.CE to <span class="binarynumber">0b10</span>.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Records all types of Corrected error.</p></td></tr></table></div><h4 id="fieldset_1-54_53-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-54_53-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-52_52-1">DE, bit [52]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Deferred Error recording. Describes whether the node supports recording Deferred errors. Defined values are:</p><table class="valuetable"><tr><th>DE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Deferred errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Deferred errors.</p></td></tr></table></div><h4 id="fieldset_1-52_52-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-52_52-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-51_51-1">UEO, bit [51]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Latent or Restartable Error recording. Describes whether the node supports recording Latent or Restartable errors. Defined values are:</p><table class="valuetable"><tr><th>UEO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Latent or Restartable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Latent or Restartable errors.</p></td></tr></table></div><h4 id="fieldset_1-51_51-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-51_51-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-50_50-1">UER, bit [50]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Signaled or Recoverable Error recording. Describes whether the node supports recording Signaled or Recoverable errors. Defined values are:</p><table class="valuetable"><tr><th>UER</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Signaled or Recoverable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Signaled or Recoverable errors.</p></td></tr></table></div><h4 id="fieldset_1-50_50-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-50_50-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-49_49-1">UEU, bit [49]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Unrecoverable Error recording. Describes whether the node supports recording Unrecoverable errors. Defined values are:</p><table class="valuetable"><tr><th>UEU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Unrecoverable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Unrecoverable errors.</p></td></tr></table></div><h4 id="fieldset_1-49_49-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-49_49-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-48_48-1">UC, bit [48]<span class="condition"><br/>When ERR&lt;n>FR.FRX == 1:
                        </span></h4><div class="field"><p>Uncontainable Error recording. Describes whether the node supports recording Uncontainable errors. Defined values are:</p><table class="valuetable"><tr><th>UC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Does not record Uncontainable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Records Uncontainable errors.</p></td></tr></table></div><h4 id="fieldset_1-48_48-2"><span class="condition"><br/>When RAS System Architecture v2 is not implemented and ERR&lt;n>FR.FRX == 0:
                        </span></h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-48_48-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-47_32">IMPLEMENTATION DEFINED, bits [47:32]</h4><div class="field"><p>Reserved for identifying <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> controls.</p></div><h4 id="fieldset_1-31_31-1">FRX, bit [31]<span class="condition"><br/>When RAS System Architecture <ins>v1p1</ins><del>v1.1</del> is implemented:
                        </span></h4><div class="field"><p>Feature Register extension. Defines whether ERR&lt;n>FR[63:48] are architecturally defined. Defined values are:</p><table class="valuetable"><tr><th>FRX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>ERR&lt;n>FR[63:48] are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>ERR&lt;n>FR[63:48] are defined by the architecture.</p></td></tr></table></div><h4 id="fieldset_1-31_31-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-30_30-1">CED, bit [30]<span class="condition"><br/>When RAS System Architecture v2 is implemented and ERR&lt;n>FR.CEC != 0b000:
                        </span></h4><div class="field"><p>Error counter disable. Indicates whether the node implements a control to disable any implemented Corrected error counters. Defined values are:</p><table class="valuetable"><tr><th>CED</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Error counter disable control is not implemented and the error counter(s) are always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CED is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Enabling and disabling of error counter(s) is supported and controlled by <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CED.</p></td></tr></table></div><h4 id="fieldset_1-30_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-29_29-1">SRV, bit [29]<span class="condition"><br/>When RAS System Architecture v2 is implemented:
                        </span></h4><div class="field"><p>Status Reset Value. Indicates how node &lt;n> and each error record &lt;m> owned by node &lt;n> is reset. Defined values are:</p><table class="valuetable"><tr><th>SRV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Node &lt;n> and each error record &lt;m> owned by node &lt;n> are reset as follows:</p><ul><li><a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.{AV, V, MV} are set to {0, 0, 0} on a Cold reset and preserved on Error Recovery reset.
</li><li><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED is set to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value on a Cold reset and preserved on Error Recovery reset.
</li></ul></td></tr><tr><td class="bitfield">0b1</td><td><p>Node &lt;n> and each error record &lt;m> owned by node &lt;n> are reset as follows:</p><ul><li><a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.{AV, V, MV} are set to architecturally <span class="arm-defined-word">UNKNOWN</span> values on a Cold reset and preserved on Error Recovery reset.
</li><li><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED is set to 0 on both Cold reset and Error Recovery reset.
</li></ul></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-28_28-1">RV, bit [28]<span class="condition"><br/>When RAS System Architecture v2 is implemented:
                        </span></h4><div class="field"><p>Reset Valid. Indicates whether each error record &lt;m> implemented by the node includes the Reset Valid flag, <a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.RV. Defined values are:</p><table class="valuetable"><tr><th>RV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.RV is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p><a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.RV is a R/W1C bit set to 1 on Error Recovery reset.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-28_28-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-27_26-1">DFI, bits [27:26]<span class="condition"><br/>When RAS System Architecture v2 is implemented and ERR&lt;n>FR.FI != 0b00:
                        </span></h4><div class="field"><p>Fault handling interrupt for deferred errors control. Indicates whether the enabling and disabling of fault handling interrupts on deferred errors is supported by the node. Defined values are:</p><table class="valuetable"><tr><th>DFI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the enabling and disabling of fault handling interrupts on deferred errors. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DFI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Enabling and disabling of fault handling interrupts on deferred errors is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DFI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Enabling and disabling of fault handling interrupts on deferred errors is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WDFI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RDFI for reads.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-27_26-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-25_24">TS, bits [25:24]</h4><div class="field"><p>Timestamp Extension. Indicates whether, for each error record &lt;m> owned by this node, <a href="ext-errnmisc3.html">ERR&lt;m>MISC3</a> is used as the timestamp register, and, if it is, the timebase used by the timestamp.</p><table class="valuetable"><tr><th>TS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support a timestamp register.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Implements a timestamp register in <a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a> for each error record &lt;m> owned by the node. The timestamp uses the same timebase as the system Generic Timer.</p><div class="note"><span class="note-header">Note</span><p>For an error record that has an affinity to a PE, this is the same timer that is visible through <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a> at the highest Exception level on that PE.</p></div></td></tr><tr><td class="bitfield">0b10</td><td><p>Implements a timestamp register in <a href="ext-errnmisc3.html">ERR&lt;m>MISC3</a> for each error record &lt;m> owned by the node. The timestamp uses an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> timebase.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-23_22">CI, bits [23:22]</h4><div class="field"><p>Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented by the node.</p><table class="valuetable"><tr><th>CI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the critical error interrupt. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Critical error interrupt is supported and always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Critical error interrupt is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CI.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-21_20">INJ, bits [21:20]</h4><div class="field"><p>Fault Injection Extension. Indicates whether the Common Fault Injection Model Extension is implemented by the node.</p><table class="valuetable"><tr><th>INJ</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the Common Fault Injection Model Extension.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Supports the Common Fault Injection Model Extension. See <a href="ext-errnpfgf.html">ERR&lt;n>PFGF</a> for more information.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-19_18-1">CEO, bits [19:18]<span class="condition"><br/>When ERR&lt;n>FR.CEC != 0b000:
                        </span></h4><div class="field"><p>Corrected Error overwrite. Indicates the behavior of the node when a second or subsequent Corrected error is recorded and a first Corrected error has previously been recorded by an error record &lt;m> owned by the node.</p><table class="valuetable"><tr><th>CEO</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Keeps the previous error syndrome.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>If <a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.OF is 1 before the Corrected error is counted, then the error record keeps the previous syndrome. Otherwise the previous syndrome is overwritten.</p></td></tr></table><p>All other values are reserved.</p><p>The second or subsequent Corrected error is counted by the Corrected error counter, regardless of the value of this field. If counting the error causes unsigned overflow of the counter, then <a href="ext-errnstatus.html">ERR&lt;m>STATUS</a>.OF is set to 1.</p><p>This means that, if no other error is subsequently recorded that overwrites the syndrome:</p><ul><li>If ERR&lt;n>FR.CEO is <span class="binarynumber">0b00</span>, the error record holds the syndrome for the first recorded Corrected error.
</li><li>If ERR&lt;n>FR.CEO is <span class="binarynumber">0b01</span>, the error record holds the syndrome for the most recently recorded Corrected error before the counter overflows.
</li></ul></div><h4 id="fieldset_1-19_18-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-17_16-1">DUI, bits [17:16]<span class="condition"><br/>When ERR&lt;n>FR.UI != 0b00:
                        </span></h4><div class="field"><p>Error recovery interrupt for deferred errors control. Indicates whether the enabling and disabling of error recovery interrupts on deferred errors is supported by the node.</p><table class="valuetable"><tr><th>DUI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the enabling and disabling of error recovery interrupts on deferred errors. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DUI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Enabling and disabling of error recovery interrupts on deferred errors is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.DUI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Enabling and disabling of error recovery interrupts on deferred errors is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WDUI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RDUI for reads.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-17_16-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-15_15-1">RP, bit [15]<span class="condition"><br/>When ERR&lt;n>FR.CEC != 0b000:
                        </span></h4><div class="field"><p>Repeat counter. Indicates whether the node implements a second Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a> for each error record &lt;m> owned by the node that can record countable errors.</p><table class="valuetable"><tr><th>RP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Implements a single Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a> for each error record &lt;m> owned by the node that can record countable errors.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Implements a first (repeat) counter and a second (other) counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a> for each error record &lt;m> owned by the node that can record countable errors. The repeat counter is the same size as the primary error counter.</p></td></tr></table></div><h4 id="fieldset_1-15_15-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-14_12">CEC, bits [14:12]</h4><div class="field"><p>Corrected Error Counter. Indicates whether the node implements the standard format Corrected error counter mechanisms in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a> for each error record &lt;m> owned by the node that can record countable errors.</p><table class="valuetable"><tr><th>CEC</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td><p>Does not implement the standard format Corrected error counter model.</p></td></tr><tr><td class="bitfield">0b010</td><td><p>Implements an 8-bit Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a>[39:32] for each error record &lt;m> owned by the node that can record countable errors.</p></td></tr><tr><td class="bitfield">0b100</td><td><p>Implements a 16-bit Corrected error counter in <a href="ext-errnmisc0.html">ERR&lt;m>MISC0</a>[47:32] for each error record &lt;m> owned by the node that can record countable errors.</p></td></tr></table><p>All other values are reserved.</p><div class="note"><span class="note-header">Note</span><p>Implementations might include other error counter models, or might include the standard format model and not indicate this in ERR&lt;n>FR.</p></div></div><h4 id="fieldset_1-11_10-1">CFI, bits [11:10]<span class="condition"><br/>When ERR&lt;n>FR.FI != 0b00:
                        </span></h4><div class="field"><p>Fault handling interrupt for corrected errors control. Indicates whether the enabling and disabling of fault handling interrupts on corrected errors is supported by the node.</p><table class="valuetable"><tr><th>CFI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the enabling and disabling of fault handling interrupts on corrected errors. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CFI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Enabling and disabling of fault handling interrupts on corrected errors is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.CFI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Enabling and disabling of fault handling interrupts on corrected errors is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WCFI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RCFI for reads.</p></td></tr></table><p>All other values are reserved.</p></div><h4 id="fieldset_1-11_10-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-9_8">UE, bits [9:8]</h4><div class="field"><p>In-band error response (External Abort). Indicates whether the in-band error response and associated controls are implemented by the node.</p><table class="valuetable"><tr><th>UE</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the in-band error response. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>In-band error response is supported and always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>In-band error response is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UE.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>In-band error response is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WUE for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RUE for reads.</p></td></tr></table><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether an uncorrected error that is deferred and recorded as Deferred error, but is not deferred to the Requester, will signal an in-band error response to the Requester.</p></div><h4 id="fieldset_1-7_6">FI, bits [7:6]</h4><div class="field"><p>Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented by the node.</p><table class="valuetable"><tr><th>FI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the fault handling interrupt. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Fault handling interrupt is supported and always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Fault handling interrupt is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.FI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Fault handling interrupt is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WFI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RFI for reads.</p></td></tr></table></div><h4 id="fieldset_1-5_4">UI, bits [5:4]</h4><div class="field"><p>Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented by the node.</p><table class="valuetable"><tr><th>UI</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Does not support the error handling interrupt. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b01</td><td><p>Error handling interrupt is supported and always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Error handling interrupt is supported and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.UI.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Error handling interrupt is supported, and controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.WUI for writes and <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.RUI for reads.</p></td></tr></table></div><h4 id="fieldset_1-3_2">IMPLEMENTATION DEFINED, bits [3:2]</h4><div class="field"><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h4 id="fieldset_1-1_0">ED, bits [1:0]</h4><div class="field"><p>Error reporting and logging. Indicates error record &lt;n> is a normal record and the first record owned the node, and whether the node implements the controls for enabling and disabling error reporting and logging. Defined values are:</p><table class="valuetable"><tr><th>ED</th><th>Meaning</th></tr><tr><td class="bitfield">0b01</td><td><p>Error reporting and logging always enabled. <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Error reporting and logging is controllable using <a href="ext-errnctlr.html">ERR&lt;n>CTLR</a>.ED.</p></td></tr></table><p>All other values are reserved.</p></div><h3>When RAS System Architecture v2 is implemented and error record &lt;n> is a proxy for a RAS agent:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_2-63_4">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="28"><a href="#fieldset_2-63_4">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_2-3_2">ERT</a></td><td class="lr" colspan="2"><a href="#fieldset_2-1_0">ED</a></td></tr></tbody></table><h4 id="fieldset_2-63_4">Bits [63:4]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_2-3_2">ERT, bits [3:2]</h4><div class="field"><p>Error Record Type. Defines the type of error record.</p><table class="valuetable"><tr><th>ERT</th><th>Meaning</th></tr><tr><td class="bitfield">0b01</td><td><p>Error record is a proxy for a RAS agent.</p></td></tr></table><p>All other values are reserved.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_2-1_0">ED, bits [1:0]</h4><div class="field"><p>Error reporting and logging. Indicates error record &lt;n> is not a true error record.</p><table class="valuetable"><tr><th>ED</th><th>Meaning</th></tr><tr><td class="bitfield">0b11</td><td><p>Error record &lt;n> is not an error record.</p></td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h2>Accessing ERR&lt;n>FR</h2><h4>ERR&lt;n>FR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x000</span> + (64 * n)</td><td>ERR&lt;n>FR</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>