m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim
vFPU
Z1 !s110 1619492050
!i10b 1
!s100 eGTazQ20H=1iJN@2`A?R]2
IRSFCj9kBhJkS8RVm3dgKl2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1619447951
8C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v
FC:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1619492049.000000
!s107 C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU|C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/FPU.v|
!i113 1
Z4 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU
Z5 tCvgOpt 0
n@f@p@u
vFPU_vlg_tst
R1
!i10b 1
!s100 gMknIaWh?SL>QPNmag=N30
Ij?AgCK9YUZmn_APSbfjP@2
R2
R0
w1619350845
8C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt
FC:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt
L0 28
R3
r1
!s85 0
31
!s108 1619492050.000000
!s107 C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim|C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim/FPU.vt|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU/simulation/modelsim
R5
n@f@p@u_vlg_tst
