`include "defines.v"
module i_uartTrans(
		// input bit-stream
		input [1:0] stateReg, stateNext,	// current and next states
		input [2:0] nReg, nNext,		// counter
		input tx, txDoneTick,
		input		 txReg, txNext,	// current bit being transferred
		input [3:0] sReg, sNext,		//	counter
		input clk, reset, sTick, txStart,
		input [7:0] bReg, bNext,		// perhaps keeps data to be sent
		input [`dataBits-1 :0] din
);

assert property(@(posedge clk) (reset) |-> (stateReg == idle && sReg == 1'b0 && bReg == 1'b0 && nReg == 1'b0 && txReg == 1'b1));
assert property(@(posedge clk) (stateReg == idle && txStart) |-> (stateNext == start && sNext == 0 && txDoneTick == 1'b1));
assert property(@(posedge clk) (stateReg == start && sTick && sReg == 15) |-> (stateNext == data && sNext == 1'b0 && nNext == 1'b0));
assert property(@(posedge clk) (stateReg == data && sTick && sReg == 15 && nReg == (dataBits-1)) |-> (stateNext == stop));
assert property(@(posedge clk) (stateReg == data && sTick && sReg == 15 && nReg != (dataBits-1)) |-> (nNext == nReg + 1));
assert property(@(posedge clk) (stateReg == stop && sTick && sReg == sbTick-1) |-> (stateNext == idle));
assert property(@(posedge clk) (stateReg == idle) |-> (txNext == 1'b1));
assert property(@(posedge clk) (stateReg == start) |-> (txNext == 1'b0));
assert property(@(posedge clk) (stateReg == data) |-> (txNext == bReg[0]));
assert property(@(posedge clk) (stateReg == stop) |-> (txNext == 1'b1));
assert property(@(posedge clk) (stateReg == data && sTick && sReg == 15) |-> (bNext == bReg >> 1));
assert property(@(posedge clk) (stateReg == data && sTick && sReg != 15) |-> (sNext == sReg + 1));
assert property(@(posedge clk) (stateReg == stop && sTick && sReg != sbTick-1) |-> (sNext == sReg + 1));
assert property(@(posedge clk) (stateReg == start && sTick && sReg != 15) |-> (sNext == sReg + 1));
endmodule