#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 25 23:30:41 2024
# Process ID: 20396
# Current directory: H:/2024/ENEL373/WedGroup17
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8352 H:\2024\ENEL373\WedGroup17\Reaction Timer.xpr
# Log file: H:/2024/ENEL373/WedGroup17/vivado.log
# Journal file: H:/2024/ENEL373/WedGroup17\vivado.jou
# Running On: ECE-CAE-58, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project {H:/2024/ENEL373/WedGroup17/Reaction Timer.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/2024/ENEL373/WedGroup17/Reaction Timer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.785 ; gain = 442.746
reset_run synth_1
INFO: [Project 1-1161] Replacing file H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/utils_1/imports/synth_1/temp.dcp with file H:/2024/ENEL373/WedGroup17/Reaction Timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 25 23:32:36 2024] Launched synth_1...
Run output will be captured here: H:/2024/ENEL373/WedGroup17/Reaction Timer.runs/synth_1/runme.log
[Thu Apr 25 23:32:37 2024] Launched impl_1...
Run output will be captured here: H:/2024/ENEL373/WedGroup17/Reaction Timer.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1991.844 ; gain = 396.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:30]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Clock_Divider.vhd:26' bound to instance 'disp_clk_divider' of component 'clock_divider' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Clock_Divider.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Clock_Divider.vhd:32]
INFO: [Synth 8-3491] module 'Display_Counter' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Display_Counter.vhd:26' bound to instance 'disp_select' of component 'display_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Display_Counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Display_Counter.vhd:31]
WARNING: [Synth 8-614] signal 'count_tmp' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Display_Counter.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Display_Counter' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Display_Counter.vhd:31]
INFO: [Synth 8-3491] module 'decoder' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decoder.vhd:25' bound to instance 'anode_decoder' of component 'decoder' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:144]
INFO: [Synth 8-638] synthesizing module 'decoder' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decoder.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decoder.vhd:30]
INFO: [Synth 8-3491] module 'Mux' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/mux.vhd:5' bound to instance 'disp_mux' of component 'mux' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Mux' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Mux' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/mux.vhd:12]
INFO: [Synth 8-3491] module 'bcd_to_7seg' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/bcd_to_7seg.vhd:25' bound to instance 'cathode_decoder' of component 'bcd_to_7seg' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:146]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/bcd_to_7seg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/bcd_to_7seg.vhd:31]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Clock_Divider.vhd:26' bound to instance 'fsm_clk_divider' of component 'clock_divider' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:150]
INFO: [Synth 8-3491] module 'FSM' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:25' bound to instance 'fsm_block' of component 'FSM' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:151]
INFO: [Synth 8-638] synthesizing module 'FSM' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:36]
INFO: [Synth 8-226] default block is never used [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:64]
INFO: [Synth 8-226] default block is never used [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:152]
WARNING: [Synth 8-614] signal 'RESULT' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/FSM.vhd:36]
INFO: [Synth 8-3491] module 'int_storage' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/int_storage.vhd:35' bound to instance 'count_to_int' of component 'int_storage' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:153]
INFO: [Synth 8-638] synthesizing module 'int_storage' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/int_storage.vhd:40]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/int_storage.vhd:58]
WARNING: [Synth 8-614] signal 'new_time' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/int_storage.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'int_storage' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/int_storage.vhd:40]
INFO: [Synth 8-3491] module 'ALU' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:27' bound to instance 'ALU_block' of component 'ALU' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:154]
INFO: [Synth 8-638] synthesizing module 'ALU' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:35]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:38]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:38]
WARNING: [Synth 8-614] signal 'C' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-3491] module 'result_to_BCD' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/result_to_bcd.vhd:29' bound to instance 'result_int_to_bcd' of component 'result_to_bcd' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:155]
INFO: [Synth 8-638] synthesizing module 'result_to_BCD' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/result_to_bcd.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'result_to_BCD' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/result_to_bcd.vhd:34]
INFO: [Synth 8-3491] module 'decade_counter' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:27' bound to instance 'ones' of component 'decade_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:157]
INFO: [Synth 8-638] synthesizing module 'decade_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:35]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'decade_counter' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:35]
INFO: [Synth 8-3491] module 'decade_counter' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:27' bound to instance 'tens' of component 'decade_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:158]
INFO: [Synth 8-3491] module 'decade_counter' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:27' bound to instance 'hunds' of component 'decade_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:159]
INFO: [Synth 8-3491] module 'decade_counter' declared at 'H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Decade_Counter.vhd:27' bound to instance 'mils' of component 'decade_counter' [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:30]
WARNING: [Synth 8-3848] Net LED in module/entity main does not have driver. [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:15]
WARNING: [Synth 8-3848] Net op in module/entity main does not have driver. [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/sources_1/new/Main.vhd:54]
WARNING: [Synth 8-7129] Port BTNL in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.695 ; gain = 492.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.695 ; gain = 492.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.695 ; gain = 492.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2087.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/constrs_1/imports/Reaction Timer/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/constrs_1/imports/Reaction Timer/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/constrs_1/imports/Reaction Timer/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/2024/ENEL373/WedGroup17/Reaction Timer.srcs/constrs_1/imports/Reaction Timer/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2190.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2265.625 ; gain = 670.207
42 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2265.625 ; gain = 1011.840
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2271.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2865.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2865.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.871 ; gain = 667.246
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 23:37:58 2024...
