// Seed: 856626506
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri1 id_8,
    output wire id_9,
    output wor id_10,
    id_16,
    output supply0 id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14
);
  xor primCall (id_5, id_6, id_16, id_2, id_13, id_7, id_14, id_8);
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
