$date
	Sat Jun 11 20:00:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DivisionTestbench $end
$var wire 32 ! rres [31:0] $end
$var wire 32 " qres [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ s $end
$scope module divider $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 # clock $end
$var wire 32 ' q [31:0] $end
$var wire 32 ( r [31:0] $end
$var wire 1 $ start $end
$var reg 1 ) enable $end
$var reg 32 * i [31:0] $end
$var reg 32 + qx [31:0] $end
$var reg 32 , r_curr [31:0] $end
$var reg 32 - rx [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
bx ,
b0 +
b11111 *
0)
b0 (
b0 '
b11 &
b111 %
0$
1#
b0 "
b0 !
$end
#1
b11110 *
b0 ,
1)
1$
#2
0#
#4
b11101 *
1#
#5
0$
#6
0#
#8
b11100 *
1#
#10
0#
#12
b11011 *
1#
#14
0#
#16
b11010 *
1#
#18
0#
#20
b11001 *
1#
#22
0#
#24
b11000 *
1#
#26
0#
#28
b10111 *
1#
#30
0#
#32
b10110 *
1#
#34
0#
#36
b10101 *
1#
#38
0#
#40
b10100 *
1#
#42
0#
#44
b10011 *
1#
#46
0#
#48
b10010 *
1#
#50
0#
#52
b10001 *
1#
#54
0#
#56
b10000 *
1#
#58
0#
#60
b1111 *
1#
#62
0#
#64
b1110 *
1#
#66
0#
#68
b1101 *
1#
#70
0#
#72
b1100 *
1#
#74
0#
#76
b1011 *
1#
#78
0#
#80
b1010 *
1#
#82
0#
#84
b1001 *
1#
#86
0#
#88
b1000 *
1#
#90
0#
#92
b111 *
1#
#94
0#
#96
b110 *
1#
#98
0#
#100
b101 *
1#
#102
0#
#104
b100 *
1#
#106
0#
#108
b11 *
1#
#110
0#
#112
b10 *
1#
#114
0#
#116
b1 *
b1 !
b1 (
b1 -
b1 ,
1#
#118
0#
#120
b0 *
b0 !
b0 (
b0 -
b10 "
b10 '
b10 +
b11 ,
1#
#122
0#
#124
b11111111111111111111111111111111 *
b1 !
b1 (
b1 -
b1 ,
1#
#126
0#
#128
0)
1#
