
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../../common/hdl/flash/flash_spi.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../common/hdl/flash/flash_spi.v
Parsing Verilog input from `../../common/hdl/flash/flash_spi.v' to AST representation.
Generating RTLIL representation for module `\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:191.4-656.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:211.4-576.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \flash_spi
Used module:             \spi
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \SCK_PERIOD_MULTIPLIER = 2

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:131.4-198.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\flash_spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Parameter \CLK_PERIODS_PER_US = 2
Parameter \FLASH_SIZE = 1048576
Parameter \BLOCK_SIZE = 4096
Parameter \PAGE_SIZE = 256
Parameter \RESUME_US = 10
Parameter \BLOCK_ERASE_US = 60000
Parameter \PAGE_PROG_US = 700
Generating RTLIL representation for module `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/flash_spi.v:191.4-656.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

17.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             \spi
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \SCK_PERIOD_MULTIPLIER = 2
Found cached RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:337.4-768.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

17.2.21. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo'.

17.2.24. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

17.2.25. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:             $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo
Used module:             $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi
Used module:             $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\flash_spi'.
Removing unused module `\spi'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
Cleaned up 1 empty switch.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$3138 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$2013 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1997 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1968 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1958 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1956 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1940 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1940 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1938 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1928 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1769 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1758 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1755 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1752 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1749 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1746 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1731 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1720 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1717 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1714 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1711 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1708 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/demo/app.v:211$1273 in module app.
Marked 80 switch rules as full_case in process $proc$../hdl/demo/app.v:211$1273 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:151$1264 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:87$1256 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$3134 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 83 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:191$2893 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/flash_spi.v:144$2881 in module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:131$2864 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:131$2864 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:99$2857 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$968 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$2442 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$2440 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$2426 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$3501 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$3462 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$3445 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$3427 in module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$3415 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$3399 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$3367 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$3365 in module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Marked 88 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:337$3159 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:307$3157 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$3148 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Removed a total of 3 dead cases.

17.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 194 assignments to connections.

17.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1775'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1764'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1757'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1754'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1751'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1748'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1743'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1737'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1719'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1716'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1713'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1710'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1705'.
  Set init value: \Q = 1'0

17.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3138'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1968'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1956'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1928'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1755'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1749'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1717'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1711'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:151$1264'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:87$1256'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3134'.
Found async reset \rstn_i in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
Found async reset \app_rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
Found async reset \rstn_i in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
Found async reset \app_rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3415'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
Found async reset \rstn_i in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.

17.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3138'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1968'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1958'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1956'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1928'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1775'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1769'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1764'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1758'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1757'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1755'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1754'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1752'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1751'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1749'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1748'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1746'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1744'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1743'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1742'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1737'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1731'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1720'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1719'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1717'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1716'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1714'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1713'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1711'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1710'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1708'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1706'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1705'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1704'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:211$1273'.
     1/291: $43\state_d[3:0]
     2/291: $28\byte_cnt_d[23:0]
     3/291: $11\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1531
     4/291: $10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527
     5/291: $9\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1523
     6/291: $8\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1519
     7/291: $7\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1515
     8/291: $6\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1511
     9/291: $5\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1507
    10/291: $4\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1503
    11/291: $9\wait_cnt_d[7:0]
    12/291: $27\byte_cnt_d[23:0]
    13/291: $42\state_d[3:0]
    14/291: $5\crc32_d[31:0]
    15/291: $3\crc32$func$../hdl/demo/app.v:563$1250.i[3:0]$1500
    16/291: $3\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1497
    17/291: $3\crc32$func$../hdl/demo/app.v:563$1250.crc[31:0]$1499
    18/291: $3\crc32$func$../hdl/demo/app.v:563$1250.data[7:0]$1498
    19/291: $41\state_d[3:0]
    20/291: $26\byte_cnt_d[23:0]
    21/291: $25\byte_cnt_d[23:0]
    22/291: $40\state_d[3:0]
    23/291: $24\byte_cnt_d[23:0]
    24/291: $39\state_d[3:0]
    25/291: $2\flash_out_valid[0:0]
    26/291: $7\out_ready[0:0]
    27/291: $2\crc32$func$../hdl/demo/app.v:563$1250.i[3:0]$1491
    28/291: $2\crc32$func$../hdl/demo/app.v:563$1250.crc[31:0]$1490
    29/291: $2\crc32$func$../hdl/demo/app.v:563$1250.data[7:0]$1489
    30/291: $2\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1488
    31/291: $4\crc32_d[31:0]
    32/291: $8\wait_cnt_d[7:0]
    33/291: $1\byte_cnt_d[23:0] [23:16]
    34/291: $23\byte_cnt_d[23:0]
    35/291: $7\wait_cnt_d[7:0]
    36/291: $22\byte_cnt_d[23:0]
    37/291: $37\state_d[3:0]
    38/291: $36\state_d[3:0]
    39/291: $4\in_valid[0:0]
    40/291: $2\flash_in_ready[0:0]
    41/291: $6\wait_cnt_d[7:0]
    42/291: $21\byte_cnt_d[23:0]
    43/291: $1\byte_cnt_d[23:0] [15:8]
    44/291: $35\state_d[3:0]
    45/291: $7\ram_clke[0:0]
    46/291: $7\mem_valid_d[0:0]
    47/291: $20\byte_cnt_d[23:0]
    48/291: $5\wait_cnt_d[7:0]
    49/291: $6\ram_clke[0:0]
    50/291: $16\mem_addr_d[23:0]
    51/291: $6\mem_valid_d[0:0]
    52/291: $19\byte_cnt_d[23:0]
    53/291: $34\state_d[3:0]
    54/291: $15\mem_addr_d[23:0]
    55/291: $5\mem_valid_d[0:0]
    56/291: $5\ram_clke[0:0]
    57/291: $1\mem_addr_d[23:0] [7:0]
    58/291: $33\state_d[3:0]
    59/291: $4\rom_clke[0:0]
    60/291: $4\mem_valid_d[0:0]
    61/291: $18\byte_cnt_d[23:0]
    62/291: $4\wait_cnt_d[7:0]
    63/291: $3\rom_clke[0:0]
    64/291: $13\mem_addr_d[23:0]
    65/291: $3\mem_valid_d[0:0]
    66/291: $17\byte_cnt_d[23:0]
    67/291: $32\state_d[3:0]
    68/291: $12\mem_addr_d[23:0]
    69/291: $2\mem_valid_d[0:0]
    70/291: $2\rom_clke[0:0]
    71/291: $1\lfsr_d[23:0] [23:16]
    72/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [6]
    73/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [5]
    74/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [4]
    75/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [3]
    76/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [2]
    77/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [1]
    78/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [0]
    79/291: $3\rev8$func$../hdl/demo/app.v:480$1241.i[3:0]$1463
    80/291: $3\rev8$func$../hdl/demo/app.v:480$1241.data[7:0]$1462
    81/291: $9\in_data[7:0]
    82/291: $8\in_data[7:0]
    83/291: $2\rev8$func$../hdl/demo/app.v:480$1241.i[3:0]$1459
    84/291: $2\rev8$func$../hdl/demo/app.v:480$1241.data[7:0]$1458
    85/291: $2\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1457
    86/291: $31\state_d[3:0]
    87/291: $1\lfsr_d[23:0] [15:8]
    88/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [6]
    89/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [5]
    90/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [4]
    91/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [3]
    92/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [2]
    93/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [1]
    94/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [0]
    95/291: $3\rev8$func$../hdl/demo/app.v:468$1240.i[3:0]$1453
    96/291: $3\rev8$func$../hdl/demo/app.v:468$1240.data[7:0]$1452
    97/291: $7\in_data[7:0]
    98/291: $6\in_data[7:0]
    99/291: $2\rev8$func$../hdl/demo/app.v:468$1240.i[3:0]$1449
   100/291: $2\rev8$func$../hdl/demo/app.v:468$1240.data[7:0]$1448
   101/291: $2\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1447
   102/291: $30\state_d[3:0]
   103/291: $1\byte_cnt_d[23:0] [7:0]
   104/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [6]
   105/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [5]
   106/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [4]
   107/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [3]
   108/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [2]
   109/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [1]
   110/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [0]
   111/291: $3\rev8$func$../hdl/demo/app.v:456$1239.i[3:0]$1443
   112/291: $3\rev8$func$../hdl/demo/app.v:456$1239.data[7:0]$1442
   113/291: $5\in_data[7:0]
   114/291: $4\in_data[7:0]
   115/291: $2\rev8$func$../hdl/demo/app.v:456$1239.i[3:0]$1439
   116/291: $2\rev8$func$../hdl/demo/app.v:456$1239.data[7:0]$1438
   117/291: $2\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1437
   118/291: $29\state_d[3:0]
   119/291: $1\mem_addr_d[23:0] [23:16]
   120/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [6]
   121/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [5]
   122/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [4]
   123/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [3]
   124/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [2]
   125/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [1]
   126/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [0]
   127/291: $3\rev8$func$../hdl/demo/app.v:444$1238.i[3:0]$1433
   128/291: $3\rev8$func$../hdl/demo/app.v:444$1238.data[7:0]$1432
   129/291: $3\in_data[7:0]
   130/291: $2\in_data[7:0]
   131/291: $2\rev8$func$../hdl/demo/app.v:444$1238.i[3:0]$1429
   132/291: $2\rev8$func$../hdl/demo/app.v:444$1238.data[7:0]$1428
   133/291: $2\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1427
   134/291: $28\state_d[3:0]
   135/291: $17\mem_addr_d[23:0]
   136/291: $16\byte_cnt_d[23:0]
   137/291: $10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421
   138/291: $9\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1417
   139/291: $8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413
   140/291: $7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409
   141/291: $6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405
   142/291: $5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401
   143/291: $4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397
   144/291: $3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393
   145/291: $3\wait_cnt_d[7:0]
   146/291: $15\byte_cnt_d[23:0]
   147/291: $26\state_d[3:0]
   148/291: $3\crc32_d[31:0]
   149/291: $2\crc32$func$../hdl/demo/app.v:426$1237.i[3:0]$1390
   150/291: $2\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1387
   151/291: $2\crc32$func$../hdl/demo/app.v:426$1237.crc[31:0]$1389
   152/291: $2\crc32$func$../hdl/demo/app.v:426$1237.data[7:0]$1388
   153/291: $3\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1441 [7]
   154/291: $14\byte_cnt_d[23:0]
   155/291: $10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380
   156/291: $9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376
   157/291: $8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372
   158/291: $7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368
   159/291: $6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364
   160/291: $5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360
   161/291: $4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356
   162/291: $3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352
   163/291: $2\wait_cnt_d[7:0]
   164/291: $13\byte_cnt_d[23:0]
   165/291: $24\state_d[3:0]
   166/291: $8\lfsr_d[23:0]
   167/291: $2\crc32_d[31:0]
   168/291: $2\crc32$func$../hdl/demo/app.v:414$1236.i[3:0]$1349
   169/291: $2\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1346
   170/291: $2\crc32$func$../hdl/demo/app.v:414$1236.crc[31:0]$1348
   171/291: $2\crc32$func$../hdl/demo/app.v:414$1236.data[7:0]$1347
   172/291: $38\state_d[3:0]
   173/291: $12\byte_cnt_d[23:16]
   174/291: $23\state_d[3:0]
   175/291: $9\mem_addr_d[23:0] [15:0]
   176/291: $22\state_d[3:0]
   177/291: $11\mem_addr_d[23:0]
   178/291: $21\state_d[3:0]
   179/291: $11\byte_cnt_d[23:16]
   180/291: $20\state_d[3:0]
   181/291: $10\byte_cnt_d[23:16]
   182/291: $19\state_d[3:0]
   183/291: $9\byte_cnt_d[23:16]
   184/291: $18\state_d[3:0]
   185/291: $7\lfsr_d[23:16]
   186/291: $10\mem_addr_d[23:16]
   187/291: $17\state_d[3:0]
   188/291: $7\byte_cnt_d[23:16]
   189/291: $16\state_d[3:0]
   190/291: $6\byte_cnt_d[23:16]
   191/291: $15\state_d[3:0]
   192/291: $6\out_ready[0:0]
   193/291: $2\flash_en[0:0]
   194/291: $8\byte_cnt_d[23:16]
   195/291: $6\lfsr_d[23:16]
   196/291: $1\mem_addr_d[23:0] [15:8]
   197/291: $14\state_d[3:0]
   198/291: $8\mem_addr_d[15:8]
   199/291: $13\state_d[3:0]
   200/291: $5\byte_cnt_d[15:8]
   201/291: $12\state_d[3:0]
   202/291: $4\byte_cnt_d[15:8]
   203/291: $11\state_d[3:0]
   204/291: $5\out_ready[0:0]
   205/291: $7\mem_addr_d[15:8]
   206/291: $4\lfsr_d[15:8]
   207/291: $1\lfsr_d[23:0] [7:0]
   208/291: $9\mem_addr_d[23:0] [23:16]
   209/291: $3\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1431 [7]
   210/291: $3\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1461 [7]
   211/291: $10\state_d[3:0]
   212/291: $3\wait_d[7:0]
   213/291: $9\state_d[3:0]
   214/291: $6\mem_addr_d[7:0]
   215/291: $8\state_d[3:0]
   216/291: $3\byte_cnt_d[7:0]
   217/291: $7\state_d[3:0]
   218/291: $2\byte_cnt_d[7:0]
   219/291: $6\state_d[3:0]
   220/291: $4\out_ready[0:0]
   221/291: $3\flash_clear_status[0:0]
   222/291: $5\mem_addr_d[7:0]
   223/291: $2\wait_d[7:0]
   224/291: $2\lfsr_d[7:0]
   225/291: $25\state_d[3:0]
   226/291: $3\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1451 [7]
   227/291: $27\state_d[3:0]
   228/291: $3\lfsr_d[7:0]
   229/291: $5\state_d[3:0]
   230/291: $2\flash_clear_status[0:0]
   231/291: $4\mem_addr_d[23:0]
   232/291: $4\ram_we[0:0]
   233/291: $4\ram_clke[0:0]
   234/291: $3\out_ready[0:0]
   235/291: $4\state_d[3:0]
   236/291: $3\ram_we[0:0]
   237/291: $3\ram_clke[0:0]
   238/291: $3\mem_addr_d[23:0]
   239/291: $3\in_valid[0:0]
   240/291: $2\ram_we[0:0]
   241/291: $2\ram_clke[0:0]
   242/291: $2\mem_addr_d[23:0]
   243/291: $2\out_ready[0:0]
   244/291: $2\in_valid[0:0]
   245/291: $3\state_d[3:0]
   246/291: $2\state_d[3:0]
   247/291: $1\state_d[3:0]
   248/291: $1\crc32$func$../hdl/demo/app.v:563$1250.i[3:0]$1321
   249/291: $1\crc32$func$../hdl/demo/app.v:563$1250.crc[31:0]$1320
   250/291: $1\crc32$func$../hdl/demo/app.v:563$1250.data[7:0]$1319
   251/291: $1\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1318
   252/291: $1\rev8$func$../hdl/demo/app.v:480$1241.i[3:0]$1317
   253/291: $1\rev8$func$../hdl/demo/app.v:480$1241.data[7:0]$1316
   254/291: $1\rev8$func$../hdl/demo/app.v:480$1241.$result[7:0]$1315
   255/291: $1\rev8$func$../hdl/demo/app.v:468$1240.i[3:0]$1314
   256/291: $1\rev8$func$../hdl/demo/app.v:468$1240.data[7:0]$1313
   257/291: $1\rev8$func$../hdl/demo/app.v:468$1240.$result[7:0]$1312
   258/291: $1\rev8$func$../hdl/demo/app.v:456$1239.i[3:0]$1311
   259/291: $1\rev8$func$../hdl/demo/app.v:456$1239.data[7:0]$1310
   260/291: $1\rev8$func$../hdl/demo/app.v:456$1239.$result[7:0]$1309
   261/291: $1\rev8$func$../hdl/demo/app.v:444$1238.i[3:0]$1308
   262/291: $1\rev8$func$../hdl/demo/app.v:444$1238.data[7:0]$1307
   263/291: $1\rev8$func$../hdl/demo/app.v:444$1238.$result[7:0]$1306
   264/291: $1\crc32$func$../hdl/demo/app.v:426$1237.i[3:0]$1305
   265/291: $1\crc32$func$../hdl/demo/app.v:426$1237.crc[31:0]$1304
   266/291: $1\crc32$func$../hdl/demo/app.v:426$1237.data[7:0]$1303
   267/291: $1\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1302
   268/291: $1\crc32$func$../hdl/demo/app.v:414$1236.i[3:0]$1301
   269/291: $1\crc32$func$../hdl/demo/app.v:414$1236.crc[31:0]$1300
   270/291: $1\crc32$func$../hdl/demo/app.v:414$1236.data[7:0]$1299
   271/291: $1\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1298
   272/291: $1\end_block_addr[7:0]
   273/291: $1\start_block_addr[7:0]
   274/291: $1\flash_clear_status[0:0]
   275/291: $1\flash_out_valid[0:0]
   276/291: $1\flash_in_ready[0:0]
   277/291: $1\flash_en[0:0]
   278/291: $1\ram_we[0:0]
   279/291: $1\ram_clke[0:0]
   280/291: $1\rom_clke[0:0]
   281/291: $14\mem_addr_d[23:0]
   282/291: $1\mem_valid_d[0:0]
   283/291: $1\wait_d[7:0]
   284/291: $5\lfsr_d[15:8]
   285/291: $1\crc32_d[31:0]
   286/291: $1\cmd_d[7:0]
   287/291: $1\wait_cnt_d[7:0]
   288/291: $1\out_ready[0:0]
   289/291: $1\in_valid[0:0]
   290/291: $1\in_data[7:0]
   291/291: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:151$1264'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:87$1256'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3134'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3105'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3101'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3076'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3069'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
     1/217: $1\page_addr_d[11:0] [11:4]
     2/217: $1\page_addr_d[11:0] [3:0]
     3/217: $53\byte_cnt_d[7:0]
     4/217: $52\byte_cnt_d[7:0]
     5/217: $9\wr_valid[0:0]
     6/217: $13\wr_data[7:0]
     7/217: $10\en[0:0]
     8/217: $38\state_d[4:0]
     9/217: $40\state_d[4:0]
    10/217: $39\state_d[4:0]
    11/217: $37\state_d[4:0]
    12/217: $17\page_addr_d[11:0]
    13/217: $16\page_addr_d[11:0]
    14/217: $34\state_d[4:0]
    15/217: $15\page_addr_d[11:0]
    16/217: $33\state_d[4:0]
    17/217: $14\page_addr_d[11:0]
    18/217: $32\state_d[4:0]
    19/217: $13\page_addr_d[11:0]
    20/217: $31\state_d[4:0]
    21/217: $51\byte_cnt_d[7:0]
    22/217: $36\state_d[4:0]
    23/217: $30\state_d[4:0]
    24/217: $10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050
    25/217: $9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046
    26/217: $8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042
    27/217: $7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038
    28/217: $6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034
    29/217: $5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030
    30/217: $4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026
    31/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022
    32/217: $49\byte_cnt_d[7:0]
    33/217: $29\state_d[4:0]
    34/217: $7\crc16_d[15:0]
    35/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.i[3:0]$3019
    36/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3016
    37/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.crc[15:0]$3018
    38/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.data[7:0]$3017
    39/217: $35\state_d[4:0]
    40/217: $28\state_d[4:0]
    41/217: $6\crc16_d[15:0]
    42/217: $11\wait_cnt_d[15:0]
    43/217: $12\wr_data[7:0]
    44/217: $10\wait_cnt_d[15:0]
    45/217: $47\byte_cnt_d[7:0]
    46/217: $27\state_d[4:0]
    47/217: $5\crc16_d[15:0]
    48/217: $46\byte_cnt_d[7:0]
    49/217: $50\byte_cnt_d[7:0]
    50/217: $45\byte_cnt_d[7:0]
    51/217: $44\byte_cnt_d[7:0]
    52/217: $43\byte_cnt_d[7:0]
    53/217: $42\byte_cnt_d[7:0]
    54/217: $41\byte_cnt_d[7:0]
    55/217: $40\byte_cnt_d[7:0]
    56/217: $8\wr_valid[0:0]
    57/217: $11\wr_data[7:0]
    58/217: $9\en[0:0]
    59/217: $8\wait_cnt_d[15:0]
    60/217: $4\rd_ready[0:0]
    61/217: $26\state_d[4:0]
    62/217: $48\byte_cnt_d[7:0]
    63/217: $11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000
    64/217: $10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996
    65/217: $9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992
    66/217: $8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988
    67/217: $7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984
    68/217: $6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980
    69/217: $5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976
    70/217: $4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972
    71/217: $24\state_d[4:0]
    72/217: $3\last_byte_d[7:0]
    73/217: $39\byte_cnt_d[7:0]
    74/217: $4\crc16_d[15:0]
    75/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.i[3:0]$2969
    76/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2966
    77/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.crc[15:0]$2968
    78/217: $3\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.data[7:0]$2967
    79/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.i[3:0]$2964
    80/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.crc[15:0]$2963
    81/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.data[7:0]$2962
    82/217: $2\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2961
    83/217: $2\last_byte_d[7:0]
    84/217: $38\byte_cnt_d[7:0]
    85/217: $23\state_d[4:0]
    86/217: $3\crc16_d[15:0]
    87/217: $2\out_ready[0:0]
    88/217: $7\wr_valid[0:0]
    89/217: $10\wr_data[7:0]
    90/217: $8\en[0:0]
    91/217: $7\wait_cnt_d[15:0]
    92/217: $9\wait_cnt_d[15:0]
    93/217: $22\state_d[4:0]
    94/217: $9\wr_data[7:0]
    95/217: $36\byte_cnt_d[7:0]
    96/217: $21\state_d[4:0]
    97/217: $2\crc16_d[15:0]
    98/217: $35\byte_cnt_d[7:0]
    99/217: $25\state_d[4:0]
   100/217: $33\byte_cnt_d[7:0]
   101/217: $6\wr_valid[0:0]
   102/217: $8\wr_data[7:0]
   103/217: $7\en[0:0]
   104/217: $20\state_d[4:0]
   105/217: $37\byte_cnt_d[7:0]
   106/217: $34\byte_cnt_d[7:0]
   107/217: $18\state_d[4:0]
   108/217: $11\page_addr_d[11:0]
   109/217: $17\state_d[4:0]
   110/217: $32\byte_cnt_d[7:0]
   111/217: $10\page_addr_d[11:0]
   112/217: $31\byte_cnt_d[7:0]
   113/217: $16\state_d[4:0]
   114/217: $9\page_addr_d[11:0]
   115/217: $30\byte_cnt_d[7:0]
   116/217: $15\state_d[4:0]
   117/217: $19\state_d[4:0]
   118/217: $8\page_addr_d[3:0]
   119/217: $14\state_d[4:0]
   120/217: $7\wr_data[7:0]
   121/217: $7\page_addr_d[3:0]
   122/217: $28\byte_cnt_d[7:0]
   123/217: $13\state_d[4:0]
   124/217: $27\byte_cnt_d[7:0]
   125/217: $6\wait_cnt_d[15:0]
   126/217: $26\byte_cnt_d[7:0]
   127/217: $25\byte_cnt_d[7:0]
   128/217: $24\byte_cnt_d[7:0]
   129/217: $23\byte_cnt_d[7:0]
   130/217: $22\byte_cnt_d[7:0]
   131/217: $21\byte_cnt_d[7:0]
   132/217: $5\wr_valid[0:0]
   133/217: $6\wr_data[7:0]
   134/217: $6\en[0:0]
   135/217: $5\wait_cnt_d[15:0]
   136/217: $3\rd_ready[0:0]
   137/217: $12\state_d[4:0]
   138/217: $12\page_addr_d[11:0]
   139/217: $19\byte_cnt_d[7:0]
   140/217: $18\byte_cnt_d[7:0]
   141/217: $17\byte_cnt_d[7:0]
   142/217: $16\byte_cnt_d[7:0]
   143/217: $4\wr_valid[0:0]
   144/217: $5\wr_data[7:0]
   145/217: $5\en[0:0]
   146/217: $4\wait_cnt_d[15:0]
   147/217: $11\state_d[4:0]
   148/217: $29\byte_cnt_d[7:0]
   149/217: $14\byte_cnt_d[7:0]
   150/217: $3\wr_valid[0:0]
   151/217: $4\wr_data[7:0]
   152/217: $4\en[0:0]
   153/217: $10\state_d[4:0]
   154/217: $20\byte_cnt_d[7:0]
   155/217: $5\en_d[0:0]
   156/217: $6\page_addr_d[11:0]
   157/217: $5\page_addr_d[11:0]
   158/217: $4\en_d[0:0]
   159/217: $13\byte_cnt_d[7:0]
   160/217: $4\page_addr_d[11:0]
   161/217: $3\en_d[0:0]
   162/217: $12\byte_cnt_d[7:0]
   163/217: $2\rd_ready[0:0]
   164/217: $2\in_valid[0:0]
   165/217: $2\in_data[7:0]
   166/217: $3\en[0:0]
   167/217: $9\state_d[4:0]
   168/217: $15\byte_cnt_d[7:0]
   169/217: $8\state_d[4:0]
   170/217: $3\wr_data[7:0]
   171/217: $3\page_addr_d[3:0]
   172/217: $10\byte_cnt_d[7:0]
   173/217: $7\state_d[4:0]
   174/217: $9\byte_cnt_d[7:0]
   175/217: $6\en_d[0:0]
   176/217: $11\byte_cnt_d[7:0]
   177/217: $6\state_d[4:0]
   178/217: $7\byte_cnt_d[7:0]
   179/217: $5\state_d[4:0]
   180/217: $6\byte_cnt_d[7:0]
   181/217: $4\state_d[4:0]
   182/217: $2\page_addr_d[11:0] [11:4]
   183/217: $2\page_addr_d[11:0] [3:0]
   184/217: $5\byte_cnt_d[7:0]
   185/217: $4\byte_cnt_d[7:0]
   186/217: $3\byte_cnt_d[7:0]
   187/217: $2\byte_cnt_d[7:0]
   188/217: $2\wr_valid[0:0]
   189/217: $2\wr_data[7:0]
   190/217: $2\en[0:0]
   191/217: $2\wait_cnt_d[15:0]
   192/217: $3\wait_cnt_d[15:0]
   193/217: $3\state_d[4:0]
   194/217: $2\en_d[0:0]
   195/217: $2\state_d[4:0]
   196/217: $1\wait_cnt_d[15:0]
   197/217: $1\byte_cnt_d[7:0]
   198/217: $1\en_d[0:0]
   199/217: $1\state_d[4:0]
   200/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.i[3:0]$2910
   201/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.crc[15:0]$2909
   202/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.data[7:0]$2908
   203/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$2907
   204/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.i[3:0]$2906
   205/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.crc[15:0]$2905
   206/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.data[7:0]$2904
   207/217: $1\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2903
   208/217: $1\wr_data[7:0]
   209/217: $1\en[0:0]
   210/217: $8\byte_cnt_d[7:0]
   211/217: $1\last_byte_d[7:0]
   212/217: $1\rd_ready[0:0]
   213/217: $1\wr_valid[0:0]
   214/217: $1\out_ready[0:0]
   215/217: $1\in_valid[0:0]
   216/217: $1\in_data[7:0]
   217/217: $1\crc16_d[15:0]
Creating decoders for process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
     1/7: $0\en_q[0:0]
     2/7: $0\last_byte_q[7:0]
     3/7: $0\crc16_q[15:0]
     4/7: $0\wait_cnt_q[15:0]
     5/7: $0\page_addr_q[11:0]
     6/7: $0\byte_cnt_q[7:0]
     7/7: $0\state_q[4:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2842
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2838
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2834
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2830
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2826
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2822
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2818
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2779
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2775
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2771
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2767
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2763
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2759
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2755
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2745
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2744
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2742
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2741
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$2408[15:0]$2730
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407[15:0]$2729
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2722
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2721
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$2408[15:0]$2720
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407[15:0]$2719
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2716
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2708
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2704
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2700
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2696
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2692
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2688
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2685
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2684
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$2408[15:0]$2683
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407[15:0]$2682
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2406.i[3:0]$2681
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2406.crc[15:0]$2680
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2406.data[7:0]$2679
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2678
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2545 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2671
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2596
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.i[2:0]$2593
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2591 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2591 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2591 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2591 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.data[4:0]$2592
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2403.i[3:0]$2590
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2588
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2403.data[10:0]$2589
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2591 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2783
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2574
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2573
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2569
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2568
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2555
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2554
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2553
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2552
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.i[3:0]$2547
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2414.data[7:0]$2546
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2542 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.i[3:0]$2544
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2413.data[7:0]$2543
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2412.i[3:0]$2541
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2412.crc[15:0]$2540
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2412.data[7:0]$2539
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2538
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2411.i[3:0]$2537
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2411.crc[15:0]$2536
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2411.data[7:0]$2535
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2534
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2533
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2532
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$2408[15:0]$2531
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407[15:0]$2530
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2406.i[3:0]$2529
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2406.crc[15:0]$2528
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2406.data[7:0]$2527
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2526
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2405.i[3:0]$2525
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2405.crc[15:0]$2524
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2405.data[7:0]$2523
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2522
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2404.i[2:0]$2521
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2404.data[4:0]$2520
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2519
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2403.i[3:0]$2518
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2403.data[10:0]$2517
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2516
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2515
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2514
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2846
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2414.i[3:0]$2513
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2414.data[7:0]$2512
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2414.$result[7:0]$2511
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2413.i[3:0]$2510
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2413.data[7:0]$2509
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2413.$result[7:0]$2508
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2412.i[3:0]$2507
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2412.crc[15:0]$2506
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2412.data[7:0]$2505
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2412.$result[15:0]$2504
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2411.i[3:0]$2503
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2411.crc[15:0]$2502
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2411.data[7:0]$2501
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2411.$result[15:0]$2500
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$2410[15:0]$2499
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409[15:0]$2498
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$2408[15:0]$2497
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407[15:0]$2496
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2406.i[3:0]$2495
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2406.crc[15:0]$2494
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2406.data[7:0]$2493
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2492
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2405.i[3:0]$2491
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2405.crc[15:0]$2490
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2405.data[7:0]$2489
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2488
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2404.i[2:0]$2487
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2404.data[4:0]$2486
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2404.$result[4:0]$2485
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2403.i[3:0]$2484
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2403.data[10:0]$2483
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2482
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$2402[15:0]$2481
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401[15:0]$2480
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
     1/19: $5$lookahead\in_fifo_q$3461[71:0]$3486
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423[71:0]$3485
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422[71:0]$3484
     4/19: $4$lookahead\in_fifo_q$3461[71:0]$3482
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423[71:0]$3481
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422[71:0]$3480
     7/19: $3$lookahead\in_fifo_q$3461[71:0]$3478
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423[71:0]$3477
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422[71:0]$3476
    10/19: $2$lookahead\in_fifo_q$3461[71:0]$3473
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423[71:0]$3472
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422[71:0]$3471
    13/19: $1$lookahead\in_fifo_q$3461[71:0]$3469
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423[71:0]$3468
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422[71:0]$3467
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3415'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3364[71:0]$3381
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3363[71:0]$3380
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3364[71:0]$3375
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3363[71:0]$3374
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3364[71:0]$3372
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3363[71:0]$3371
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
     1/214: $18\state_d[2:0]
     2/214: $17\state_d[2:0]
     3/214: $16\state_d[2:0]
     4/214: $14\in_valid[0:0]
     5/214: $9\in_data[7:0]
     6/214: $13\in_valid[0:0]
     7/214: $8\in_data[7:0]
     8/214: $12\in_valid[0:0]
     9/214: $7\in_data[7:0]
    10/214: $12\byte_cnt_d[6:0]
    11/214: $15\state_d[2:0]
    12/214: $14\state_d[2:0]
    13/214: $13\state_d[2:0]
    14/214: $11\in_valid[0:0]
    15/214: $6\in_data[7:0]
    16/214: $11\byte_cnt_d[6:0]
    17/214: $12\state_d[2:0]
    18/214: $10\in_valid[0:0]
    19/214: $5\in_data[7:0]
    20/214: $10\byte_cnt_d[6:0]
    21/214: $9\in_valid[0:0]
    22/214: $4\in_data[7:0]
    23/214: $9\byte_cnt_d[6:0]
    24/214: $11\state_d[2:0]
    25/214: $9\in_zlp[0:0]
    26/214: $11\in_toggle_reset[0:0]
    27/214: $11\out_toggle_reset[0:0]
    28/214: $11\dev_state_dd[1:0]
    29/214: $10\dev_state_dd[1:0]
    30/214: $10\addr_dd[6:0]
    31/214: $10\out_toggle_reset[0:0]
    32/214: $10\in_toggle_reset[0:0]
    33/214: $10\state_d[2:0]
    34/214: $9\out_toggle_reset[0:0]
    35/214: $9\in_toggle_reset[0:0]
    36/214: $9\addr_dd[6:0]
    37/214: $9\dev_state_dd[1:0]
    38/214: $8\out_toggle_reset[0:0]
    39/214: $8\in_toggle_reset[0:0]
    40/214: $8\addr_dd[6:0]
    41/214: $8\dev_state_dd[1:0]
    42/214: $9\state_d[2:0]
    43/214: $8\in_valid[0:0]
    44/214: $8\in_zlp[0:0]
    45/214: $8\byte_cnt_d[6:0]
    46/214: $8\state_d[2:0]
    47/214: $7\out_toggle_reset[0:0]
    48/214: $7\in_toggle_reset[0:0]
    49/214: $7\in_valid[0:0]
    50/214: $7\in_zlp[0:0]
    51/214: $7\addr_dd[6:0]
    52/214: $7\dev_state_dd[1:0]
    53/214: $7\byte_cnt_d[6:0]
    54/214: $7\state_d[2:0]
    55/214: $6\out_toggle_reset[0:0]
    56/214: $6\in_toggle_reset[0:0]
    57/214: $6\in_valid[0:0]
    58/214: $6\in_zlp[0:0]
    59/214: $6\addr_dd[6:0]
    60/214: $6\dev_state_dd[1:0]
    61/214: $6\byte_cnt_d[6:0]
    62/214: $5\out_toggle_reset[0:0]
    63/214: $5\in_toggle_reset[0:0]
    64/214: $5\in_valid[0:0]
    65/214: $5\in_zlp[0:0]
    66/214: $5\addr_dd[6:0]
    67/214: $5\dev_state_dd[1:0]
    68/214: $5\byte_cnt_d[6:0]
    69/214: $6\state_d[2:0]
    70/214: $65\req_d[3:0]
    71/214: $64\req_d[3:0]
    72/214: $63\req_d[3:0]
    73/214: $62\req_d[3:0]
    74/214: $9\max_length_d[6:0]
    75/214: $61\req_d[3:0]
    76/214: $60\req_d[3:0]
    77/214: $59\req_d[3:0]
    78/214: $8\max_length_d[6:0]
    79/214: $58\req_d[3:0]
    80/214: $57\req_d[3:0]
    81/214: $56\req_d[3:0]
    82/214: $55\req_d[3:0]
    83/214: $7\max_length_d[6:0]
    84/214: $54\req_d[3:0]
    85/214: $53\req_d[3:0]
    86/214: $52\req_d[3:0]
    87/214: $6\max_length_d[6:0]
    88/214: $51\req_d[3:0]
    89/214: $50\req_d[3:0]
    90/214: $49\req_d[3:0]
    91/214: $48\req_d[3:0]
    92/214: $47\req_d[3:0]
    93/214: $46\req_d[3:0]
    94/214: $45\req_d[3:0]
    95/214: $44\req_d[3:0]
    96/214: $43\req_d[3:0]
    97/214: $42\req_d[3:0]
    98/214: $41\req_d[3:0]
    99/214: $40\req_d[3:0]
   100/214: $39\req_d[3:0]
   101/214: $38\req_d[3:0]
   102/214: $37\req_d[3:0]
   103/214: $36\req_d[3:0]
   104/214: $35\req_d[3:0]
   105/214: $34\req_d[3:0]
   106/214: $33\req_d[3:0]
   107/214: $32\req_d[3:0]
   108/214: $31\req_d[3:0]
   109/214: $30\req_d[3:0]
   110/214: $29\req_d[3:0]
   111/214: $28\req_d[3:0]
   112/214: $27\req_d[3:0]
   113/214: $8\dev_state_d[1:0]
   114/214: $26\req_d[3:0]
   115/214: $7\dev_state_d[1:0]
   116/214: $25\req_d[3:0]
   117/214: $7\addr_d[6:0]
   118/214: $24\req_d[3:0]
   119/214: $23\req_d[3:0]
   120/214: $22\req_d[3:0]
   121/214: $21\req_d[3:0]
   122/214: $20\req_d[3:0]
   123/214: $19\req_d[3:0]
   124/214: $18\req_d[3:0]
   125/214: $6\dev_state_d[1:0]
   126/214: $6\addr_d[6:0]
   127/214: $17\req_d[3:0]
   128/214: $16\req_d[3:0]
   129/214: $15\req_d[3:0]
   130/214: $14\req_d[3:0]
   131/214: $13\req_d[3:0]
   132/214: $12\req_d[3:0]
   133/214: $11\req_d[3:0]
   134/214: $10\req_d[3:0]
   135/214: $9\req_d[3:0]
   136/214: $8\req_d[3:0]
   137/214: $7\req_d[3:0]
   138/214: $6\req_d[3:0]
   139/214: $5\req_d[3:0]
   140/214: $5\rec_d[1:0]
   141/214: $5\class_d[0:0]
   142/214: $5\in_dir_d[0:0]
   143/214: $5\in_endp_d[0:0]
   144/214: $5\dev_state_d[1:0]
   145/214: $5\max_length_d[6:0]
   146/214: $5\addr_d[6:0]
   147/214: $4\in_endp_d[0:0]
   148/214: $4\dev_state_d[1:0]
   149/214: $4\req_d[3:0]
   150/214: $4\rec_d[1:0]
   151/214: $4\class_d[0:0]
   152/214: $4\in_dir_d[0:0]
   153/214: $4\max_length_d[6:0]
   154/214: $4\addr_d[6:0]
   155/214: $4\byte_cnt_d[6:0]
   156/214: $4\out_toggle_reset[0:0]
   157/214: $4\in_toggle_reset[0:0]
   158/214: $4\in_valid[0:0]
   159/214: $4\in_zlp[0:0]
   160/214: $4\addr_dd[6:0]
   161/214: $4\dev_state_dd[1:0]
   162/214: $5\state_d[2:0]
   163/214: $3\out_toggle_reset[0:0]
   164/214: $3\in_toggle_reset[0:0]
   165/214: $3\in_valid[0:0]
   166/214: $3\in_zlp[0:0]
   167/214: $3\in_data[7:0]
   168/214: $3\in_endp_d[0:0]
   169/214: $3\addr_dd[6:0]
   170/214: $3\dev_state_dd[1:0]
   171/214: $3\dev_state_d[1:0]
   172/214: $3\req_d[3:0]
   173/214: $3\rec_d[1:0]
   174/214: $3\class_d[0:0]
   175/214: $3\in_dir_d[0:0]
   176/214: $3\max_length_d[6:0]
   177/214: $3\byte_cnt_d[6:0]
   178/214: $4\state_d[2:0]
   179/214: $3\addr_d[6:0]
   180/214: $3\state_d[2:0]
   181/214: $2\out_toggle_reset[0:0]
   182/214: $2\in_toggle_reset[0:0]
   183/214: $2\in_valid[0:0]
   184/214: $2\in_zlp[0:0]
   185/214: $2\in_data[7:0]
   186/214: $2\in_endp_d[0:0]
   187/214: $2\addr_dd[6:0]
   188/214: $2\dev_state_dd[1:0]
   189/214: $2\dev_state_d[1:0]
   190/214: $2\req_d[3:0]
   191/214: $2\rec_d[1:0]
   192/214: $2\class_d[0:0]
   193/214: $2\in_dir_d[0:0]
   194/214: $2\max_length_d[6:0]
   195/214: $2\byte_cnt_d[6:0]
   196/214: $2\addr_d[6:0]
   197/214: $2\state_d[2:0]
   198/214: $1\state_d[2:0]
   199/214: $1\out_toggle_reset[0:0]
   200/214: $1\in_toggle_reset[0:0]
   201/214: $1\in_valid[0:0]
   202/214: $1\in_zlp[0:0]
   203/214: $1\in_data[7:0]
   204/214: $1\in_endp_d[0:0]
   205/214: $1\addr_dd[6:0]
   206/214: $1\dev_state_dd[1:0]
   207/214: $1\dev_state_d[1:0]
   208/214: $1\req_d[3:0]
   209/214: $1\rec_d[1:0]
   210/214: $1\class_d[0:0]
   211/214: $1\in_dir_d[0:0]
   212/214: $1\max_length_d[6:0]
   213/214: $1\byte_cnt_d[6:0]
   214/214: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]

17.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1958'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\flash_en' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\flash_in_ready' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\flash_out_valid' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\flash_clear_status' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\start_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\end_block_addr' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1236.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1236.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1236.crc' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:414$1236.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1237.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1237.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1237.crc' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:426$1237.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1238.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1238.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:444$1238.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1239.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1239.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:456$1239.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1240.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1240.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:468$1240.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1241.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1241.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:480$1241.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1250.$result' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1250.data' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1250.crc' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:563$1250.i' from process `\app.$proc$../hdl/demo/app.v:211$1273'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\in_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\out_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_valid' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\rd_ready' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_d' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wr_data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_addr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\cmd_rdaddr' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.data' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.crc' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.i' from process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$2401' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$2402' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2403.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2403.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2403.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2404.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2404.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2404.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2405.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2405.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2405.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2405.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2406.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2406.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2406.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2406.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$2407' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$2408' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$2409' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$2410' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2411.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2411.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2411.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2411.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2412.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2412.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2412.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2412.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2413.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2413.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2413.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2414.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2414.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2414.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_dd' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_d' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$3363' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$3364' from process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.

17.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3138'.
  created $adff cell `$procdff$22178' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22179' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22180' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22181' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22182' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22183' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22184' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22185' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22186' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
  created $adff cell `$procdff$22187' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1968'.
  created $adff cell `$procdff$22188' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1956'.
  created $adff cell `$procdff$22189' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1956'.
  created $adff cell `$procdff$22190' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22191' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22192' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22193' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22194' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22195' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
  created $adff cell `$procdff$22196' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1928'.
  created $adff cell `$procdff$22197' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776'.
  created $adff cell `$procdff$22198' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1769'.
  created $dff cell `$procdff$22199' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765'.
  created $adff cell `$procdff$22200' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1758'.
  created $dff cell `$procdff$22201' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1755'.
  created $adff cell `$procdff$22202' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1752'.
  created $dff cell `$procdff$22203' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1749'.
  created $adff cell `$procdff$22204' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1746'.
  created $dff cell `$procdff$22205' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1744'.
  created $dff cell `$procdff$22206' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1742'.
  created $dff cell `$procdff$22207' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738'.
  created $adff cell `$procdff$22208' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1731'.
  created $dff cell `$procdff$22209' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727'.
  created $adff cell `$procdff$22210' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1720'.
  created $dff cell `$procdff$22211' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1717'.
  created $adff cell `$procdff$22212' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1714'.
  created $dff cell `$procdff$22213' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1711'.
  created $adff cell `$procdff$22214' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1708'.
  created $dff cell `$procdff$22215' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1706'.
  created $dff cell `$procdff$22216' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1704'.
  created $dff cell `$procdff$22217' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22218' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22219' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22220' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22221' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22222' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22223' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22224' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22225' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22226' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22227' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:151$1264'.
  created $adff cell `$procdff$22228' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:87$1256'.
  created $adff cell `$procdff$22229' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3134'.
  created $adff cell `$procdff$22230' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3105'.
  created $dff cell `$procdff$22231' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3101'.
  created $dff cell `$procdff$22232' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3076'.
  created $dff cell `$procdff$22233' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3069'.
  created $dff cell `$procdff$22234' with positive edge clock.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\crc16_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22235' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\state_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22236' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\byte_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22237' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\en_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22238' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\last_byte_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22239' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\page_addr_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22240' with positive edge clock and negative level reset.
Creating register for signal `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.\wait_cnt_q' using process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
  created $adff cell `$procdff$22241' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22242' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22243' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22244' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22245' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22246' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
  created $adff cell `$procdff$22247' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
  created $adff cell `$procdff$22248' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22249' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22250' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22251' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22252' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22253' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22254' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22255' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22256' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22257' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
  created $adff cell `$procdff$22258' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
  created $adff cell `$procdff$22259' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
  created $adff cell `$procdff$22260' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
  created $adff cell `$procdff$22261' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
  created $adff cell `$procdff$22262' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
  created $adff cell `$procdff$22263' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
  created $adff cell `$procdff$22264' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_fifo_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22265' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_last_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22266' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\delay_in_cnt_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22267' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22268' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22269' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$3422' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22270' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$3423' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22271' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$lookahead\in_fifo_q$3461' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
  created $adff cell `$procdff$22272' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
  created $adff cell `$procdff$22273' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_first_qq' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
  created $adff cell `$procdff$22274' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_req_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
  created $adff cell `$procdff$22275' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_state_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
  created $adff cell `$procdff$22276' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.\in_valid_q' using process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
  created $adff cell `$procdff$22277' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3415'.
  created $adff cell `$procdff$22278' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_first_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
  created $adff cell `$procdff$22279' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_full_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
  created $adff cell `$procdff$22280' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\delay_out_cnt_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
  created $adff cell `$procdff$22281' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
  created $adff cell `$procdff$22282' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
  created $adff cell `$procdff$22283' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_state_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
  created $adff cell `$procdff$22284' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_fifo_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
  created $adff cell `$procdff$22285' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
  created $adff cell `$procdff$22286' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_last_qq' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
  created $adff cell `$procdff$22287' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.\out_nak_q' using process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
  created $adff cell `$procdff$22288' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22289' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22290' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22291' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22292' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22293' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22294' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22295' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22296' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22297' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22298' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
  created $adff cell `$procdff$22299' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
  created $adff cell `$procdff$22300' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
  created $adff cell `$procdff$22301' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
  created $adff cell `$procdff$22302' with positive edge clock and negative level reset.

17.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

17.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$3138'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$2013'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1997'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1968'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1968'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1958'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1958'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1956'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1940'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1938'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1928'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1928'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1779'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1776'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1775'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1769'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1769'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1768'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1765'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1764'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1758'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1758'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1757'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1755'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1754'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1752'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1752'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1751'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1749'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1748'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1746'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1746'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1745'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1744'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1744'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1743'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1742'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1741'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1738'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1737'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1731'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1731'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1730'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1727'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1726'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1720'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1720'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1719'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1717'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1716'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1714'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1714'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1713'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1711'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1710'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1708'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1708'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1707'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1706'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1706'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1705'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1704'.
Found and cleaned up 80 empty switches in `\app.$proc$../hdl/demo/app.v:211$1273'.
Removing empty process `app.$proc$../hdl/demo/app.v:211$1273'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:151$1264'.
Removing empty process `app.$proc$../hdl/demo/app.v:151$1264'.
Removing empty process `app.$proc$../hdl/demo/app.v:87$1256'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$3134'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3105'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$3105'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3101'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$3101'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3076'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$3076'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3069'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$3069'.
Found and cleaned up 83 empty switches in `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:191$2893'.
Removing empty process `$paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.$proc$../../common/hdl/flash/flash_spi.v:144$2881'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:131$2864'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:99$2857'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$968'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2442'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2440'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2426'.
Found and cleaned up 1 empty switch in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$3501'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$3462'.
Found and cleaned up 5 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$3445'.
Found and cleaned up 6 empty switches in `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
Removing empty process `$paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$3427'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$3415'.
Found and cleaned up 6 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$3399'.
Found and cleaned up 5 empty switches in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$3367'.
Found and cleaned up 1 empty switch in `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
Removing empty process `$paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$3365'.
Found and cleaned up 88 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:337$3159'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:307$3157'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$3148'.
Cleaned up 442 empty switches.

17.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~126 debug messages>
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
<suppressed ~132 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
<suppressed ~34 debug messages>
Optimizing module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
<suppressed ~27 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~101 debug messages>

17.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module $paramod$fb8624afac08795386765075496d697c5ffad97b\flash_spi.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$1582b063206d9b669eaa57644bf328ec438f49e9\in_fifo.
Deleting now unused module $paramod$a0bb580ec791dbc91ea2f371be6bb1baf168a454\out_fifo.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~18 debug messages>

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~38 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1186 unused cells and 5578 unused wires.
<suppressed ~1206 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6621 debug messages>
Removed a total of 2207 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17761: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17764: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5085: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$5217: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4142: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5073.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9078.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9080.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9082.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9093.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9095.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9106.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9108.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7003.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9118.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5080.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9128.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9138.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9147.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9159.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9161.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5087.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9173.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9175.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5094.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7025.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9284.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9295.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9306.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9364.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9366.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9368.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9370.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7041.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9385.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9385.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9385.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9385.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9385.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7063.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7065.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9391.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9404.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9404.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9404.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9404.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9404.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7084.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9410.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9423.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9423.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9423.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9423.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9423.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9429.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9445.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5122.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5131.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9461.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5133.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7118.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7120.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9477.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5142.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7138.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5144.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7140.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9493.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7158.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7160.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5153.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9509.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9521.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7179.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9535.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9549.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9549.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9549.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9549.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5155.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5163.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9554.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9570.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9572.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9574.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7181.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9589.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5171.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9591.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9607.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9609.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7200.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9626.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9628.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5179.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9644.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5187.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7202.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9660.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4742.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9676.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5195.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4744.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9692.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5203.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9708.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9722.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9735.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9748.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9748.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9748.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9748.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$9748.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9754.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7220.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9771.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9773.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9775.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5211.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9940.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9956.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9958.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9974.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9976.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9992.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9994.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13297.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13299.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13301.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13308.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13310.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13312.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13319.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13321.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13323.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13329.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13331.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13337.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13339.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13345.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13347.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13353.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13355.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13360.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13365.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13370.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13375.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13380.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13389.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13391.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13393.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13404.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13406.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13408.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13410.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13418.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13422.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13430.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13432.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13434.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13442.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13444.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13446.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13453.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13455.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13462.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13464.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13471.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13473.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13480.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13482.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13489.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13491.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5219.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13503.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13509.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13521.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13527.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13534.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13541.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13548.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4750.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5227.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4752.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7238.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8980.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4758.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4760.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4766.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4768.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7256.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7273.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4807.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4809.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7289.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17855.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17927.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8982.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10141.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10156.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4818.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10171.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10186.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5362.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10201.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18006.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18037.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18068.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18114.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18124.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18149.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18155.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4822.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10275.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10275.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10275.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18258.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18312.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10297.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10297.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18327.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18372.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18420.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18485.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18502.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18570.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18603.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18635.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18641.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4836.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18667.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18695.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18779.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18832.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18857.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18897.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18907.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18982.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19005.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19007.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19029.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19095.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19117.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19202.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19221.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19259.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19278.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19335.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19351.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19367.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19399.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19415.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19463.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10512.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10512.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19485.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19502.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19504.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19508.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19532.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19557.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19579.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19583.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19604.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19606.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19634.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19638.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19644.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10591.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7494.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10613.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10615.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19668.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10639.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19681.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19708.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19726.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19728.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19751.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19753.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19779.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19783.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19804.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8990.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19806.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19810.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19834.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19863.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19867.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19873.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10790.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10812.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10812.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10812.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10812.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19892.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19898.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19912.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19940.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10840.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10840.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10840.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10840.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19965.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19985.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19987.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19991.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20012.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20040.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9004.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20042.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20071.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20101.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20111.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10896.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7545.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20128.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20177.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20206.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20234.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20238.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20261.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9012.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10990.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10990.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10990.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$10990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20267.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20297.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$10995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20328.
    dead port 1/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11018.
    dead port 2/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11018.
    dead port 3/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11018.
    dead port 4/5 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20334.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5774.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11023.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20352.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20356.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20376.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20405.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20431.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20460.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20466.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20495.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20523.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20529.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20598.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11158.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7630.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20621.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20645.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20675.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20677.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20702.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20704.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20729.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7671.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20757.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20759.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20763.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20791.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20820.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20844.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20846.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20875.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20877.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20881.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20907.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20909.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20940.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20946.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20952.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11385.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7738.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11387.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20972.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20976.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20982.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21021.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21086.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21090.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21125.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21157.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21161.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21167.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21194.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21198.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21275.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21305.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21311.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21321.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7827.
    dead port 1/2 on $mux $flatten\u_app.$procmux$5983.
    dead port 1/2 on $mux $flatten\u_app.$procmux$7848.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11520.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21348.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21352.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21380.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21401.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21405.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21437.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4935.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7894.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7896.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11572.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11594.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11594.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11594.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11594.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21460.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21477.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21483.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21506.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21542.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21548.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21580.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21614.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21627.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21640.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21679.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21718.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21731.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21744.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21770.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21783.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21796.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21825.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21835.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11775.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21855.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21864.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21874.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21884.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21904.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21914.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21944.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21954.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21964.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11890.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21975.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22093.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11917.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11942.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11967.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8041.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$11992.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6053.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12017.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8060.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12067.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6055.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12092.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12117.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12119.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4942.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12146.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12146.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12146.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12146.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12146.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9025.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8098.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8118.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12152.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6069.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6071.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4944.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12182.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6085.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9027.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13803.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13806.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13901.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13943.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13979.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13995.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12326.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12328.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12330.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14113.
    dead port 1/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12359.
    dead port 2/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12359.
    dead port 3/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12359.
    dead port 4/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12359.
    dead port 5/6 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14197.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14282.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14362.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14447.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14498.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14515.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12399.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12399.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14518.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12403.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12431.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12434.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12434.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14819.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14850.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12466.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12469.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12469.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12469.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6212.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4962.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14991.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12501.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12501.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15022.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15103.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15109.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15137.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15190.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12533.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12533.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$12533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15265.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15309.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15331.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4968.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15397.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15438.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15457.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15552.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15555.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12595.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6351.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12623.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12625.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12654.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15809.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15841.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15857.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$15987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16111.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16114.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16131.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16131.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$16131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16187.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16340.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16388.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16440.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16469.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16495.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16581.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16605.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16695.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$12946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16768.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16791.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4632.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16807.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$16855.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17184.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17193.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17203.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6526.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17241.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17263.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17284.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17298.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6606.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6608.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17336.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17349.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$17381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6642.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6644.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4654.
    dead port 1/2 on $mux $flatten\u_app.$procmux$4657.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6659.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4659.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6676.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6678.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6694.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6696.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4999.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6714.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3519.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3559.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3596.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3633.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3687.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3724.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3752.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3766.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3797.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3814.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3845.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3859.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3884.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3906.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3933.
    dead port 1/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3941.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3949.
    dead port 1/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13180.
    dead port 2/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13180.
    dead port 3/4 on $pmux $flatten\u_app.\u_flash_spi.$procmux$13180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3994.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6817.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4006.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4018.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$13184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4030.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4051.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4078.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4088.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6842.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9048.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8705.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8707.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6862.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6864.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4194.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6885.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5031.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6887.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4218.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4284.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4302.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4340.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4366.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4419.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4429.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4461.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4483.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4494.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8945.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4502.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8952.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4510.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8959.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4518.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8758.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6981.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$8966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_app.\u_flash_spi.$procmux$9066.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8760.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4546.
Removed 2135 multiplexer ports.
<suppressed ~273 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10369: $auto$opt_reduce.cc:134:opt_mux$22306
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13555: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $auto$opt_reduce.cc:134:opt_mux$22308 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13565: { $auto$opt_reduce.cc:134:opt_mux$22310 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13302_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11515: $auto$opt_reduce.cc:134:opt_mux$22312
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13570: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13535_CMP $auto$opt_reduce.cc:134:opt_mux$22314 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5229: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $auto$opt_reduce.cc:134:opt_mux$22316 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11541: $auto$opt_reduce.cc:134:opt_mux$22318
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7252: $auto$opt_reduce.cc:134:opt_mux$22320
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13575: { $auto$opt_reduce.cc:134:opt_mux$22322 $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13302_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8847: { $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4898_CMP $flatten\u_app.$procmux$4897_CMP $flatten\u_app.$procmux$4896_CMP $flatten\u_app.$procmux$4895_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4892_CMP $auto$opt_reduce.cc:134:opt_mux$22324 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5085: { }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13585: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13554_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $auto$opt_reduce.cc:134:opt_mux$22326 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11567: $auto$opt_reduce.cc:134:opt_mux$22328
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7291: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4900_CMP $auto$opt_reduce.cc:134:opt_mux$22330 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12206: $auto$opt_reduce.cc:134:opt_mux$22332
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12236: $auto$opt_reduce.cc:134:opt_mux$22334
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12266: $auto$opt_reduce.cc:134:opt_mux$22336
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8545: $auto$opt_reduce.cc:134:opt_mux$22338
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$13990: $auto$opt_reduce.cc:134:opt_mux$22340
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8762: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22342 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9688: $auto$opt_reduce.cc:134:opt_mux$22344
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9703: $auto$opt_reduce.cc:134:opt_mux$22346
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8796: { $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22348 $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8562: { $auto$opt_reduce.cc:134:opt_mux$22352 $auto$opt_reduce.cc:134:opt_mux$22350 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12562: $auto$opt_reduce.cc:134:opt_mux$22354
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8579: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $auto$opt_reduce.cc:134:opt_mux$22356 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12591: $auto$opt_reduce.cc:134:opt_mux$22358
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5608: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22360 $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10890: $auto$opt_reduce.cc:134:opt_mux$22362
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16056: $auto$opt_reduce.cc:134:opt_mux$22364
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10915: $auto$opt_reduce.cc:134:opt_mux$22366
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4890: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22368 $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7561: { $flatten\u_app.$procmux$7180_CTRL $flatten\u_app.$procmux$6841_CMP $flatten\u_app.$procmux$7395_CMP $flatten\u_app.$procmux$6797_CMP $auto$opt_reduce.cc:134:opt_mux$22370 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8596: { $auto$opt_reduce.cc:134:opt_mux$22372 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7086: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $auto$opt_reduce.cc:134:opt_mux$22374 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8779: { $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$22376 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10940: $auto$opt_reduce.cc:134:opt_mux$22378
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4976: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22380 $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12886: $auto$opt_reduce.cc:134:opt_mux$22382
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12955: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $auto$opt_reduce.cc:134:opt_mux$22384 $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$procmux$12956_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7586: $auto$opt_reduce.cc:134:opt_mux$22386
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8613: { $flatten\u_app.$procmux$4892_CMP $auto$opt_reduce.cc:134:opt_mux$22388 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12965: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10819_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$procmux$12956_CMP $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$8983_CTRL $auto$opt_reduce.cc:134:opt_mux$22390 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17180: $auto$opt_reduce.cc:134:opt_mux$22392
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17196: $auto$opt_reduce.cc:134:opt_mux$22394
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8630: { $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22398 $auto$opt_reduce.cc:134:opt_mux$22396 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17303: { $flatten\u_usb_cdc.\u_sie.$procmux$13992_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2431_Y $auto$opt_reduce.cc:134:opt_mux$22400 $flatten\u_usb_cdc.\u_sie.$procmux$13716_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8647: { $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$22402 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5820: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $auto$opt_reduce.cc:134:opt_mux$22404 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8664: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4893_CMP $auto$opt_reduce.cc:134:opt_mux$22406 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13132: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $auto$opt_reduce.cc:134:opt_mux$22408 $flatten\u_app.\u_flash_spi.$procmux$8983_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11229: $auto$opt_reduce.cc:134:opt_mux$22410
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5411: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4900_CMP $auto$opt_reduce.cc:134:opt_mux$22412 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8681: { $flatten\u_app.$procmux$4894_CMP $auto$opt_reduce.cc:134:opt_mux$22414 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9455: $auto$opt_reduce.cc:134:opt_mux$22416
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11253: $auto$opt_reduce.cc:134:opt_mux$22418
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8813: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22422 $auto$opt_reduce.cc:134:opt_mux$22420 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9471: $auto$opt_reduce.cc:134:opt_mux$22424
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7016: $auto$opt_reduce.cc:134:opt_mux$22426
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13204: { $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $auto$opt_reduce.cc:134:opt_mux$22428 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$5217: { }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13212: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $auto$opt_reduce.cc:134:opt_mux$22430 $flatten\u_app.\u_flash_spi.$procmux$8983_CTRL }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4098: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1983_Y $auto$opt_reduce.cc:134:opt_mux$22432 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8709: { $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $auto$opt_reduce.cc:134:opt_mux$22434 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9487: $auto$opt_reduce.cc:134:opt_mux$22436
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10333: $auto$opt_reduce.cc:134:opt_mux$22438
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8726: { $flatten\u_app.$procmux$4903_CMP $auto$opt_reduce.cc:134:opt_mux$22440 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9503: $auto$opt_reduce.cc:134:opt_mux$22442
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8830: { $flatten\u_app.$procmux$4905_CMP $auto$opt_reduce.cc:134:opt_mux$22448 $auto$opt_reduce.cc:134:opt_mux$22446 $flatten\u_app.$procmux$4892_CMP $auto$opt_reduce.cc:134:opt_mux$22444 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5096: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4893_CMP $auto$opt_reduce.cc:134:opt_mux$22450 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$10351: $auto$opt_reduce.cc:134:opt_mux$22452
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4488: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP $auto$opt_reduce.cc:134:opt_mux$22454 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7038: $auto$opt_reduce.cc:134:opt_mux$22456
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4528: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP $auto$opt_reduce.cc:134:opt_mux$22458 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11463: $auto$opt_reduce.cc:134:opt_mux$22460
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22319: { $flatten\u_app.$procmux$6625_CMP $flatten\u_app.$procmux$6677_CMP $flatten\u_app.$procmux$6715_CMP $flatten\u_app.$procmux$6755_CMP $flatten\u_app.$procmux$6797_CMP $flatten\u_app.$procmux$6841_CMP $flatten\u_app.$procmux$6910_CMP $flatten\u_app.$procmux$6935_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22385: { $flatten\u_app.$procmux$6625_CMP $flatten\u_app.$procmux$6677_CMP $flatten\u_app.$procmux$6715_CMP $flatten\u_app.$procmux$6755_CMP $flatten\u_app.$procmux$6797_CMP $flatten\u_app.$procmux$6841_CMP $flatten\u_app.$procmux$6910_CMP $flatten\u_app.$procmux$6935_CMP $flatten\u_app.$procmux$7395_CMP }
  Optimizing cells in module \demo.
Performed a total of 77 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

17.10.6. Executing OPT_DFF pass (perform DFF optimizations).

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4365 unused wires.
<suppressed ~1 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~289 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4890: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22368 $auto$opt_reduce.cc:134:opt_mux$22462 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4976: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22380 $auto$opt_reduce.cc:134:opt_mux$22464 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5096: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22466 $auto$opt_reduce.cc:134:opt_mux$22450 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5608: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22360 $auto$opt_reduce.cc:134:opt_mux$22468 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5820: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22470 $auto$opt_reduce.cc:134:opt_mux$22404 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6974: $auto$opt_reduce.cc:134:opt_mux$22472
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6994: { $flatten\u_app.$procmux$6935_CMP $flatten\u_app.$procmux$6910_CMP $auto$opt_reduce.cc:134:opt_mux$22474 $flatten\u_app.$procmux$6755_CMP $flatten\u_app.$procmux$6715_CMP $flatten\u_app.$procmux$6677_CMP $flatten\u_app.$procmux$6625_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7086: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22476 $auto$opt_reduce.cc:134:opt_mux$22374 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7234: $auto$opt_reduce.cc:134:opt_mux$22478
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7561: { $flatten\u_app.$procmux$7395_CMP $auto$opt_reduce.cc:134:opt_mux$22480 $auto$opt_reduce.cc:134:opt_mux$22370 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8120: { $flatten\u_app.$procmux$4906_CMP $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4904_CMP $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $flatten\u_app.$procmux$4898_CMP $flatten\u_app.$procmux$4897_CMP $flatten\u_app.$procmux$4896_CMP $flatten\u_app.$procmux$4895_CMP $auto$opt_reduce.cc:134:opt_mux$22482 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8709: { $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$22484 $auto$opt_reduce.cc:134:opt_mux$22434 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8796: { $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22348 $auto$opt_reduce.cc:134:opt_mux$22486 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8813: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $auto$opt_reduce.cc:134:opt_mux$22488 $auto$opt_reduce.cc:134:opt_mux$22422 $auto$opt_reduce.cc:134:opt_mux$22420 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11437: $auto$opt_reduce.cc:134:opt_mux$22490
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12965: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $auto$opt_reduce.cc:134:opt_mux$22494 $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $auto$opt_reduce.cc:134:opt_mux$22492 $auto$opt_reduce.cc:134:opt_mux$22390 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13011: { $flatten\u_app.\u_flash_spi.$procmux$12919_CMP $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10819_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$12978_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$12958_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$procmux$12956_CMP $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$12967_CTRL $auto$opt_reduce.cc:134:opt_mux$22496 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13117: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $auto$opt_reduce.cc:134:opt_mux$22502 $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $auto$opt_reduce.cc:134:opt_mux$22500 $auto$opt_reduce.cc:134:opt_mux$22498 $flatten\u_app.\u_flash_spi.$procmux$12967_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13132: { $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $auto$opt_reduce.cc:134:opt_mux$22508 $auto$opt_reduce.cc:134:opt_mux$22506 $auto$opt_reduce.cc:134:opt_mux$22408 $auto$opt_reduce.cc:134:opt_mux$22504 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13204: { $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $auto$opt_reduce.cc:134:opt_mux$22510 $auto$opt_reduce.cc:134:opt_mux$22428 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13212: { $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $auto$opt_reduce.cc:134:opt_mux$22430 $auto$opt_reduce.cc:134:opt_mux$22512 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19651: $auto$opt_reduce.cc:134:opt_mux$22514
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19881: { $auto$opt_reduce.cc:134:opt_mux$22518 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP $auto$opt_reduce.cc:134:opt_mux$22516 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20120: $auto$opt_reduce.cc:134:opt_mux$22520
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20344: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP $auto$opt_reduce.cc:134:opt_mux$22522 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20609: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20494_CMP $auto$opt_reduce.cc:134:opt_mux$22524 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20964: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP $auto$opt_reduce.cc:134:opt_mux$22526 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$16512: { $flatten\u_usb_cdc.\u_sie.$procmux$16134_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16133_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4512: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2851_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP $auto$opt_reduce.cc:134:opt_mux$22528 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4528: { $auto$opt_reduce.cc:134:opt_mux$22530 $auto$opt_reduce.cc:134:opt_mux$22454 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22477: { $flatten\u_app.$procmux$6625_CMP $flatten\u_app.$procmux$6677_CMP $flatten\u_app.$procmux$6715_CMP $flatten\u_app.$procmux$6755_CMP $flatten\u_app.$procmux$6797_CMP $flatten\u_app.$procmux$6841_CMP $flatten\u_app.$procmux$6910_CMP $flatten\u_app.$procmux$6935_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22479: { $flatten\u_app.$procmux$6625_CMP $flatten\u_app.$procmux$6677_CMP $flatten\u_app.$procmux$6715_CMP $flatten\u_app.$procmux$6755_CMP $flatten\u_app.$procmux$6797_CMP $flatten\u_app.$procmux$6841_CMP $flatten\u_app.$procmux$6910_CMP $flatten\u_app.$procmux$6935_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22491: { $flatten\u_app.\u_flash_spi.$procmux$12967_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3061_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22503: { $flatten\u_app.\u_flash_spi.$procmux$12967_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3061_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22511: { $flatten\u_app.\u_flash_spi.$procmux$12967_CMP [0] $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:640$3061_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22519: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$3340_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3336_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$22521: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$3340_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3336_Y }
  Optimizing cells in module \demo.
Performed a total of 37 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

17.10.13. Executing OPT_DFF pass (perform DFF optimizations).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.16. Rerunning OPT passes. (Maybe there is more to do..)

17.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~289 debug messages>

17.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.10.20. Executing OPT_DFF pass (perform DFF optimizations).

17.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.10.23. Finished OPT passes. (There is nothing left to do.)

17.11. Executing FSM pass (extract and optimize FSM).

17.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_app.u_flash_spi.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

17.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22284
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3379_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3378_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3379_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3378_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22296
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19705_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20154_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20379_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20648_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21053_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21428_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22514
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$3215_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22516
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22518
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$3306_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$3301_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22520
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22522
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$3279_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$3257_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$3249_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20494_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$3224_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$3230_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$22526
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$3223_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$3212_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$3171_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21081_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21116_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21189_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21227_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21266_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$3199_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$3194_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3191_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3188_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3178_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3180_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$3175_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$3208_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$3170_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$3171_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3336_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$3340_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20494_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21428_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21266_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21227_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21189_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21116_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21081_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21053_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20648_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20379_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20154_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19705_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$3306_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$3301_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$3279_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$3257_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$3249_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$3230_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$3224_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$3223_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$3215_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$3212_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$3208_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$3199_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$3194_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3191_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3188_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3180_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$3175_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$3170_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$22514 $auto$opt_reduce.cc:134:opt_mux$22526 $auto$opt_reduce.cc:134:opt_mux$22516 $auto$opt_reduce.cc:134:opt_mux$22518 $auto$opt_reduce.cc:134:opt_mux$22520 $auto$opt_reduce.cc:134:opt_mux$22522 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20494_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$3340_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3336_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$3171_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000010000001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000010000001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'00------------1-1--------0----------1-1---0-- ->     4'1000 15'000010000001000
  transition:     4'1000 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000010000001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000010000001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000010000001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000010000001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000000100000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000000100000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000000100000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000000100000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000000100000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000001000000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000001000000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'00------------1-1--------0----------1-1---0-- ->     4'0001 15'000001000000001
  transition:     4'0001 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000001000001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000001000000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000001000000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000001000000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000100000001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000100000001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'00------------1-1--------0----------1-1---0-- ->     4'1001 15'000100000001001
  transition:     4'1001 45'00------------1-1--------1----------1-1---0-- ->     4'1011 15'000100000001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000100000001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000100000001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000100000001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22290
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17974_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$3342_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$3326_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$3329_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$3161_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$3143_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$3161_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17974_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$3342_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$3329_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$3326_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17974_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$3161_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$3143_Y }
  transition:      3'000 12'--------0--- ->      3'000 8'10010000
  transition:      3'000 12'0-0-----1--- ->      3'000 8'10010000
  transition:      3'000 12'1-0-----1--- ->      3'010 8'10010100
  transition:      3'000 12'--1-----1--- ->      3'000 8'10010000
  transition:      3'010 12'--------0--- ->      3'010 8'01010100
  transition:      3'010 12'0-0----01--0 ->      3'001 8'01010010
  transition:      3'010 12'0-0--0011-00 ->      3'011 8'01010110
  transition:      3'010 12'000--1011-00 ->      3'010 8'01010100
  transition:      3'010 12'010--1011-00 ->      3'000 8'01010000
  transition:      3'010 12'0-0---011-10 ->      3'011 8'01010110
  transition:      3'010 12'0-0---111--0 ->      3'001 8'01010010
  transition:      3'010 12'0-0-----1--1 ->      3'010 8'01010100
  transition:      3'010 12'1-0-----1--- ->      3'010 8'01010100
  transition:      3'010 12'--1-----1--- ->      3'000 8'01010000
  transition:      3'001 12'--------0--- ->      3'001 8'00000011
  transition:      3'001 12'0-0-----1--- ->      3'001 8'00000011
  transition:      3'001 12'1-0-----1--- ->      3'010 8'00000101
  transition:      3'001 12'--1-----1--- ->      3'001 8'00000011
  transition:      3'011 12'--------0--- ->      3'011 8'00110110
  transition:      3'011 12'000-----1000 ->      3'011 8'00110110
  transition:      3'011 12'010-----1000 ->      3'000 8'00110000
  transition:      3'011 12'0-0-----1001 ->      3'011 8'00110110
  transition:      3'011 12'0-0-----110- ->      3'001 8'00110010
  transition:      3'011 12'0-0-0---1-10 ->      3'011 8'00110110
  transition:      3'011 12'000-1---1010 ->      3'000 8'00110000
  transition:      3'011 12'010-1---1010 ->      3'011 8'00110110
  transition:      3'011 12'0-0-1---1110 ->      3'001 8'00110010
  transition:      3'011 12'0-0-----1-11 ->      3'001 8'00110010
  transition:      3'011 12'1-0-----1--- ->      3'010 8'00110100
  transition:      3'011 12'--1-----1--- ->      3'000 8'00110000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$22250
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16796_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13716_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13836_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2431_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13992_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2429_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13993_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2428_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16769_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16789_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2815_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2801_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2806_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2718_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2639_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2640_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2641_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2642_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2551_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16133_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$16134_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2566_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2428_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2429_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2431_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13716_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13836_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13992_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$13993_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16769_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16789_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$16796_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17197_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$17201_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$16134_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16133_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2815_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2806_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2801_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2718_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2642_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2641_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2640_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2639_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2566_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2551_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$17201_CMP $flatten\u_usb_cdc.\u_sie.$procmux$17197_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16796_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16789_CMP $flatten\u_usb_cdc.\u_sie.$procmux$16769_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13993_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13992_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13836_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13716_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2431_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2429_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2428_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22182
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1999_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1981_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1983_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3965_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4089_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1984_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2017_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2011_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2032_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2033_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2020_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2028_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1979_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2019_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2023_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2016_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4089_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3965_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1983_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1981_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1979_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1984_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1999_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2011_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2016_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2017_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2019_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2020_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2023_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2028_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2032_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2033_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1981_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1983_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3965_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4089_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22191
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1941_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1919_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2851_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1949_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2851_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1919_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1941_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1949_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1919_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2851_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

17.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568' from module `\demo'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22554' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$22514.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$22526.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$22516.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$22520.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$22522.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531' from module `\demo'.

17.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 156 unused cells and 156 unused wires.
<suppressed ~163 debug messages>

17.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:384$3171_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19527_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20494_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:361$3161_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21970_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22554' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16769_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$16789_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

17.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22554' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

17.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$3379_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$3378_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$22518
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:377$3170_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:388$3175_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3178_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$3180_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$3188_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$3191_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:408$3194_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:412$3199_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:419$3208_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:431$3212_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$3215_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:457$3223_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$3224_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$3230_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:510$3249_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:525$3257_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:529$3279_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$3301_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$3306_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19705_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20154_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20379_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20648_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21053_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21081_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21116_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21189_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21227_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21266_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21428_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3336_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:708$3340_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18028_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18451_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18522_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18553_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19552_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00100000
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00100000
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00100000
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00100000
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00100000
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00100000
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00100000
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00100000
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00100000
     40:     1 40'------------------------------------0---   ->     1 8'00100000
     41:     1 40'00--------------0-------------------1---   ->     1 8'00100000
     42:     1 40'10----------------------------------1---   ->     1 8'00100000
     43:     1 40'-1----------------------------------1---   ->     1 8'00100000
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00100000
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00100000
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00100000
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00100000
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00100000
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00100000
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'00000010
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'00000010
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'00000010
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'00000010
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'00000010
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'00000010
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00--------------0-------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'00000010
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'00001000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'00001000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'00001000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'00001000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'00001000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'00001000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'00001000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'00001000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'00001000
     78:     3 40'------------------------------------0---   ->     3 8'00001000
     79:     3 40'00--------------0-------------------1---   ->     3 8'00001000
     80:     3 40'10----------------------------------1---   ->     3 8'00001000
     81:     3 40'-1----------------------------------1---   ->     3 8'00001000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'00001000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'00001000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'00001000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'00001000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'00001000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'00001000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00010000
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00010000
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00010000
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00010000
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00010000
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00010000
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00010000
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00010000
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00010000
    135:     6 40'------------------------------------0---   ->     6 8'00010000
    136:     6 40'00--------------0-------------------1---   ->     6 8'00010000
    137:     6 40'10----------------------------------1---   ->     6 8'00010000
    138:     6 40'-1----------------------------------1---   ->     6 8'00010000
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00010000
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00010000
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00010000
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00010000
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00010000
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00010000
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'01000000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'01000000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'01000000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'01000000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'01000000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'01000000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'01000000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'01000000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'01000000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'01000000
    157:     7 40'------------------------------------0---   ->     7 8'01000000
    158:     7 40'00--------------0-------------------1---   ->     7 8'01000000
    159:     7 40'10----------------------------------1---   ->     7 8'01000000
    160:     7 40'-1----------------------------------1---   ->     7 8'01000000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'01000000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'01000000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'01000000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'01000000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'01000000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'01000000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00000100
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00000100
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00000100
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00000100
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00000100
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00000100
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00--------------0-------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00000100
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00000100
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   11
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$3326_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$3327_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:664$3329_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:706$3342_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.u_sie.in_data_ack_q
   10: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:277$3143_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$17974_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18468_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-------0---   ->     0 3'000
      1:     0 11'0-0----1---   ->     0 3'000
      2:     0 11'--1----1---   ->     0 3'000
      3:     0 11'1-0----1---   ->     1 3'000
      4:     1 11'010-1011-00   ->     0 3'100
      5:     1 11'--1----1---   ->     0 3'100
      6:     1 11'000-1011-00   ->     1 3'100
      7:     1 11'0-0----1--1   ->     1 3'100
      8:     1 11'-------0---   ->     1 3'100
      9:     1 11'1-0----1---   ->     1 3'100
     10:     1 11'0-0---01--0   ->     2 3'100
     11:     1 11'0-0--111--0   ->     2 3'100
     12:     1 11'0-0-0011-00   ->     3 3'100
     13:     1 11'0-0--011-10   ->     3 3'100
     14:     2 11'1-0----1---   ->     1 3'001
     15:     2 11'-------0---   ->     2 3'001
     16:     2 11'0-0----1---   ->     2 3'001
     17:     2 11'--1----1---   ->     2 3'001
     18:     3 11'010----1000   ->     0 3'010
     19:     3 11'0001---1010   ->     0 3'010
     20:     3 11'--1----1---   ->     0 3'010
     21:     3 11'1-0----1---   ->     1 3'010
     22:     3 11'0-01---1110   ->     2 3'010
     23:     3 11'0-0----1-11   ->     2 3'010
     24:     3 11'0-0----110-   ->     2 3'010
     25:     3 11'000----1000   ->     3 3'010
     26:     3 11'0101---1010   ->     3 3'010
     27:     3 11'0-00---1-10   ->     3 3'010
     28:     3 11'0-0----1001   ->     3 3'010
     29:     3 11'-------0---   ->     3 3'010

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22554' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$22554 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2551_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2566_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2639_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2640_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2641_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2642_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2718_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2801_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2806_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2815_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$16133_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$16134_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2428_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2429_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2431_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$13716_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$13836_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$13992_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$13993_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$16796_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$17197_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$17201_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$2033_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$2032_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$2028_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$2023_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$2020_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$2019_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$2017_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$2016_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$2011_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1999_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1984_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1979_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4089_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3965_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3540_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1983_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1981_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1949_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1941_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2851_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4316_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4231_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1919_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

17.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$22531' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$22534' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$22547' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$22554' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$22568' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$22575' from module `\demo'.

17.12. Executing OPT pass (performing simple optimizations).

17.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~42 debug messages>

17.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

17.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

17.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22196 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22195 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22194 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22193 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$22192 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22187 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22186 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22185 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4150_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4150_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22185 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4150_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4150_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4150_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22184 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4158_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22183 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$2024_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22181 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22180 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$22179 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22262 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22261 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22260 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22259 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22258 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22257 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22257 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$23892 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22256 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22256 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$23917 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22255 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22253 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22252 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22251 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$22249 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22300 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22174_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22299 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22298 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22297 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22295 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22294 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22293 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22292 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22291 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$22289 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22288 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22287 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22286 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22285 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3391_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22283 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17772_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22281 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22280 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3407_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$22279 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17792_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22277 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22274 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17739_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22273 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22269 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17698_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22267 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22266 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17721_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22265 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3496_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$22263 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$22232 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$22231 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$22234 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$22233 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$22245 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.rd_data_d, Q = \u_app.u_flash_spi.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$22244 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$22243 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.state_d, Q = \u_app.u_flash_spi.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.\u_spi.$procdff$22242 ($adff) from module demo (D = \u_app.u_flash_spi.u_spi.bit_cnt_d, Q = \u_app.u_flash_spi.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22241 ($adff) from module demo (D = \u_app.u_flash_spi.wait_cnt_d, Q = \u_app.u_flash_spi.wait_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22240 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [3:0], Q = \u_app.u_flash_spi.page_addr_q [3:0]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22240 ($adff) from module demo (D = \u_app.u_flash_spi.page_addr_d [11:4], Q = \u_app.u_flash_spi.page_addr_q [11:4]).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22239 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_q, Q = \u_app.u_flash_spi.last_byte_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22237 ($adff) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22236 ($adff) from module demo (D = \u_app.u_flash_spi.state_d, Q = \u_app.u_flash_spi.state_q).
Adding EN signal on $flatten\u_app.\u_flash_spi.$procdff$22235 ($adff) from module demo (D = \u_app.u_flash_spi.crc16_d, Q = \u_app.u_flash_spi.crc16_q).
Adding EN signal on $flatten\u_app.$procdff$22228 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$22228 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$22228 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$22227 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$22226 ($adff) from module demo (D = \u_app.wait_d, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$22225 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$22225 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$22225 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$22224 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$22223 ($adff) from module demo (D = \u_app.cmd_d, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$22222 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$22221 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$22219 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$22219 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$22219 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$22218 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).

17.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 144 unused cells and 355 unused wires.
<suppressed ~164 debug messages>

17.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~40 debug messages>

17.12.9. Rerunning OPT passes. (Maybe there is more to do..)

17.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~253 debug messages>

17.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4890: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22446 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4976: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22446 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5096: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22446 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5229: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5411: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4900_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5608: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$22446 $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5820: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22446 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7086: { $flatten\u_app.$procmux$4905_CMP $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4901_CMP $auto$opt_reduce.cc:134:opt_mux$22446 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7291: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4900_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8709: { $flatten\u_app.$procmux$4904_CMP $auto$opt_reduce.cc:134:opt_mux$22446 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8726: $flatten\u_app.$procmux$4903_CMP
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8762: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $flatten\u_app.$procmux$4899_CMP $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8779: $flatten\u_app.$procmux$4904_CMP
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13575: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13302_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13580: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13535_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13302_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13585: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $auto$opt_reduce.cc:134:opt_mux$22326 }
  Optimizing cells in module \demo.
Performed a total of 16 changes.

17.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~402 debug messages>
Removed a total of 134 cells.

17.12.13. Executing OPT_DFF pass (perform DFF optimizations).

17.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 135 unused wires.
<suppressed ~2 debug messages>

17.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.16. Rerunning OPT passes. (Maybe there is more to do..)

17.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~258 debug messages>

17.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.12.20. Executing OPT_DFF pass (perform DFF optimizations).

17.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.12.23. Finished OPT passes. (There is nothing left to do.)

17.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24062 ($ne).
Removed top 2 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24071 ($ne).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24073 ($ne).
Removed top 2 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24075 ($ne).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24077 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24079 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24098 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24128 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24169 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24201 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24210 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24217 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24239 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24268 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24344 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24350 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24354 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24360 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24394 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24418 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24420 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24426 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24437 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24458 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24482 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24491 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24493 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24502 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24513 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24524 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24526 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24535 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24548 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24552 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24567 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24586 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24603 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24605 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24607 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24609 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24611 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24613 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24627 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24629 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24631 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$24633 ($ne).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23999 ($ne).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23997 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23995 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23752 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23993 ($ne).
Removed top 3 bits (of 10) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23991 ($ne).
Removed top 3 bits (of 9) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23989 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23632 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23627 ($eq).
Removed top 1 bits (of 12) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23987 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23614 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23598 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23594 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23566 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23562 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23558 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23553 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23549 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23536 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23527 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23518 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23501 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23491 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23487 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23483 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23479 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23475 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23471 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23467 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23463 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23459 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23455 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23442 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23438 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23434 ($eq).
Removed top 1 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23430 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23426 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23422 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23413 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23405 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23401 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23397 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23393 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23389 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23378 ($eq).
Removed top 3 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23374 ($eq).
Removed top 3 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23355 ($eq).
Removed top 1 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23351 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23347 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23330 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23322 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23318 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23314 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23310 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23306 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23302 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23298 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23294 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23290 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23267 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23263 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23259 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23255 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23251 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23247 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23243 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23239 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23231 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23225 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23221 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23217 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23213 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23209 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23205 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23199 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23193 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23187 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23181 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23175 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23171 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23169 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23167 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23165 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23163 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23161 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23159 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23157 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23155 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23153 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23151 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23141 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23096 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23051 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23047 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23928 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23926 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23014 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23010 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22990 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22982 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22957 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22941 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22937 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23905 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23903 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22904 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22900 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$23805 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23901 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:186$2886 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2912 ($add).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2912 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915 ($add).
Removed top 16 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915 ($add).
Removed top 11 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:240$2916 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2925 ($add).
Removed top 20 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2925 ($add).
Removed top 2 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:394$2947 ($eq).
Removed top 8 bits (of 16) from port B of cell demo.$flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:553$3012 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$8964 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9002 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9023 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9060 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9091 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9116 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9136 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9145 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9157 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9187 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9189 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9201 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9203 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9215 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9217 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9229 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9231 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9243 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9245 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9257 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9259 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9271 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9273 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9282 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9293 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9304 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9362 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9382 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9401 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9420 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9455 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9487 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9503 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9546 ($mux).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$9674 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9703 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9733 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9792 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9794 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9796 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9813 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9815 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9817 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9834 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9836 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9838 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9855 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9857 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9859 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9876 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9878 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9880 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9897 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9899 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9901 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9918 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9920 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9922 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9936 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9972 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$9990 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10142_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10184 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10259 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10276_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10277_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10278_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10281_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10294 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10302_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10351 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10369 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10404 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10428_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10493 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10557 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10566_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10585 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10611 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10662 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10685 ($mux).
Removed top 3 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$10708 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10730 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10750 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10770 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10809 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10813_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10819_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10837 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10890 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$10940 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$10996_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11015 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11253 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11301 ($mux).
Removed top 8 bits (of 12) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11324 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11360_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11541 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11567 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11625_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$11670 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11718 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$11778_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11802 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11832 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11888 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$11915 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12090 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12143 ($mux).
Removed top 3 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12153_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12206 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12266 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12390 ($mux).
Removed top 4 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12404_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_app.\u_flash_spi.$procmux$12463 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12562 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12591 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12621 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12829 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12886 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$12944 ($mux).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12958_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$flatten\u_app.\u_flash_spi.$procmux$12978_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.$procmux$13171 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13535_CMP0 ($eq).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13532 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13525 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13519 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13513 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13507 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13469 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13402 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13368 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13363 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13351 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13305 ($mux).
Removed cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$procmux$13294 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868 ($sub).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3068 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$3075 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$3104 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$8779 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8726 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8545 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8096 ($mux).
Removed cell demo.$flatten\u_app.$procmux$8039 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7958 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7892 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7795 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7756 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7649 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7607_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7466 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$7395_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$7271 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7198 ($mux).
Removed cell demo.$flatten\u_app.$procmux$7082 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6974 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6957 ($mux).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6935_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6910_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6907 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6860 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6841_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22729 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6797_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6755_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6752 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6715_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6712 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6692 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6677_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6674 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6657 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6640 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6625_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6538 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6524 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6510 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6496 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6470 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6468 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6453 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6451 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6436 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6434 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6419 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6417 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6402 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6400 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6385 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6383 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6368 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6366 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6249 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6199 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6197 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6183 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6181 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6167 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6165 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6151 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6149 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6135 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6133 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6119 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6117 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6103 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6101 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6043 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5816 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5604 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5407 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5201 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5193 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5078 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4972 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4939 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4930 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4905_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4904_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4903_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4902_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4901_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4900_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4899_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4881 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4763 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4755 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4747 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4736 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4734 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4731 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4725 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4723 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4720 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4714 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4712 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4709 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4703 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4701 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4698 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4692 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4690 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4687 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4681 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4679 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4676 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4670 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4668 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4665 ($mux).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1532 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1528 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1524 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1520 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1516 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1512 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1508 ($xor).
Removed cell demo.$flatten\u_app.$procmux$8885 ($mux).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:441$1430 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:439$1426 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1422 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1418 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1414 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1410 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1406 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1402 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1398 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1385 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1385 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1381 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1377 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1373 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1369 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1365 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1361 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1357 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:52$1353 ($xor).
Removed top 1 bits (of 8) from port B of cell demo.$flatten\u_app.$lt$../hdl/demo/app.v:401$1344 ($lt).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1326 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:254$1326 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1270 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1270 ($sub).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22672 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22696 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22590 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17753 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17737 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17712 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17710 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17708 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$17696 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$eq$../../../usb_cdc/in_fifo.v:195$3499 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$3493 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3490 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$3489 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3426 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17918 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17852 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17783 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17781 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17779 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$17770 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:199$3413 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3398 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$3388 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3385 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$3384 ($shl).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22880 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$3164 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$3164 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:388$3174 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$3185 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:420$3201 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$3202 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$3204 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$3206 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$3224 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:481$3230 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:591$3301 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:603$3306 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22120 ($mux).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:658$3326 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23897 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:707$3335 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3351 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3354 ($shiftx).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18053 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18112 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18185 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18305 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18368 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18406 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18792 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18894 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$18994 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19151 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19173 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19309 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19328 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19426 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19442 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19482_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19575 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19679 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19705_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$19937_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20154_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20379_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20640 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20648_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$20700 ($mux).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21053_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22827 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21081_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21116_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21189_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$23884 ($ne).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21227_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21266_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21794 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$21888 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$22036 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2438 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2438 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2562 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2578 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2582 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17594 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2601 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2605 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17589 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2609 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2613 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2617 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2621 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2625 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17574 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2629 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2633 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2637 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2640 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2734 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2738 ($and).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2749 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17519 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$17516 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2788 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2809 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848 ($add).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13692 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13715 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13718 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13726 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13729 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13737 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13740 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13748 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13751 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13759 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13762 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13770 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13773 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13781 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13784 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14006 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14009 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14020 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14023 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14034 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14037 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14048 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14051 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14062 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14065 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14076 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14079 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14090 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14093 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14297 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14300 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14302 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14305 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14425 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14530 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14532 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14535 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14547 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14549 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14552 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14564 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14566 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14569 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14581 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14583 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14586 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14598 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14600 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14603 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14615 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14617 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14620 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14632 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14634 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14637 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14649 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14651 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14654 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14817 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14831 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14868 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14871 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14883 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14886 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14898 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14901 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14913 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14916 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14928 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14931 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14943 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14946 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14958 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14961 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15008 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15039 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15126 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15154 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15206 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15231 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15325 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15347 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15453 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15472 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15569 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15571 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15574 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15588 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15590 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15593 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15607 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15609 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15612 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15626 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15628 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15631 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15645 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15647 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15650 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15664 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15666 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15669 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15683 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15685 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15688 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15702 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15704 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15707 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15721 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15723 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15726 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15740 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15742 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15745 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15757 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15759 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15761 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15764 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15791 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$15807 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16134_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22774 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16852 ($mux).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4142 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22606 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3852 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3804 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3787 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3694 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3659 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3640 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3517 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$2014 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1984 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1975 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974 ($add).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22599 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$22617 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1943 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1943 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$3114 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14408 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16711 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14255 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16619 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14126 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16386 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2752 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2752 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2752 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$16210 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2583 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2583 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2583 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2749 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2751 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2751 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2751 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2580 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2582 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2582 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$14295 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2739 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2739 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2739 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2736 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2738 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2738 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2581 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2581 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2575 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:177$1270_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:419$1385_Y.
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$11\wr_data[7:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$15\state_d[4:0].
Removed top 3 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$16\state_d[4:0].
Removed top 5 bits (of 8) from wire demo.$flatten\u_app.\u_flash_spi.$4\wr_data[7:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_app.\u_flash_spi.$5\state_d[4:0].
Removed top 16 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3490_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3385_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2596.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2582_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2738_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:382$2577_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2581_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$14295_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$15757_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2575_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2580_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2736_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974_Y.
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4142_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934_Y.

17.14. Executing PEEPOPT pass (run peephole optimizers).

17.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 410 unused wires.
<suppressed ~2 debug messages>

17.16. Executing SHARE pass (SAT-based resource sharing).

17.17. Executing TECHMAP pass (map to technology primitives).

17.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

17.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~9 debug messages>

17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

17.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:254$1326 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:177$1270 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:419$1385 ($sub).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2912 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2925 ($add).
  creating $macc model for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$3164 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2438 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1943 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1943.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2438.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$3164.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2925.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915.
  creating $alu model for $macc $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2912.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:419$1385.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:177$1270.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:254$1326.
  creating $alu model for $flatten\u_app.$lt$../hdl/demo/app.v:401$1344 ($lt): new $alu
  creating $alu cell for $flatten\u_app.$lt$../hdl/demo/app.v:401$1344: $auto$alumacc.cc:485:replace_alu$24695
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:254$1326: $auto$alumacc.cc:485:replace_alu$24706
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:177$1270: $auto$alumacc.cc:485:replace_alu$24709
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:419$1385: $auto$alumacc.cc:485:replace_alu$24712
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:232$2912: $auto$alumacc.cc:485:replace_alu$24715
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:239$2915: $auto$alumacc.cc:485:replace_alu$24718
  creating $alu cell for $flatten\u_app.\u_flash_spi.$add$../../common/hdl/flash/flash_spi.v:300$2925: $auto$alumacc.cc:485:replace_alu$24721
  creating $alu cell for $flatten\u_app.\u_flash_spi.\u_spi.$sub$../../common/hdl/flash/spi.v:172$2868: $auto$alumacc.cc:485:replace_alu$24724
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$970: $auto$alumacc.cc:485:replace_alu$24727
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$3453: $auto$alumacc.cc:485:replace_alu$24730
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$3474: $auto$alumacc.cc:485:replace_alu$24733
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$3498: $auto$alumacc.cc:485:replace_alu$24736
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457: $auto$alumacc.cc:485:replace_alu$24739
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$3393: $auto$alumacc.cc:485:replace_alu$24742
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$3402: $auto$alumacc.cc:485:replace_alu$24745
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$3412: $auto$alumacc.cc:485:replace_alu$24748
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404: $auto$alumacc.cc:485:replace_alu$24751
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:371$3164: $auto$alumacc.cc:485:replace_alu$24754
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2438: $auto$alumacc.cc:485:replace_alu$24757
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2848: $auto$alumacc.cc:485:replace_alu$24760
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1974: $auto$alumacc.cc:485:replace_alu$24763
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$2006: $auto$alumacc.cc:485:replace_alu$24766
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$2025: $auto$alumacc.cc:485:replace_alu$24769
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1946: $auto$alumacc.cc:485:replace_alu$24772
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1934: $auto$alumacc.cc:485:replace_alu$24775
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1943: $auto$alumacc.cc:485:replace_alu$24778
  created 26 $alu and 0 $macc cells.

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

17.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~232 debug messages>

17.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4890: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$24782 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4976: { $flatten\u_app.$procmux$4902_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$24784 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5608: { $flatten\u_app.$procmux$4903_CMP $flatten\u_app.$procmux$4899_CMP $auto$opt_reduce.cc:134:opt_mux$24786 $flatten\u_app.$procmux$4638_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$11153: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:633$3058_Y $flatten\u_app.\u_flash_spi.$procmux$10278_CMP $flatten\u_app.\u_flash_spi.$procmux$10277_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12955: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $auto$opt_reduce.cc:134:opt_mux$24788 $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$procmux$12956_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12965: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $auto$opt_reduce.cc:134:opt_mux$22494 $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $auto$opt_reduce.cc:134:opt_mux$22492 $auto$opt_reduce.cc:134:opt_mux$22390 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13011: { $flatten\u_app.\u_flash_spi.$procmux$12919_CMP $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11778_CMP $flatten\u_app.\u_flash_spi.$procmux$11625_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10996_CMP $flatten\u_app.\u_flash_spi.$procmux$10819_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$12978_CMP $flatten\u_app.\u_flash_spi.$procmux$10428_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $flatten\u_app.\u_flash_spi.$procmux$12958_CMP $flatten\u_app.\u_flash_spi.$procmux$10281_CMP $flatten\u_app.\u_flash_spi.$procmux$12956_CMP $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $flatten\u_app.\u_flash_spi.$procmux$12970_CMP $flatten\u_app.\u_flash_spi.$procmux$12967_CTRL }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$13287: { $flatten\u_app.\u_flash_spi.$procmux$10142_CMP $auto$opt_reduce.cc:134:opt_mux$24790 $flatten\u_app.\u_flash_spi.$procmux$12971_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$8906: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $auto$opt_reduce.cc:134:opt_mux$24792 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$8916: { $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $auto$opt_reduce.cc:134:opt_mux$24796 $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $auto$opt_reduce.cc:134:opt_mux$24794 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$9639: { $flatten\u_app.\u_flash_spi.$eq$../../common/hdl/flash/flash_spi.v:633$3058_Y $flatten\u_app.\u_flash_spi.$procmux$10278_CMP $flatten\u_app.\u_flash_spi.$procmux$10277_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13575: $auto$opt_reduce.cc:134:opt_mux$24798
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13580: { $flatten\u_app.\u_flash_spi.\u_spi.$procmux$13396_CMP $auto$opt_reduce.cc:134:opt_mux$24800 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4098: $auto$opt_reduce.cc:134:opt_mux$22432
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24781: { $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4900_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24783: { $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4900_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24785: { $flatten\u_app.$procmux$4892_CMP $flatten\u_app.$procmux$4893_CMP $flatten\u_app.$procmux$4894_CMP $flatten\u_app.$procmux$4900_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$24787: { $flatten\u_app.\u_flash_spi.$procmux$12958_CMP $flatten\u_app.\u_flash_spi.$procmux$12919_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10142_CMP }
  Optimizing cells in module \demo.
Performed a total of 18 changes.

17.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

17.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$24206 ($adffe) from module demo (D = \u_app.u_flash_spi.u_spi.wr_data_d, Q = \u_app.u_flash_spi.u_spi.wr_data_q).

17.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 91 unused wires.
<suppressed ~1 debug messages>

17.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.9. Rerunning OPT passes. (Maybe there is more to do..)

17.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$24805: { $auto$opt_dff.cc:197:make_patterns_logic$24802 $auto$opt_dff.cc:197:make_patterns_logic$24209 $auto$opt_dff.cc:197:make_patterns_logic$24207 $auto$opt_dff.cc:197:make_patterns_logic$24200 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8762: { $flatten\u_app.$procmux$4901_CMP $flatten\u_app.$procmux$4900_CMP $auto$opt_reduce.cc:134:opt_mux$24807 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_flash_spi.$procmux$12965: { $flatten\u_app.\u_flash_spi.$procmux$12404_CMP $flatten\u_app.\u_flash_spi.$procmux$12153_CMP $flatten\u_app.\u_flash_spi.$procmux$11360_CMP $flatten\u_app.\u_flash_spi.$procmux$10566_CMP $flatten\u_app.\u_flash_spi.$procmux$10302_CMP $auto$opt_reduce.cc:134:opt_mux$24811 $auto$opt_reduce.cc:134:opt_mux$24809 $auto$opt_reduce.cc:134:opt_mux$22494 $flatten\u_app.\u_flash_spi.$procmux$12971_CMP $auto$opt_reduce.cc:134:opt_mux$22492 $auto$opt_reduce.cc:134:opt_mux$22390 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$17303: { $auto$opt_reduce.cc:134:opt_mux$22400 $auto$opt_reduce.cc:134:opt_mux$24813 }
  Optimizing cells in module \demo.
Performed a total of 4 changes.

17.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

17.21.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$24315 ($adffe) from module demo (D = \u_app.u_flash_spi.byte_cnt_d, Q = \u_app.u_flash_spi.byte_cnt_q).

17.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

17.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.16. Rerunning OPT passes. (Maybe there is more to do..)

17.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$24818: { $auto$opt_dff.cc:197:make_patterns_logic$24815 $auto$opt_dff.cc:197:make_patterns_logic$24336 $auto$opt_dff.cc:197:make_patterns_logic$24332 $auto$opt_dff.cc:197:make_patterns_logic$24330 $auto$opt_dff.cc:197:make_patterns_logic$24328 $auto$opt_dff.cc:197:make_patterns_logic$24324 $auto$opt_dff.cc:197:make_patterns_logic$24320 $auto$opt_dff.cc:197:make_patterns_logic$24316 $auto$opt_dff.cc:197:make_patterns_logic$24273 $auto$opt_dff.cc:197:make_patterns_logic$24271 $auto$opt_dff.cc:197:make_patterns_logic$24265 $auto$opt_dff.cc:197:make_patterns_logic$24261 }
  Optimizing cells in module \demo.
Performed a total of 1 changes.

17.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.20. Executing OPT_DFF pass (perform DFF optimizations).

17.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

17.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.23. Rerunning OPT passes. (Maybe there is more to do..)

17.21.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

17.21.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.21.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.21.27. Executing OPT_DFF pass (perform DFF optimizations).

17.21.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.21.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.21.30. Finished OPT passes. (There is nothing left to do.)

17.22. Executing MEMORY pass.

17.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~442 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.27.3. Executing OPT_DFF pass (perform DFF optimizations).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 409 unused wires.
<suppressed ~4 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4652:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25439 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [25] $auto$opt_expr.cc:205:group_cell_inputs$25439 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25439 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [15] $auto$opt_expr.cc:205:group_cell_inputs$25439 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25439 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25439 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25439 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25439 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25439 [30] $auto$opt_expr.cc:205:group_cell_inputs$25439 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25439 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25439 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25439 [27] $auto$opt_expr.cc:205:group_cell_inputs$25439 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25439 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25439 [2] $auto$opt_expr.cc:205:group_cell_inputs$25439 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25439 [1] $auto$opt_expr.cc:205:group_cell_inputs$25439 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25439 [0] $auto$opt_expr.cc:205:group_cell_inputs$25439 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421
      New ports: A={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [25] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [22:21] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [15] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [11:9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [7:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [4:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25439 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1421 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25439 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4663:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25410 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$25410 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25410 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$25410 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25410 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25410 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25410 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25410 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25410 [30] $auto$opt_expr.cc:205:group_cell_inputs$25410 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25410 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25410 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25410 [27] $auto$opt_expr.cc:205:group_cell_inputs$25410 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25410 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25410 [2] $auto$opt_expr.cc:205:group_cell_inputs$25410 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25410 [1] $auto$opt_expr.cc:205:group_cell_inputs$25410 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25410 [0] $auto$opt_expr.cc:205:group_cell_inputs$25410 [19:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [31] $auto$opt_expr.cc:205:group_cell_inputs$25439 [17:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [25] $auto$opt_expr.cc:205:group_cell_inputs$25439 [12:11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25439 [10:6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [15] $auto$opt_expr.cc:205:group_cell_inputs$25439 [5:3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25439 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25439 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25439 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25410 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25439 [13] $auto$opt_expr.cc:205:group_cell_inputs$25439 [11] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [22] $auto$opt_expr.cc:205:group_cell_inputs$25439 [6] $auto$opt_expr.cc:205:group_cell_inputs$25439 [3] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25439 [2] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [7] $auto$opt_expr.cc:205:group_cell_inputs$25439 [1] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [4] $auto$opt_expr.cc:205:group_cell_inputs$25439 [0] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [1:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [31] $auto$opt_expr.cc:205:group_cell_inputs$25439 [17:14] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [25] $auto$opt_expr.cc:205:group_cell_inputs$25439 [12] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [21] $auto$opt_expr.cc:205:group_cell_inputs$25439 [10:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [15] $auto$opt_expr.cc:205:group_cell_inputs$25439 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:563$1250.$result[31:0]$1527 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25410 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4674:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25381 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$25381 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25381 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$25381 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25381 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25381 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25381 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25381 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25381 [30] $auto$opt_expr.cc:205:group_cell_inputs$25381 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25381 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25381 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25381 [27] $auto$opt_expr.cc:205:group_cell_inputs$25381 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25381 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25381 [2] $auto$opt_expr.cc:205:group_cell_inputs$25381 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25381 [1] $auto$opt_expr.cc:205:group_cell_inputs$25381 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25381 [0] $auto$opt_expr.cc:205:group_cell_inputs$25381 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [31] $auto$opt_expr.cc:205:group_cell_inputs$25410 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$25410 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25410 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$25410 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25410 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25410 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25410 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25381 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25410 [13] $auto$opt_expr.cc:205:group_cell_inputs$25410 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [22] $auto$opt_expr.cc:205:group_cell_inputs$25410 [6] $auto$opt_expr.cc:205:group_cell_inputs$25410 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25410 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [7] $auto$opt_expr.cc:205:group_cell_inputs$25410 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [4] $auto$opt_expr.cc:205:group_cell_inputs$25410 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [31] $auto$opt_expr.cc:205:group_cell_inputs$25410 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [25] $auto$opt_expr.cc:205:group_cell_inputs$25410 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [21] $auto$opt_expr.cc:205:group_cell_inputs$25410 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [15] $auto$opt_expr.cc:205:group_cell_inputs$25410 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1413 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25381 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4685:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25352 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$25352 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25352 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$25352 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25352 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25352 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25352 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25352 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25352 [30] $auto$opt_expr.cc:205:group_cell_inputs$25352 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25352 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25352 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25352 [27] $auto$opt_expr.cc:205:group_cell_inputs$25352 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25352 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25352 [2] $auto$opt_expr.cc:205:group_cell_inputs$25352 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25352 [1] $auto$opt_expr.cc:205:group_cell_inputs$25352 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25352 [0] $auto$opt_expr.cc:205:group_cell_inputs$25352 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [31] $auto$opt_expr.cc:205:group_cell_inputs$25381 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$25381 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25381 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$25381 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25381 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25381 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25381 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25352 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25381 [13] $auto$opt_expr.cc:205:group_cell_inputs$25381 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [22] $auto$opt_expr.cc:205:group_cell_inputs$25381 [6] $auto$opt_expr.cc:205:group_cell_inputs$25381 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25381 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [7] $auto$opt_expr.cc:205:group_cell_inputs$25381 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [4] $auto$opt_expr.cc:205:group_cell_inputs$25381 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [31] $auto$opt_expr.cc:205:group_cell_inputs$25381 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [25] $auto$opt_expr.cc:205:group_cell_inputs$25381 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [21] $auto$opt_expr.cc:205:group_cell_inputs$25381 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [15] $auto$opt_expr.cc:205:group_cell_inputs$25381 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1409 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25352 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4696:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$25323 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25323 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$25323 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25323 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25323 [30] $auto$opt_expr.cc:205:group_cell_inputs$25323 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25323 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25323 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25323 [27] $auto$opt_expr.cc:205:group_cell_inputs$25323 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25323 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2] $auto$opt_expr.cc:205:group_cell_inputs$25323 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25323 [1] $auto$opt_expr.cc:205:group_cell_inputs$25323 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] $auto$opt_expr.cc:205:group_cell_inputs$25323 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$25352 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$25352 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25352 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$25352 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25352 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25352 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25352 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25352 [13] $auto$opt_expr.cc:205:group_cell_inputs$25352 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [22] $auto$opt_expr.cc:205:group_cell_inputs$25352 [6] $auto$opt_expr.cc:205:group_cell_inputs$25352 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25352 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [7] $auto$opt_expr.cc:205:group_cell_inputs$25352 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [4] $auto$opt_expr.cc:205:group_cell_inputs$25352 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$25352 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$25352 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [21] $auto$opt_expr.cc:205:group_cell_inputs$25352 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$25352 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1405 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25323 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4707:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25294 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$25294 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25294 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25294 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25294 [30] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25294 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25294 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25294 [27] $auto$opt_expr.cc:205:group_cell_inputs$25294 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25294 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25294 [2] $auto$opt_expr.cc:205:group_cell_inputs$25294 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25294 [1] $auto$opt_expr.cc:205:group_cell_inputs$25294 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] $auto$opt_expr.cc:205:group_cell_inputs$25294 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$25323 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$25323 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25323 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$25323 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25323 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25323 [13] $auto$opt_expr.cc:205:group_cell_inputs$25323 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [22] $auto$opt_expr.cc:205:group_cell_inputs$25323 [6] $auto$opt_expr.cc:205:group_cell_inputs$25323 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25323 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [7] $auto$opt_expr.cc:205:group_cell_inputs$25323 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [4] $auto$opt_expr.cc:205:group_cell_inputs$25323 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$25323 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$25323 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [21] $auto$opt_expr.cc:205:group_cell_inputs$25323 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$25323 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1401 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25294 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4718:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25265 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$25265 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25265 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$25265 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25265 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25265 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25265 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25265 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25265 [30] $auto$opt_expr.cc:205:group_cell_inputs$25265 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25265 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25265 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25265 [27] $auto$opt_expr.cc:205:group_cell_inputs$25265 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25265 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25265 [2] $auto$opt_expr.cc:205:group_cell_inputs$25265 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25265 [1] $auto$opt_expr.cc:205:group_cell_inputs$25265 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25265 [0] $auto$opt_expr.cc:205:group_cell_inputs$25265 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$25294 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25294 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$25294 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25294 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25294 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25265 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25294 [13] $auto$opt_expr.cc:205:group_cell_inputs$25294 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [22] $auto$opt_expr.cc:205:group_cell_inputs$25294 [6] $auto$opt_expr.cc:205:group_cell_inputs$25294 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25294 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [7] $auto$opt_expr.cc:205:group_cell_inputs$25294 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [4] $auto$opt_expr.cc:205:group_cell_inputs$25294 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$25294 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$25294 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [21] $auto$opt_expr.cc:205:group_cell_inputs$25294 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$25294 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1397 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25265 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6195:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$25033 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$25033 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$25033 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$25033 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$25033 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$25033 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$25033 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [31] $auto$opt_expr.cc:205:group_cell_inputs$25265 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$25265 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25265 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$25265 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25265 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25265 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25265 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25033 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25265 [13] $auto$opt_expr.cc:205:group_cell_inputs$25265 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [22] $auto$opt_expr.cc:205:group_cell_inputs$25265 [6] $auto$opt_expr.cc:205:group_cell_inputs$25265 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25265 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [7] $auto$opt_expr.cc:205:group_cell_inputs$25265 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [4] $auto$opt_expr.cc:205:group_cell_inputs$25265 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [31] $auto$opt_expr.cc:205:group_cell_inputs$25265 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$25265 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [21] $auto$opt_expr.cc:205:group_cell_inputs$25265 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$25265 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:426$1237.$result[31:0]$1393 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6347:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25236 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$25236 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25236 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$25236 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25236 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25236 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25236 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25236 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25236 [30] $auto$opt_expr.cc:205:group_cell_inputs$25236 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25236 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25236 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25236 [27] $auto$opt_expr.cc:205:group_cell_inputs$25236 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25236 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25236 [2] $auto$opt_expr.cc:205:group_cell_inputs$25236 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25236 [1] $auto$opt_expr.cc:205:group_cell_inputs$25236 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25236 [0] $auto$opt_expr.cc:205:group_cell_inputs$25236 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25236 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1380 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25236 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6364:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25207 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$25207 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25207 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$25207 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25207 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25207 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25207 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25207 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25207 [30] $auto$opt_expr.cc:205:group_cell_inputs$25207 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25207 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25207 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25207 [27] $auto$opt_expr.cc:205:group_cell_inputs$25207 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25207 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25207 [2] $auto$opt_expr.cc:205:group_cell_inputs$25207 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25207 [1] $auto$opt_expr.cc:205:group_cell_inputs$25207 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25207 [0] $auto$opt_expr.cc:205:group_cell_inputs$25207 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$25236 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$25236 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25236 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$25236 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25236 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25236 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25236 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25207 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25236 [13] $auto$opt_expr.cc:205:group_cell_inputs$25236 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [22] $auto$opt_expr.cc:205:group_cell_inputs$25236 [6] $auto$opt_expr.cc:205:group_cell_inputs$25236 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25236 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [7] $auto$opt_expr.cc:205:group_cell_inputs$25236 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [4] $auto$opt_expr.cc:205:group_cell_inputs$25236 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [31] $auto$opt_expr.cc:205:group_cell_inputs$25236 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [25] $auto$opt_expr.cc:205:group_cell_inputs$25236 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [21] $auto$opt_expr.cc:205:group_cell_inputs$25236 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [15] $auto$opt_expr.cc:205:group_cell_inputs$25236 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1376 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25207 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6381:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25178 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$25178 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25178 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$25178 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25178 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25178 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25178 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25178 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25178 [30] $auto$opt_expr.cc:205:group_cell_inputs$25178 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25178 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25178 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25178 [27] $auto$opt_expr.cc:205:group_cell_inputs$25178 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25178 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25178 [2] $auto$opt_expr.cc:205:group_cell_inputs$25178 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25178 [1] $auto$opt_expr.cc:205:group_cell_inputs$25178 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25178 [0] $auto$opt_expr.cc:205:group_cell_inputs$25178 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$25207 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$25207 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25207 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$25207 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25207 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25207 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25207 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25178 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25207 [13] $auto$opt_expr.cc:205:group_cell_inputs$25207 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [22] $auto$opt_expr.cc:205:group_cell_inputs$25207 [6] $auto$opt_expr.cc:205:group_cell_inputs$25207 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25207 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [7] $auto$opt_expr.cc:205:group_cell_inputs$25207 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [4] $auto$opt_expr.cc:205:group_cell_inputs$25207 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [31] $auto$opt_expr.cc:205:group_cell_inputs$25207 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [25] $auto$opt_expr.cc:205:group_cell_inputs$25207 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [21] $auto$opt_expr.cc:205:group_cell_inputs$25207 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [15] $auto$opt_expr.cc:205:group_cell_inputs$25207 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1372 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25178 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6398:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25149 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$25149 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25149 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$25149 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25149 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25149 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25149 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25149 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25149 [30] $auto$opt_expr.cc:205:group_cell_inputs$25149 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25149 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25149 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25149 [27] $auto$opt_expr.cc:205:group_cell_inputs$25149 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25149 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25149 [2] $auto$opt_expr.cc:205:group_cell_inputs$25149 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25149 [1] $auto$opt_expr.cc:205:group_cell_inputs$25149 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25149 [0] $auto$opt_expr.cc:205:group_cell_inputs$25149 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [31] $auto$opt_expr.cc:205:group_cell_inputs$25178 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$25178 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25178 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$25178 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25178 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25178 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25178 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25149 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25178 [13] $auto$opt_expr.cc:205:group_cell_inputs$25178 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [22] $auto$opt_expr.cc:205:group_cell_inputs$25178 [6] $auto$opt_expr.cc:205:group_cell_inputs$25178 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25178 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [7] $auto$opt_expr.cc:205:group_cell_inputs$25178 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [4] $auto$opt_expr.cc:205:group_cell_inputs$25178 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [31] $auto$opt_expr.cc:205:group_cell_inputs$25178 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [25] $auto$opt_expr.cc:205:group_cell_inputs$25178 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [21] $auto$opt_expr.cc:205:group_cell_inputs$25178 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [15] $auto$opt_expr.cc:205:group_cell_inputs$25178 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1368 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25149 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6415:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25120 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$25120 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25120 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$25120 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25120 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25120 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25120 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25120 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25120 [30] $auto$opt_expr.cc:205:group_cell_inputs$25120 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25120 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25120 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25120 [27] $auto$opt_expr.cc:205:group_cell_inputs$25120 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25120 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25120 [2] $auto$opt_expr.cc:205:group_cell_inputs$25120 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25120 [1] $auto$opt_expr.cc:205:group_cell_inputs$25120 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25120 [0] $auto$opt_expr.cc:205:group_cell_inputs$25120 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [31] $auto$opt_expr.cc:205:group_cell_inputs$25149 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$25149 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25149 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$25149 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25149 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25149 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25149 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25120 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25149 [13] $auto$opt_expr.cc:205:group_cell_inputs$25149 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [22] $auto$opt_expr.cc:205:group_cell_inputs$25149 [6] $auto$opt_expr.cc:205:group_cell_inputs$25149 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25149 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [7] $auto$opt_expr.cc:205:group_cell_inputs$25149 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [4] $auto$opt_expr.cc:205:group_cell_inputs$25149 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [31] $auto$opt_expr.cc:205:group_cell_inputs$25149 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [25] $auto$opt_expr.cc:205:group_cell_inputs$25149 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [21] $auto$opt_expr.cc:205:group_cell_inputs$25149 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [15] $auto$opt_expr.cc:205:group_cell_inputs$25149 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1364 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25120 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6432:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25091 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$25091 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25091 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$25091 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25091 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25091 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25091 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25091 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25091 [30] $auto$opt_expr.cc:205:group_cell_inputs$25091 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25091 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25091 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25091 [27] $auto$opt_expr.cc:205:group_cell_inputs$25091 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25091 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25091 [2] $auto$opt_expr.cc:205:group_cell_inputs$25091 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25091 [1] $auto$opt_expr.cc:205:group_cell_inputs$25091 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25091 [0] $auto$opt_expr.cc:205:group_cell_inputs$25091 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [31] $auto$opt_expr.cc:205:group_cell_inputs$25120 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$25120 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25120 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$25120 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25120 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25120 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25120 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25091 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25120 [13] $auto$opt_expr.cc:205:group_cell_inputs$25120 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [22] $auto$opt_expr.cc:205:group_cell_inputs$25120 [6] $auto$opt_expr.cc:205:group_cell_inputs$25120 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25120 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [7] $auto$opt_expr.cc:205:group_cell_inputs$25120 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [4] $auto$opt_expr.cc:205:group_cell_inputs$25120 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [31] $auto$opt_expr.cc:205:group_cell_inputs$25120 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [25] $auto$opt_expr.cc:205:group_cell_inputs$25120 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [21] $auto$opt_expr.cc:205:group_cell_inputs$25120 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [15] $auto$opt_expr.cc:205:group_cell_inputs$25120 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1360 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25091 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6449:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$25062 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [25] $auto$opt_expr.cc:205:group_cell_inputs$25062 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25062 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [15] $auto$opt_expr.cc:205:group_cell_inputs$25062 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25062 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25062 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25062 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25062 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$25062 [30] $auto$opt_expr.cc:205:group_cell_inputs$25062 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$25062 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$25062 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$25062 [27] $auto$opt_expr.cc:205:group_cell_inputs$25062 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$25062 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$25062 [2] $auto$opt_expr.cc:205:group_cell_inputs$25062 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$25062 [1] $auto$opt_expr.cc:205:group_cell_inputs$25062 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$25062 [0] $auto$opt_expr.cc:205:group_cell_inputs$25062 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [31] $auto$opt_expr.cc:205:group_cell_inputs$25091 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$25091 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25091 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$25091 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25091 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25091 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25091 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25062 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25091 [13] $auto$opt_expr.cc:205:group_cell_inputs$25091 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [22] $auto$opt_expr.cc:205:group_cell_inputs$25091 [6] $auto$opt_expr.cc:205:group_cell_inputs$25091 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25091 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [7] $auto$opt_expr.cc:205:group_cell_inputs$25091 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [4] $auto$opt_expr.cc:205:group_cell_inputs$25091 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [31] $auto$opt_expr.cc:205:group_cell_inputs$25091 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [25] $auto$opt_expr.cc:205:group_cell_inputs$25091 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [21] $auto$opt_expr.cc:205:group_cell_inputs$25091 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [15] $auto$opt_expr.cc:205:group_cell_inputs$25091 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1356 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$25062 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6466:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$25033 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$25033 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$25033 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$25033 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$25033 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$25033 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$25033 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [31] $auto$opt_expr.cc:205:group_cell_inputs$25062 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [25] $auto$opt_expr.cc:205:group_cell_inputs$25062 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$25062 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [15] $auto$opt_expr.cc:205:group_cell_inputs$25062 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$25062 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$25062 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$25062 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25033 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$25062 [13] $auto$opt_expr.cc:205:group_cell_inputs$25062 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [22] $auto$opt_expr.cc:205:group_cell_inputs$25062 [6] $auto$opt_expr.cc:205:group_cell_inputs$25062 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$25062 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [7] $auto$opt_expr.cc:205:group_cell_inputs$25062 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [4] $auto$opt_expr.cc:205:group_cell_inputs$25062 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [31] $auto$opt_expr.cc:205:group_cell_inputs$25062 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [25] $auto$opt_expr.cc:205:group_cell_inputs$25062 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [21] $auto$opt_expr.cc:205:group_cell_inputs$25062 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [15] $auto$opt_expr.cc:205:group_cell_inputs$25062 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:414$1236.$result[31:0]$1352 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$7234:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$10169:
      Old ports: A=5'01111, B=5'01110, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_app.\u_flash_spi.$23\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$23\state_d[4:0] [4:1] = 4'0111
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$11670:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$24647 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24647 [1]
      New connections: { $auto$wreduce.cc:454:run$24647 [2] $auto$wreduce.cc:454:run$24647 [0] } = { $auto$wreduce.cc:454:run$24647 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12463:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$24648 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$24648 [2:1]
      New connections: $auto$wreduce.cc:454:run$24648 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12530:
      Old ports: A=5'10101, B={ 2'00 $auto$wreduce.cc:454:run$24648 [2:0] }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0]
      New ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$24648 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12773:
      Old ports: A=8'00000000, B=8'10101011, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$2\wr_data[7:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$8950:
      Old ports: A=8'00000000, B=8'10111001, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [7:1] = { $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] $flatten\u_app.\u_flash_spi.$13\wr_data[7:0] [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$8977:
      Old ports: A=5'00000, B=5'10111, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0]
      New connections: $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [4:1] = { $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] 1'0 $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$38\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9042:
      Old ports: A=5'00100, B=5'10100, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4]
      New connections: $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [3:0] = 4'0100
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9171:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [14] $auto$opt_expr.cc:205:group_cell_inputs$24977 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [1] $auto$opt_expr.cc:205:group_cell_inputs$24977 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24977 [14] $auto$opt_expr.cc:205:group_cell_inputs$24977 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24977 [13] $auto$opt_expr.cc:205:group_cell_inputs$24977 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24977 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050 [15] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050 [2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050 [14:3] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3050 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24977 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9185:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [14] $auto$opt_expr.cc:205:group_cell_inputs$24970 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [1] $auto$opt_expr.cc:205:group_cell_inputs$24970 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24970 [14] $auto$opt_expr.cc:205:group_cell_inputs$24970 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24970 [13] $auto$opt_expr.cc:205:group_cell_inputs$24970 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24977 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [1] $auto$opt_expr.cc:205:group_cell_inputs$24977 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24970 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [15] $auto$opt_expr.cc:205:group_cell_inputs$24977 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [14] $auto$opt_expr.cc:205:group_cell_inputs$24977 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3046 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24970 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9199:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [14] $auto$opt_expr.cc:205:group_cell_inputs$24963 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [1] $auto$opt_expr.cc:205:group_cell_inputs$24963 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24963 [14] $auto$opt_expr.cc:205:group_cell_inputs$24963 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24963 [13] $auto$opt_expr.cc:205:group_cell_inputs$24963 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24970 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [1] $auto$opt_expr.cc:205:group_cell_inputs$24970 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24963 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [15] $auto$opt_expr.cc:205:group_cell_inputs$24970 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [14] $auto$opt_expr.cc:205:group_cell_inputs$24970 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3042 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24963 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9213:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [14] $auto$opt_expr.cc:205:group_cell_inputs$24956 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [1] $auto$opt_expr.cc:205:group_cell_inputs$24956 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24956 [14] $auto$opt_expr.cc:205:group_cell_inputs$24956 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24956 [13] $auto$opt_expr.cc:205:group_cell_inputs$24956 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24963 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [1] $auto$opt_expr.cc:205:group_cell_inputs$24963 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24956 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [15] $auto$opt_expr.cc:205:group_cell_inputs$24963 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [14] $auto$opt_expr.cc:205:group_cell_inputs$24963 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3038 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24956 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9227:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [14] $auto$opt_expr.cc:205:group_cell_inputs$24949 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [1] $auto$opt_expr.cc:205:group_cell_inputs$24949 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24949 [14] $auto$opt_expr.cc:205:group_cell_inputs$24949 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24949 [13] $auto$opt_expr.cc:205:group_cell_inputs$24949 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24956 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [1] $auto$opt_expr.cc:205:group_cell_inputs$24956 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24949 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [15] $auto$opt_expr.cc:205:group_cell_inputs$24956 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [14] $auto$opt_expr.cc:205:group_cell_inputs$24956 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3034 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24949 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9241:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [14] $auto$opt_expr.cc:205:group_cell_inputs$24942 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [1] $auto$opt_expr.cc:205:group_cell_inputs$24942 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24942 [14] $auto$opt_expr.cc:205:group_cell_inputs$24942 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24942 [13] $auto$opt_expr.cc:205:group_cell_inputs$24942 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24949 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [1] $auto$opt_expr.cc:205:group_cell_inputs$24949 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24942 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [15] $auto$opt_expr.cc:205:group_cell_inputs$24949 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [14] $auto$opt_expr.cc:205:group_cell_inputs$24949 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3030 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24942 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9255:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [14] $auto$opt_expr.cc:205:group_cell_inputs$24935 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [1] $auto$opt_expr.cc:205:group_cell_inputs$24935 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24935 [14] $auto$opt_expr.cc:205:group_cell_inputs$24935 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24935 [13] $auto$opt_expr.cc:205:group_cell_inputs$24935 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24942 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [1] $auto$opt_expr.cc:205:group_cell_inputs$24942 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [14] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24935 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [15] $auto$opt_expr.cc:205:group_cell_inputs$24942 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [14] $auto$opt_expr.cc:205:group_cell_inputs$24942 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3026 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24935 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9269:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24928 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24928 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24935 [12:1] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [1] $auto$opt_expr.cc:205:group_cell_inputs$24935 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24928 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [15] $auto$opt_expr.cc:205:group_cell_inputs$24935 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [14] $auto$opt_expr.cc:205:group_cell_inputs$24935 [12:2] $flatten\u_app.\u_flash_spi.$3\crc16$func$../../common/hdl/flash/flash_spi.v:595$2880.$result[15:0]$3022 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9674:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$24644 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24644 [0]
      New connections: $auto$wreduce.cc:454:run$24644 [2:1] = { $auto$wreduce.cc:454:run$24644 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9769:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$25026 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$25026 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25026 [14] $auto$opt_expr.cc:205:group_cell_inputs$25026 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25026 [13] $auto$opt_expr.cc:205:group_cell_inputs$25026 [0] 1'1 }, Y=$flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000
      New ports: A={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [14] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25026 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000 [15] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000 [2] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000 [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000 [14:3] $flatten\u_app.\u_flash_spi.$11\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$3000 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25026 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9790:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$25019 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$25019 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25019 [14] $auto$opt_expr.cc:205:group_cell_inputs$25019 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25019 [13] $auto$opt_expr.cc:205:group_cell_inputs$25019 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25026 [12:1] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [1] $auto$opt_expr.cc:205:group_cell_inputs$25026 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [14] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25019 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [15] $auto$opt_expr.cc:205:group_cell_inputs$25026 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [14] $auto$opt_expr.cc:205:group_cell_inputs$25026 [12:2] $flatten\u_app.\u_flash_spi.$10\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2996 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25019 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9811:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$25012 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$25012 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25012 [14] $auto$opt_expr.cc:205:group_cell_inputs$25012 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25012 [13] $auto$opt_expr.cc:205:group_cell_inputs$25012 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25019 [12:1] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [1] $auto$opt_expr.cc:205:group_cell_inputs$25019 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [14] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25012 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [15] $auto$opt_expr.cc:205:group_cell_inputs$25019 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [14] $auto$opt_expr.cc:205:group_cell_inputs$25019 [12:2] $flatten\u_app.\u_flash_spi.$9\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2992 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25012 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9832:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$25005 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$25005 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25005 [14] $auto$opt_expr.cc:205:group_cell_inputs$25005 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$25005 [13] $auto$opt_expr.cc:205:group_cell_inputs$25005 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25012 [12:1] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [1] $auto$opt_expr.cc:205:group_cell_inputs$25012 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [14] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$25005 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [15] $auto$opt_expr.cc:205:group_cell_inputs$25012 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [14] $auto$opt_expr.cc:205:group_cell_inputs$25012 [12:2] $flatten\u_app.\u_flash_spi.$8\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2988 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$25005 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9853:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [14] $auto$opt_expr.cc:205:group_cell_inputs$24998 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [1] $auto$opt_expr.cc:205:group_cell_inputs$24998 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24998 [14] $auto$opt_expr.cc:205:group_cell_inputs$24998 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24998 [13] $auto$opt_expr.cc:205:group_cell_inputs$24998 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$25005 [12:1] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [1] $auto$opt_expr.cc:205:group_cell_inputs$25005 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [14] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24998 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [15] $auto$opt_expr.cc:205:group_cell_inputs$25005 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [14] $auto$opt_expr.cc:205:group_cell_inputs$25005 [12:2] $flatten\u_app.\u_flash_spi.$7\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2984 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24998 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9874:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [14] $auto$opt_expr.cc:205:group_cell_inputs$24991 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [1] $auto$opt_expr.cc:205:group_cell_inputs$24991 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24991 [14] $auto$opt_expr.cc:205:group_cell_inputs$24991 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24991 [13] $auto$opt_expr.cc:205:group_cell_inputs$24991 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24998 [12:1] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [1] $auto$opt_expr.cc:205:group_cell_inputs$24998 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [14] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24991 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [15] $auto$opt_expr.cc:205:group_cell_inputs$24998 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [14] $auto$opt_expr.cc:205:group_cell_inputs$24998 [12:2] $flatten\u_app.\u_flash_spi.$6\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2980 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24991 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9895:
      Old ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [14] $auto$opt_expr.cc:205:group_cell_inputs$24984 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [1] $auto$opt_expr.cc:205:group_cell_inputs$24984 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24984 [14] $auto$opt_expr.cc:205:group_cell_inputs$24984 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24984 [13] $auto$opt_expr.cc:205:group_cell_inputs$24984 [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24991 [12:1] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [1] $auto$opt_expr.cc:205:group_cell_inputs$24991 [0] }
      New ports: A={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [14] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24984 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [15] $auto$opt_expr.cc:205:group_cell_inputs$24991 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [14] $auto$opt_expr.cc:205:group_cell_inputs$24991 [12:2] $flatten\u_app.\u_flash_spi.$5\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2976 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24984 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9916:
      Old ports: A={ \u_app.u_flash_spi.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24928 [14] \u_app.u_flash_spi.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24928 [13] \u_app.u_flash_spi.crc16_q [0] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24984 [12:1] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [1] $auto$opt_expr.cc:205:group_cell_inputs$24984 [0] }
      New ports: A={ \u_app.u_flash_spi.crc16_q [14] \u_app.u_flash_spi.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24928 [14:13] 1'1 }, Y={ $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [15] $auto$opt_expr.cc:205:group_cell_inputs$24984 [1:0] }
      New connections: { $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [14] $auto$opt_expr.cc:205:group_cell_inputs$24984 [12:2] $flatten\u_app.\u_flash_spi.$4\crc16$func$../../common/hdl/flash/flash_spi.v:504$2879.$result[15:0]$2972 [1] } = { \u_app.u_flash_spi.crc16_q [13:2] \u_app.u_flash_spi.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889_Y [3]
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$3068:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$3457_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$3458_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$3404_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$3405_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13713:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [14] $auto$opt_expr.cc:205:group_cell_inputs$24864 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [1] $auto$opt_expr.cc:205:group_cell_inputs$24864 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24864 [14] $auto$opt_expr.cc:205:group_cell_inputs$24864 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24864 [13] $auto$opt_expr.cc:205:group_cell_inputs$24864 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24871 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [1] $auto$opt_expr.cc:205:group_cell_inputs$24871 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24864 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [15] $auto$opt_expr.cc:205:group_cell_inputs$24871 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [14] $auto$opt_expr.cc:205:group_cell_inputs$24871 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24864 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13724:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [14] $auto$opt_expr.cc:205:group_cell_inputs$24857 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [1] $auto$opt_expr.cc:205:group_cell_inputs$24857 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24857 [14] $auto$opt_expr.cc:205:group_cell_inputs$24857 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24857 [13] $auto$opt_expr.cc:205:group_cell_inputs$24857 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24864 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [1] $auto$opt_expr.cc:205:group_cell_inputs$24864 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24857 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [15] $auto$opt_expr.cc:205:group_cell_inputs$24864 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [14] $auto$opt_expr.cc:205:group_cell_inputs$24864 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2667 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24857 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13735:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [14] $auto$opt_expr.cc:205:group_cell_inputs$24850 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [1] $auto$opt_expr.cc:205:group_cell_inputs$24850 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24850 [14] $auto$opt_expr.cc:205:group_cell_inputs$24850 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24850 [13] $auto$opt_expr.cc:205:group_cell_inputs$24850 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24857 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [1] $auto$opt_expr.cc:205:group_cell_inputs$24857 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24850 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [15] $auto$opt_expr.cc:205:group_cell_inputs$24857 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [14] $auto$opt_expr.cc:205:group_cell_inputs$24857 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2663 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24850 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13746:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [14] $auto$opt_expr.cc:205:group_cell_inputs$24843 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [1] $auto$opt_expr.cc:205:group_cell_inputs$24843 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24843 [14] $auto$opt_expr.cc:205:group_cell_inputs$24843 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24843 [13] $auto$opt_expr.cc:205:group_cell_inputs$24843 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24850 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [1] $auto$opt_expr.cc:205:group_cell_inputs$24850 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24843 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [15] $auto$opt_expr.cc:205:group_cell_inputs$24850 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [14] $auto$opt_expr.cc:205:group_cell_inputs$24850 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2659 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24843 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13757:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [14] $auto$opt_expr.cc:205:group_cell_inputs$24836 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [1] $auto$opt_expr.cc:205:group_cell_inputs$24836 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24836 [14] $auto$opt_expr.cc:205:group_cell_inputs$24836 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24836 [13] $auto$opt_expr.cc:205:group_cell_inputs$24836 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24843 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [1] $auto$opt_expr.cc:205:group_cell_inputs$24843 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24836 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [15] $auto$opt_expr.cc:205:group_cell_inputs$24843 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [14] $auto$opt_expr.cc:205:group_cell_inputs$24843 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2655 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24836 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13768:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [14] $auto$opt_expr.cc:205:group_cell_inputs$24829 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [1] $auto$opt_expr.cc:205:group_cell_inputs$24829 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24829 [14] $auto$opt_expr.cc:205:group_cell_inputs$24829 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24829 [13] $auto$opt_expr.cc:205:group_cell_inputs$24829 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24836 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [1] $auto$opt_expr.cc:205:group_cell_inputs$24836 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24829 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [15] $auto$opt_expr.cc:205:group_cell_inputs$24836 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [14] $auto$opt_expr.cc:205:group_cell_inputs$24836 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2651 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24829 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13779:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24822 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$24822 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$24829 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [1] $auto$opt_expr.cc:205:group_cell_inputs$24829 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24822 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [15] $auto$opt_expr.cc:205:group_cell_inputs$24829 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [14] $auto$opt_expr.cc:205:group_cell_inputs$24829 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2647 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13845:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13863:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14103:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14527:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [14] $auto$opt_expr.cc:205:group_cell_inputs$24871 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [1] $auto$opt_expr.cc:205:group_cell_inputs$24871 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24871 [14] $auto$opt_expr.cc:205:group_cell_inputs$24871 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$24871 [13] $auto$opt_expr.cc:205:group_cell_inputs$24871 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2406.$result[15:0]$2712 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24871 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2405.$result[15:0]$2675 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24871 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15567:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24923 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [1] $auto$opt_expr.cc:205:group_cell_inputs$24923 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24923 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24923 [3] $auto$opt_expr.cc:205:group_cell_inputs$24923 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24923 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2636 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24923 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15586:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24918 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [1] $auto$opt_expr.cc:205:group_cell_inputs$24918 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24918 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24918 [3] $auto$opt_expr.cc:205:group_cell_inputs$24918 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [4] $auto$opt_expr.cc:205:group_cell_inputs$24923 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [1] $auto$opt_expr.cc:205:group_cell_inputs$24923 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24918 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24923 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [4] $auto$opt_expr.cc:205:group_cell_inputs$24923 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2632 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24918 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15605:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24913 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [1] $auto$opt_expr.cc:205:group_cell_inputs$24913 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24913 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24913 [3] $auto$opt_expr.cc:205:group_cell_inputs$24913 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [4] $auto$opt_expr.cc:205:group_cell_inputs$24918 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [1] $auto$opt_expr.cc:205:group_cell_inputs$24918 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24913 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24918 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [4] $auto$opt_expr.cc:205:group_cell_inputs$24918 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2628 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24913 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15624:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24908 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [1] $auto$opt_expr.cc:205:group_cell_inputs$24908 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24908 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24908 [3] $auto$opt_expr.cc:205:group_cell_inputs$24908 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [4] $auto$opt_expr.cc:205:group_cell_inputs$24913 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [1] $auto$opt_expr.cc:205:group_cell_inputs$24913 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24908 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24913 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [4] $auto$opt_expr.cc:205:group_cell_inputs$24913 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2624 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24908 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15643:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24903 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [1] $auto$opt_expr.cc:205:group_cell_inputs$24903 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24903 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24903 [3] $auto$opt_expr.cc:205:group_cell_inputs$24903 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [4] $auto$opt_expr.cc:205:group_cell_inputs$24908 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [1] $auto$opt_expr.cc:205:group_cell_inputs$24908 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24903 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24908 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [4] $auto$opt_expr.cc:205:group_cell_inputs$24908 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2620 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24903 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15662:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24898 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [1] $auto$opt_expr.cc:205:group_cell_inputs$24898 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24898 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24898 [3] $auto$opt_expr.cc:205:group_cell_inputs$24898 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [4] $auto$opt_expr.cc:205:group_cell_inputs$24903 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [1] $auto$opt_expr.cc:205:group_cell_inputs$24903 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24898 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24903 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [4] $auto$opt_expr.cc:205:group_cell_inputs$24903 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2616 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24898 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15681:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24893 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [1] $auto$opt_expr.cc:205:group_cell_inputs$24893 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24893 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24893 [3] $auto$opt_expr.cc:205:group_cell_inputs$24893 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [4] $auto$opt_expr.cc:205:group_cell_inputs$24898 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [1] $auto$opt_expr.cc:205:group_cell_inputs$24898 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24893 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24898 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [4] $auto$opt_expr.cc:205:group_cell_inputs$24898 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2612 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24893 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15700:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24888 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [1] $auto$opt_expr.cc:205:group_cell_inputs$24888 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24888 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24888 [3] $auto$opt_expr.cc:205:group_cell_inputs$24888 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [4] $auto$opt_expr.cc:205:group_cell_inputs$24893 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [1] $auto$opt_expr.cc:205:group_cell_inputs$24893 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24888 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24893 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [4] $auto$opt_expr.cc:205:group_cell_inputs$24893 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2608 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24888 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15719:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24883 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [1] $auto$opt_expr.cc:205:group_cell_inputs$24883 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24883 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$24883 [3] $auto$opt_expr.cc:205:group_cell_inputs$24883 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [4] $auto$opt_expr.cc:205:group_cell_inputs$24888 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [1] $auto$opt_expr.cc:205:group_cell_inputs$24888 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$24883 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24888 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [4] $auto$opt_expr.cc:205:group_cell_inputs$24888 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2604 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$24883 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15738:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24878 [1] $auto$opt_expr.cc:205:group_cell_inputs$24878 [2] $auto$opt_expr.cc:205:group_cell_inputs$24878 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24878 [1] $auto$wreduce.cc:454:run$24669 [1] $auto$opt_expr.cc:205:group_cell_inputs$24878 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [4] $auto$opt_expr.cc:205:group_cell_inputs$24883 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [1] $auto$opt_expr.cc:205:group_cell_inputs$24883 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$24878 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$24669 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$24883 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [4] $auto$opt_expr.cc:205:group_cell_inputs$24883 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2403.$result[4:0]$2600 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$24878 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$15757:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$24878 [1] $auto$wreduce.cc:454:run$24669 [1] $auto$opt_expr.cc:205:group_cell_inputs$24878 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$24878 [1:0]
      New connections: $auto$wreduce.cc:454:run$24669 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3787:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$24684 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$24684 [7]
      New connections: $auto$wreduce.cc:454:run$24684 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3866:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$24684 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$24684 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4142:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$24688 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$24688 [2] $auto$wreduce.cc:454:run$24688 [0] }
      New connections: { $auto$wreduce.cc:454:run$24688 [5:3] $auto$wreduce.cc:454:run$24688 [1] } = { $auto$wreduce.cc:454:run$24688 [2] $auto$wreduce.cc:454:run$24688 [0] $auto$wreduce.cc:454:run$24688 [0] $auto$wreduce.cc:454:run$24688 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$4182:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4250:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$12530:
      Old ports: A=4'1101, B={ 1'0 $auto$wreduce.cc:454:run$24648 [2:0] }, Y={ $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0] }
      New ports: A=3'101, B={ $auto$wreduce.cc:454:run$24648 [2:1] 1'0 }, Y=$flatten\u_app.\u_flash_spi.$3\state_d[4:0] [2:0]
      New connections: $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [4] = $flatten\u_app.\u_flash_spi.$3\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9076:
      Old ports: A=5'01011, B=$flatten\u_app.\u_flash_spi.$34\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$33\state_d[4:0]
      New ports: A=3'001, B={ $flatten\u_app.\u_flash_spi.$34\state_d[4:0] [4] 2'10 }, Y={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
      New connections: { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [3] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [1] } = { $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889_Y, B=4'0111, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:188$2889_Y [3] 1'0 }, B=2'01, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [2:1] = { $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13896:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13911:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$14195:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3866:
      Old ports: A=$auto$wreduce.cc:454:run$24684 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$24684 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$procmux$9104:
      Old ports: A=5'10110, B=$flatten\u_app.\u_flash_spi.$33\state_d[4:0], Y=$flatten\u_app.\u_flash_spi.$32\state_d[4:0]
      New ports: A=4'1110, B={ $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [2] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] $flatten\u_app.\u_flash_spi.$33\state_d[4:0] [0] }, Y={ $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [4] $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [2:0] }
      New connections: $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [3] = $flatten\u_app.\u_flash_spi.$32\state_d[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y, B=4'0101, Y=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [0] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:187$2890_Y [0] }, B=3'001, Y={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [1:0] }
      New connections: $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [2] = $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13953:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13965:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:185$2892:
      Old ports: A=$flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y, B=4'1111, Y=\u_app.flash_status
      New ports: A={ $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [3] $flatten\u_app.\u_flash_spi.$ternary$../../common/hdl/flash/flash_spi.v:186$2891_Y [1:0] }, B=3'111, Y={ \u_app.flash_status [3] \u_app.flash_status [1:0] }
      New connections: \u_app.flash_status [2] = \u_app.flash_status [0]
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $flatten\u_app.$reduce_or$../hdl/demo/app.v:533$1481: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
    New input vector for $reduce_and cell $flatten\u_app.$reduce_and$../hdl/demo/app.v:258$1327: { \u_app.flash_status [3] \u_app.flash_status [1:0] }
  Optimizing cells in module \demo.
Performed a total of 87 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

17.29.6. Executing OPT_DFF pass (perform DFF optimizations).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.13. Executing OPT_DFF pass (perform DFF optimizations).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.16. Rerunning OPT passes. (Maybe there is more to do..)

17.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

17.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

17.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.29.20. Executing OPT_DFF pass (perform DFF optimizations).

17.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.29.23. Finished OPT passes. (There is nothing left to do.)

17.30. Executing ICE40_WRAPCARRY pass (wrap carries).

17.31. Executing TECHMAP pass (map to technology primitives).

17.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$8cb56ea4af20bc5206a0050d3126d66b7cc022cc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$9351575993bc1ded3ef48c9c097ff84ad426822b\_90_pmux for cells of type $pmux.
Using template $paramod$900ee9ce5f792c04191505d792b35e9409e3f142\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$ebea5ef670e0e7c1660cff40df64ca6f958ad18d\_90_pmux for cells of type $pmux.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

17.31.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6002 debug messages>

17.31.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1319 debug messages>

17.32. Executing OPT pass (performing simple optimizations).

17.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~14954 debug messages>

17.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~13473 debug messages>
Removed a total of 4491 cells.

17.32.3. Executing OPT_DFF pass (perform DFF optimizations).

17.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3653 unused cells and 4374 unused wires.
<suppressed ~3654 debug messages>

17.32.5. Finished fast OPT passes.

17.33. Executing ICE40_OPT pass (performing simple optimizations).

17.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24695.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$24695.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24706.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24709.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24712.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24715.slice[0].carry: CO=\u_app.u_flash_spi.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24718.slice[0].carry: CO=\u_app.u_flash_spi.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24721.slice[0].carry: CO=\u_app.u_flash_spi.page_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24724.slice[0].carry: CO=\u_app.u_flash_spi.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24727.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24730.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24736.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24739.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24739.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$24739.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24742.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24748.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24751.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24751.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$24751.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24754.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24757.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24760.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24766.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24769.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24772.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$24778.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

17.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~100 debug messages>

17.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

17.33.4. Executing OPT_DFF pass (perform DFF optimizations).

17.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 7 unused wires.
<suppressed ~2 debug messages>

17.33.6. Rerunning OPT passes. (Removed registers in this run.)

17.33.7. Running ICE40 specific optimizations.

17.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.33.10. Executing OPT_DFF pass (perform DFF optimizations).

17.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.33.12. Finished OPT passes. (There is nothing left to do.)

17.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

17.35. Executing TECHMAP pass (map to technology primitives).

17.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~662 debug messages>

17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24706.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24709.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24712.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24715.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24718.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24721.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24724.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24727.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24730.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24736.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24739.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24739.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24742.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24748.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24751.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24751.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24754.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24757.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24760.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24766.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24769.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24772.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$24778.slice[0].carry ($lut).

17.38. Executing ICE40_OPT pass (performing simple optimizations).

17.38.1. Running ICE40 specific optimizations.

17.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~1026 debug messages>

17.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1998 debug messages>
Removed a total of 666 cells.

17.38.4. Executing OPT_DFF pass (perform DFF optimizations).

17.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4499 unused wires.
<suppressed ~1 debug messages>

17.38.6. Rerunning OPT passes. (Removed registers in this run.)

17.38.7. Running ICE40 specific optimizations.

17.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

17.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

17.38.10. Executing OPT_DFF pass (perform DFF optimizations).

17.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

17.38.12. Finished OPT passes. (There is nothing left to do.)

17.39. Executing TECHMAP pass (map to technology primitives).

17.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.40. Executing ABC pass (technology mapping using ABC).

17.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 7416 gates and 8243 wires to a netlist network with 825 inputs and 640 outputs.

17.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1135.
ABC: Participating nodes from both networks       =    2541.
ABC: Participating nodes from the first network   =    1135. (  60.24 % of nodes)
ABC: Participating nodes from the second network  =    1406. (  74.63 % of nodes)
ABC: Node pairs (any polarity)                    =    1135. (  60.24 % of names can be moved)
ABC: Node pairs (same polarity)                   =     912. (  48.41 % of names can be moved)
ABC: Total runtime =     0.31 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1883
ABC RESULTS:        internal signals:     6778
ABC RESULTS:           input signals:      825
ABC RESULTS:          output signals:      640
Removing temp directory.

17.41. Executing ICE40_WRAPCARRY pass (wrap carries).

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 45 unused cells and 4138 unused wires.

17.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2016
  1-LUT               21
  2-LUT              334
  3-LUT              652
  4-LUT             1009
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminating LUTs.
Number of LUTs:     2016
  1-LUT               21
  2-LUT              334
  3-LUT              652
  4-LUT             1009
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Combining LUTs.
Number of LUTs:     1983
  1-LUT               21
  2-LUT              296
  3-LUT              630
  4-LUT             1036
  with \SB_CARRY    (#0)  121
  with \SB_CARRY    (#1)  119

Eliminated 0 LUTs.
Combined 33 LUTs.
<suppressed ~11031 debug messages>

17.44. Executing TECHMAP pass (map to technology primitives).

17.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.44.2. Continuing TECHMAP pass.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$5d8e637eea9ab9ba30bc57a9407a6d7bfa587bad\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$d55164615d7011d8578d2d8c53cf277d4638307f\$lut for cells of type $lut.
Using template $paramod$bc0c58c467d714257661a1d7ac1bb5f9ac39b898\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$f8c1070a646a3f81aafa323c3aa8062fc709e03e\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$9c9e14a51f082901c37518c9a35d78dd45431d88\$lut for cells of type $lut.
Using template $paramod$ce4de48da1dae474e040e32e00891e27893389af\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$de5d058ee690ab1000716900700c3e1da7e31b2e\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$92ae337dcfbfd75c23b894780eb529dcdde84bb2\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$0544e369df70197d8a5ca8c90ec5354803916e16\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$acb55385383eb6e0dd46a2fd1eab59cbc9d127ed\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$dafe35d6f77384ceb43ec1211b2b5516d210b6d8\$lut for cells of type $lut.
Using template $paramod$6ce363283ffa804146f8335d594e2323248e0a20\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$6047691d8bbb6cff4c2e5680ed3445ca5625ef2f\$lut for cells of type $lut.
Using template $paramod$7588420f63f3791cee6d21415f8efdc9003d581d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$81cf846dd8022910cb6f4e99b5f5dbbf703d3a77\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$987693cbecb4a281b23724d472f575ceae2391bd\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$93a62495103ad230ce6bb69d9d3b02a71377727e\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$b212ed9fff0ef04494d0a2749a793f265dd2e870\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$0687971a41ddcd2924d66674a0c3e30abf09ad1e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$165099389eb8a4939f42ee248b3d52273cc32a8a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$d2cb3fa3211a237a33b845a7f5896365de15b614\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$1cec58bfb33a7a51c359586aade8e947536c006e\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$84e836cd1dbe5acfaca2cd5b316abc0209254fcf\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$834c4e678d55a2d8d648671fa29a5046863df970\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod$7e0277340d3f34d16bb7c3938d5c21ff955fcc9d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$780375c9bd4a74671d040f17582de38f90afbb3c\$lut for cells of type $lut.
Using template $paramod$46c9e32281c03a20bf05d89a087eb83a9b8c4fcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$26e2df3ec51b730bb541c0780f84ea91c3db55ae\$lut for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$099ac8b11a70529a8e249a5b1b20b37a0be6d367\$lut for cells of type $lut.
Using template $paramod$acaf438e6f4f31b5725b67e171b88692c75d36a3\$lut for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$086ff4b21b0d05cb8560d9fe7ecea75a1d995b17\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$c453d1b618145b2b2622be8d8bbd4338beec80d3\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$71309a2bd1495753926706a75a30f2830ecec385\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$ef8c7195305096e888736fec646147190f69010c\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$da9ccc23e767dba3b48ae5654c03ccb120aa1504\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$c1a8af4831a933f44b88deb2a1d3cef9b4b72107\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$20dcd9314eed520b3e0cea5805287f04a998fa12\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$56c6fc98268f6966dd23dcb4af9b8f5298fa7ead\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$b4c86683de329b1d5e65e43bb5a60d929bddd3da\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$303e87d85143e3d3ffafccfc00403e19337f516e\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5236 debug messages>
Removed 0 unused cells and 4439 unused wires.

17.45. Executing AUTONAME pass.
Renamed 76398 objects in module demo (98 iterations).
<suppressed ~3914 debug messages>

17.46. Executing HIERARCHY pass (managing design hierarchy).

17.46.1. Analyzing design hierarchy..
Top module:  \demo

17.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

17.47. Printing statistics.

=== demo ===

   Number of wires:               1589
   Number of wire bits:           5759
   Number of public wires:        1589
   Number of public wire bits:    5759
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2754
     SB_CARRY                      128
     SB_DFFE                         4
     SB_DFFER                      548
     SB_DFFES                        7
     SB_DFFR                        72
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1983
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     4

17.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

18. Executing JSON backend.

End of script. Logfile hash: 4c0621d276, CPU: user 11.89s system 0.15s, MEM: 146.72 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 48x opt_expr (3 sec), 12% 1x abc (1 sec), ...
