// Seed: 3053915780
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd0,
    parameter id_6 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire _id_6;
  parameter id_7 = -1'b0;
  wire [id_6 : id_5] id_8;
  assign {1, "", id_5} = id_4 - 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
endmodule
