
// This file was autogenerated by PeakRDL-euvm
module i2c_reg_model;
import esdl;
import uvm;
import uvm.reg;
import std.format: format;

// Reg - reg_block.PRERlo_h
class reg_block__PRERlo_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field F;

    this(string name = "reg_block__PRERlo_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.F = uvm_reg_field.type_id.create("F");
        this.F.configure(this, 8, 0, "RW", false,cast(uvm_reg_data_t) 0xff, 1, 1, 0);
    }
}

// Reg - reg_block.PRERhi_h
class reg_block__PRERhi_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field F;

    this(string name = "reg_block__PRERhi_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.F = uvm_reg_field.type_id.create("F");
        this.F.configure(this, 8, 0, "RW", false,cast(uvm_reg_data_t) 0xff, 1, 1, 0);
    }
}

// Reg - reg_block.CTR_h
class reg_block__CTR_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field Reserved;
    @rand uvm_reg_field IEN;
    @rand uvm_reg_field EN;

    this(string name = "reg_block__CTR_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.Reserved = uvm_reg_field.type_id.create("Reserved");
        this.Reserved.configure(this, 6, 0, "RW", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.IEN = uvm_reg_field.type_id.create("IEN");
        this.IEN.configure(this, 1, 6, "RW", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.EN = uvm_reg_field.type_id.create("EN");
        this.EN.configure(this, 1, 7, "RW", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
    }
}

// Reg - reg_block.TXR_h
class reg_block__TXR_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field data_LSB;
    @rand uvm_reg_field Nxt_byt;

    this(string name = "reg_block__TXR_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.data_LSB = uvm_reg_field.type_id.create("data_LSB");
        this.data_LSB.configure(this, 1, 0, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.Nxt_byt = uvm_reg_field.type_id.create("Nxt_byt");
        this.Nxt_byt.configure(this, 7, 1, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
    }
}

// Reg - reg_block.RXR_h
class reg_block__RXR_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field Last_byt_rx;

    this(string name = "reg_block__RXR_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.Last_byt_rx = uvm_reg_field.type_id.create("Last_byt_rx");
        this.Last_byt_rx.configure(this, 8, 0, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
    }
}

// Reg - reg_block.CR_h
class reg_block__CR_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field IACK;
    @rand uvm_reg_field Reserved;
    @rand uvm_reg_field ACK;
    @rand uvm_reg_field WR;
    @rand uvm_reg_field RD;
    @rand uvm_reg_field STO;
    @rand uvm_reg_field STA;

    this(string name = "reg_block__CR_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.IACK = uvm_reg_field.type_id.create("IACK");
        this.IACK.configure(this, 1, 0, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.Reserved = uvm_reg_field.type_id.create("Reserved");
        this.Reserved.configure(this, 2, 1, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.ACK = uvm_reg_field.type_id.create("ACK");
        this.ACK.configure(this, 1, 3, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.WR = uvm_reg_field.type_id.create("WR");
        this.WR.configure(this, 1, 4, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.RD = uvm_reg_field.type_id.create("RD");
        this.RD.configure(this, 1, 5, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.STO = uvm_reg_field.type_id.create("STO");
        this.STO.configure(this, 1, 6, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.STA = uvm_reg_field.type_id.create("STA");
        this.STA.configure(this, 1, 7, "WO", false,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
    }
}

// Reg - reg_block.SR_h
class reg_block__SR_h: uvm_reg {
    mixin uvm_object_utils;
    @rand uvm_reg_field IF;
    @rand uvm_reg_field TIP;
    @rand uvm_reg_field Reserved;
    @rand uvm_reg_field AL;
    @rand uvm_reg_field Busy;
    @rand uvm_reg_field RxACK;

    this(string name = "reg_block__SR_h") {
        super(name, 8, UVM_NO_COVERAGE);
    }

    void build() {
        this.IF = uvm_reg_field.type_id.create("IF");
        this.IF.configure(this, 1, 0, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.TIP = uvm_reg_field.type_id.create("TIP");
        this.TIP.configure(this, 1, 1, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.Reserved = uvm_reg_field.type_id.create("Reserved");
        this.Reserved.configure(this, 2, 2, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.AL = uvm_reg_field.type_id.create("AL");
        this.AL.configure(this, 1, 5, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.Busy = uvm_reg_field.type_id.create("Busy");
        this.Busy.configure(this, 1, 6, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
        this.RxACK = uvm_reg_field.type_id.create("RxACK");
        this.RxACK.configure(this, 1, 7, "RO", true,cast(uvm_reg_data_t) 0x0, 1, 1, 0);
    }
}

// Addrmap - reg_block
class reg_block: uvm_reg_block {
  mixin uvm_object_utils;
  @rand reg_block__PRERlo_h PRERlo_h;
    @rand reg_block__PRERhi_h PRERhi_h;
    @rand reg_block__CTR_h CTR_h;
    @rand reg_block__TXR_h TXR_h;
    @rand reg_block__RXR_h RXR_h;
    @rand reg_block__CR_h CR_h;
    @rand reg_block__SR_h SR_h;

  this(string name = "reg_block") {
      super(name);
    }

  void build() {
      this.default_map = create_map("reg_map", 0, 1, UVM_LITTLE_ENDIAN);
        this.PRERlo_h = reg_block__PRERlo_h.type_id.create("PRERlo_h");
        this.PRERlo_h.configure(this);

        this.PRERlo_h.build();
        this.default_map.add_reg(this.PRERlo_h, 0x0);
        this.PRERhi_h = reg_block__PRERhi_h.type_id.create("PRERhi_h");
        this.PRERhi_h.configure(this);

        this.PRERhi_h.build();
        this.default_map.add_reg(this.PRERhi_h, 0x1);
        this.CTR_h = reg_block__CTR_h.type_id.create("CTR_h");
        this.CTR_h.configure(this);

        this.CTR_h.build();
        this.default_map.add_reg(this.CTR_h, 0x2);
        this.TXR_h = reg_block__TXR_h.type_id.create("TXR_h");
        this.TXR_h.configure(this);

        this.TXR_h.build();
        this.default_map.add_reg(this.TXR_h, 0x3);
        this.RXR_h = reg_block__RXR_h.type_id.create("RXR_h");
        this.RXR_h.configure(this);

        this.RXR_h.build();
        this.default_map.add_reg(this.RXR_h, 0x3);
        this.CR_h = reg_block__CR_h.type_id.create("CR_h");
        this.CR_h.configure(this);

        this.CR_h.build();
        this.default_map.add_reg(this.CR_h, 0x4);
        this.SR_h = reg_block__SR_h.type_id.create("SR_h");
        this.SR_h.configure(this);

        this.SR_h.build();
        this.default_map.add_reg(this.SR_h, 0x4);
    }
}

