

================================================================
== Vitis HLS Report for 'convertSuperStreamToArrayNScale_1_0_50000_64_2_complex_ap_fixed_27_14_5_3_0_complex_ap_fixed_27_14_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:13:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.862 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.680 us|  0.680 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_222_1  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|     125|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_114_p2                     |         +|   0|  0|  13|           6|           1|
    |ap_condition_117                  |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op30          |       and|   0|  0|   2|           1|           1|
    |icmp_ln222_fu_108_p2              |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          18|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2             |   9|          2|    6|         12|
    |fftOutData_local_blk_n           |   9|          2|    1|          2|
    |i_fu_70                          |   9|          2|    6|         12|
    |p_outDataArray_0_0_0_0_01_blk_n  |   9|          2|    1|          2|
    |p_outDataArray_0_0_0_0_0_blk_n   |   9|          2|    1|          2|
    |p_outDataArray_0_1_0_0_02_blk_n  |   9|          2|    1|          2|
    |p_outDataArray_0_1_0_0_0_blk_n   |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  90|         20|   20|         40|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_70                  |  6|   0|    6|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                                                          Source Object                                                         |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|  convertSuperStreamToArrayNScale<1, 0, 50000, 64, 2, complex<ap_fixed<27, 14, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|fftOutData_local_dout             |   in|  128|     ap_fifo|                                                                                                                fftOutData_local|       pointer|
|fftOutData_local_empty_n          |   in|    1|     ap_fifo|                                                                                                                fftOutData_local|       pointer|
|fftOutData_local_read             |  out|    1|     ap_fifo|                                                                                                                fftOutData_local|       pointer|
|p_outDataArray_0_0_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                        p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                        p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                        p_outDataArray_0_0_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                        p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                        p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_1_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                        p_outDataArray_0_1_0_0_0|       pointer|
|p_outDataArray_0_0_0_0_01_din     |  out|   27|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_0_0_0_01_full_n  |   in|    1|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_0_0_0_01_write   |  out|    1|     ap_fifo|                                                                                                       p_outDataArray_0_0_0_0_01|       pointer|
|p_outDataArray_0_1_0_0_02_din     |  out|   27|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_02|       pointer|
|p_outDataArray_0_1_0_0_02_full_n  |   in|    1|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_02|       pointer|
|p_outDataArray_0_1_0_0_02_write   |  out|    1|     ap_fifo|                                                                                                       p_outDataArray_0_1_0_0_02|       pointer|
+----------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+

