<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_AXI_MM_FROM_HLS_PR_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.DATA_WIDTH">512</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.FREQ_HZ">250000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_REGION">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_READ_OUTSTANDING">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_OUTSTANDING">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.CLK_DOMAIN">PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rp_AXI_MM_FROM_HLS_PR_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.DATA_WIDTH">512</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.FREQ_HZ">250000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_REGION">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_READ_OUTSTANDING">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_OUTSTANDING">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.CLK_DOMAIN">PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_MM_FROM_HLS_PR_0_ref_clk_CLOCK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_MM_FROM_HLS_PR_0_ref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:displayName>Frequency of clock AXI_MM_FROM_HLS_PR_0_ref_clk</spirit:displayName>
          <spirit:description>Frequency of clock AXI_MM_FROM_HLS_PR_0_ref_clk</spirit:description>
          <spirit:value spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.FREQ_HZ">250000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.ASSOCIATED_BUSIF">s_AXI_MM_FROM_HLS_PR_0:rp_AXI_MM_FROM_HLS_PR_0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.CLK_DOMAIN">PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>decouple_ref_clk_CLOCK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>decouple_ref_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:displayName>Frequency of clock decouple_ref_clk</spirit:displayName>
          <spirit:description>Frequency of clock decouple_ref_clk</spirit:description>
          <spirit:value spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.FREQ_HZ">250000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.ASSOCIATED_BUSIF"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.CLK_DOMAIN">PCIe_Bridge_ICAP_complex_xdma_0_0_axi_aclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_elaborateports</spirit:name>
        <spirit:displayName>Elaborate Ports</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:elaborate.ports</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_elaborateports_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jul 11 19:33:51 UTC 2017</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>7:89143785</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 23 18:21:35 UTC 2017</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>7:2c354450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 23 18:21:35 UTC 2017</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>7:2c354450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 23 18:21:35 UTC 2017</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>7:239a6d39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 23 18:21:35 UTC 2017</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>7:239a6d39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_BVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_BVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_BREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_BREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_RVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_RVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_RREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_RREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_WVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_WVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_WREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_WREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWLEN" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWLEN" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWSIZE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWSIZE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWBURST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWBURST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWLOCK" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWLOCK" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWCACHE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWCACHE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_AWQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_AWQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_WDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_WDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_WSTRB" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_WSTRB" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_WLAST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_WLAST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_BRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_BRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARLEN" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARLEN" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARSIZE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARSIZE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARBURST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARBURST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARLOCK" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARLOCK" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARCACHE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARCACHE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_ARQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_ARQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_RDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_RDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_RRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_RRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_MM_FROM_HLS_PR_0_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_MM_FROM_HLS_PR_0_RLAST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_MM_FROM_HLS_PR_0_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_MM_FROM_HLS_PR_0_RLAST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_MM_FROM_HLS_PR_0_ref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_MM_FROM_HLS_PR_0_decouple_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>decouple</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>decouple_ref_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>C_XDEVICEFAMILY</spirit:name>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_XDEVICEFAMILY">kintexu</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0e4da0a5</spirit:name>
      <spirit:enumeration>ARVALID</spirit:enumeration>
      <spirit:enumeration>ARREADY</spirit:enumeration>
      <spirit:enumeration>AWVALID</spirit:enumeration>
      <spirit:enumeration>AWREADY</spirit:enumeration>
      <spirit:enumeration>BVALID</spirit:enumeration>
      <spirit:enumeration>BREADY</spirit:enumeration>
      <spirit:enumeration>RVALID</spirit:enumeration>
      <spirit:enumeration>RREADY</spirit:enumeration>
      <spirit:enumeration>WVALID</spirit:enumeration>
      <spirit:enumeration>WREADY</spirit:enumeration>
      <spirit:enumeration>AWID</spirit:enumeration>
      <spirit:enumeration>AWADDR</spirit:enumeration>
      <spirit:enumeration>AWLEN</spirit:enumeration>
      <spirit:enumeration>AWSIZE</spirit:enumeration>
      <spirit:enumeration>AWBURST</spirit:enumeration>
      <spirit:enumeration>AWLOCK</spirit:enumeration>
      <spirit:enumeration>AWCACHE</spirit:enumeration>
      <spirit:enumeration>AWPROT</spirit:enumeration>
      <spirit:enumeration>AWREGION</spirit:enumeration>
      <spirit:enumeration>AWQOS</spirit:enumeration>
      <spirit:enumeration>AWUSER</spirit:enumeration>
      <spirit:enumeration>WID</spirit:enumeration>
      <spirit:enumeration>WDATA</spirit:enumeration>
      <spirit:enumeration>WSTRB</spirit:enumeration>
      <spirit:enumeration>WLAST</spirit:enumeration>
      <spirit:enumeration>WUSER</spirit:enumeration>
      <spirit:enumeration>BID</spirit:enumeration>
      <spirit:enumeration>BRESP</spirit:enumeration>
      <spirit:enumeration>BUSER</spirit:enumeration>
      <spirit:enumeration>ARID</spirit:enumeration>
      <spirit:enumeration>ARADDR</spirit:enumeration>
      <spirit:enumeration>ARLEN</spirit:enumeration>
      <spirit:enumeration>ARSIZE</spirit:enumeration>
      <spirit:enumeration>ARBURST</spirit:enumeration>
      <spirit:enumeration>ARLOCK</spirit:enumeration>
      <spirit:enumeration>ARCACHE</spirit:enumeration>
      <spirit:enumeration>ARPROT</spirit:enumeration>
      <spirit:enumeration>ARREGION</spirit:enumeration>
      <spirit:enumeration>ARQOS</spirit:enumeration>
      <spirit:enumeration>ARUSER</spirit:enumeration>
      <spirit:enumeration>RID</spirit:enumeration>
      <spirit:enumeration>RDATA</spirit:enumeration>
      <spirit:enumeration>RRESP</spirit:enumeration>
      <spirit:enumeration>RLAST</spirit:enumeration>
      <spirit:enumeration>RUSER</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_80d4efc0</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>6</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_f557e2d5</spirit:name>
      <spirit:enumeration>undef</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:axis_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:aximm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:data_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:reset_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:clockenable_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_IN_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_OUT_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:core_control_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:core_status_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:QPLL_CONTROL_IN_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:QPLL_CONTROL_OUT_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:SIDEBAND_Pins_RX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:SIDEBAND_Pins_TX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_axi_pcie:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:ieee_1588_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:rs_fec_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:otn_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:rs_fec_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:alignment_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:configuration_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:control_and_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:management_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:transceiver_monitor_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_gig_ethernet_pcs_pma:gt_xcvr_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:bypass_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:cntrl_status_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:retransmission_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:gt8_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_phy_common_qpll_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:cfg_status_ats_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:cfg_status_pri_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:pcie3_7x_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:pcie3_powerdown_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:configure_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:ext_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:int_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_external_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_msix_external_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_msix_internal_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_pm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_pcie_id_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_ultrascale_plus:pcie4_us_plus_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie_7x:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:fixedio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:usbctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_quadsgmii:gt_xcvr_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_rxaui:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_core_debug_io:srio_gen2_core_debug_io_rtl:1.1</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_side_band_io:srio_gen2_side_band_io_rtl:1.1</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_transceiver_debug_io:srio_gen2_transceiver_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_startup_io:startup_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_mac:statistics_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_mac:statistics_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_pcs_pma:training_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_pcs_pma:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:ptp_timers_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:rgmii_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:statistics_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xaui:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:dsc_bypass_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:ext_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:int_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie3_7x_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie3_us_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie_cfg_external_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:xdma_debug_ports_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:xdma_status_ports_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_fifo_read_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_fifo_write_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_handshake_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acemm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ahblite_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ahblite_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:apb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:avalon_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:bram_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:bscan_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:can_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cap_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:chi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_hdlc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_iq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_vendor_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cxs_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ddr4_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ddrx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:diff_analog_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:diff_clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_aux_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_main_lnk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_vid_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dvi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:emc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:epc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:evntbus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:fifo_read_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:fifo_write_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gpio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hdmi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hdmi_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hsic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:icap_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:iic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:jtag_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:jtag_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:lmb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:lpddr3_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbdebug_rtl:3.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbinterrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbtrace_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mcsio_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mdio_io:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mdio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mipi_vid_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:npp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:onsg_fec_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:onsg_proc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_err_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_msg_rcvd_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_7x_sideband_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_ext_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_mesg_tx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msg_received_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_per_func_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_pipe_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_transmit_fc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_user_tph_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_7x_mgt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_7x_sideband_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_cfg_fc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_cfg_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_ext_pipe_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_pipe_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_qpll_drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_sharedlogic_int_clk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pipe_clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ptp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:raw_switchable_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rx_mipi_ppi_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdi_native_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdi_native_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sfp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spdif_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spdif_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:startup_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:trigger_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:tx_mipi_ppi_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:uart_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ulpi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:vga_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:vid_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:video_timing_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:xgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:zynq_trace_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:video_frame_ptr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:video_frame_sync_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:test_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:zynq_fifo_gem_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:zynq_ftm_rtl:1.0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_35fb586e</spirit:name>
      <spirit:enumeration spirit:text="Auto">auto</spirit:enumeration>
      <spirit:enumeration spirit:text="Manual">manual</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_38f90c76</spirit:name>
      <spirit:enumeration spirit:text="An input to the RP regardless of the interface direction">in</spirit:enumeration>
      <spirit:enumeration spirit:text="An output from the RP regardless of the interface direction">out</spirit:enumeration>
      <spirit:enumeration spirit:text="As defined in the interface specification">s</spirit:enumeration>
      <spirit:enumeration spirit:text="Reversed from the interface specification">r</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_52f10245</spirit:name>
      <spirit:enumeration spirit:text="AXI_MM_FROM_HLS_PR_0 (xilinx.com:interface:aximm_rtl:1.0)">0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_b50b50d7</spirit:name>
      <spirit:enumeration spirit:text="AXI3">axi3</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI4">axi4</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI4LITE">axi4lite</spirit:enumeration>
      <spirit:enumeration spirit:text="None">none</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_e2a50d40</spirit:name>
      <spirit:enumeration spirit:text="Buffer">buffer</spirit:enumeration>
      <spirit:enumeration spirit:text="Clock Buffer">clk_buffer</spirit:enumeration>
      <spirit:enumeration spirit:text="Infer">infer</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_fdbf5b04</spirit:name>
      <spirit:enumeration spirit:text="Master">master</spirit:enumeration>
      <spirit:enumeration spirit:text="Slave">slave</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_elaborateports_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tcl/api.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>documentation/configuration_information.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>PCIe_Bridge_ICAP_complex_pr_decoupler_0_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8459/hdl/pr_decoupler_v1_0_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>pr_decoupler_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:exportedName>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>documentation/configuration_information.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>PCIe_Bridge_ICAP_complex_pr_decoupler_0_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/8459/hdl/pr_decoupler_v1_0_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>pr_decoupler_v1_0_4</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:exportedName>prd_PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/PCIe_Bridge_ICAP_complex_pr_decoupler_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>The Partial Reconfiguration Decoupler is used to maintain a stable Static/RP boundary during partial reconfiguration</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>ALL_PARAMS</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.ALL_PARAMS" spirit:order="1">HAS_SIGNAL_CONTROL 1 HAS_SIGNAL_STATUS 0 INTF {AXI_MM_FROM_HLS_PR_0 {ID 0 VLNV xilinx.com:interface:aximm_rtl:1.0 CDC_STAGES 4 SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 32} AWLEN {PRESENT 1 WIDTH 8} AWSIZE {PRE
SENT 1 WIDTH 3} AWBURST {PRESENT 1 WIDTH 2} AWLOCK {PRESENT 1 WIDTH 1} AWCACHE {PRESENT 1 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 512} WSTRB {PRESENT 1 WIDTH 64} WLAST {PRESENT 1 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 1 WIDTH 8} ARSIZE
 {PRESENT 1 WIDTH 3} ARBURST {PRESENT 1 WIDTH 2} ARLOCK {PRESENT 1 WIDTH 1} ARCACHE {PRESENT 1 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 512} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 1 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}}}} IPI_PROP_COUNT 0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IPI_ALL_PARAMS</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.IPI_ALL_PARAMS" spirit:order="1">HAS_SIGNAL_CONTROL 1 HAS_SIGNAL_STATUS 0 INTF {AXI_MM_FROM_HLS_PR_0 {ID 0 VLNV xilinx.com:interface:aximm_rtl:1.0 CDC_STAGES 4 SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 32} AWLEN {PRESENT 1 WIDTH 8} AWSIZE {PRE
SENT 1 WIDTH 3} AWBURST {PRESENT 1 WIDTH 2} AWLOCK {PRESENT 1 WIDTH 1} AWCACHE {PRESENT 1 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 512} WSTRB {PRESENT 1 WIDTH 64} WLAST {PRESENT 1 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 1 WIDTH 8} ARSIZE
 {PRESENT 1 WIDTH 3} ARBURST {PRESENT 1 WIDTH 2} ARLOCK {PRESENT 1 WIDTH 1} ARCACHE {PRESENT 1 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 512} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 1 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}}}} IPI_PROP_COUNT 0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="2">PCIe_Bridge_ICAP_complex_pr_decoupler_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXI_LITE</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXI_LITE" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXIS_CONTROL</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXIS_CONTROL" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXIS_STATUS</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXIS_STATUS" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_SIGNAL_CONTROL</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_SIGNAL_CONTROL" spirit:order="3">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_SIGNAL_STATUS</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_SIGNAL_STATUS" spirit:order="3">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_INTERFACE" spirit:choiceRef="choice_pairs_52f10245" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_INTERFACE_NAME</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_INTERFACE_NAME" spirit:order="3">AXI_MM_FROM_HLS_PR_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_VLNV</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_VLNV" spirit:choiceRef="choice_list_f557e2d5" spirit:order="3">xilinx.com:interface:aximm_rtl:1.0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_INTERFACE_PROTOCOL</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_INTERFACE_PROTOCOL" spirit:choiceRef="choice_pairs_b50b50d7" spirit:order="3">axi4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_MODE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_MODE" spirit:choiceRef="choice_pairs_fdbf5b04" spirit:order="4">master</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_CDC_STAGES</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_CDC_STAGES" spirit:choiceRef="choice_list_80d4efc0" spirit:order="5">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_0" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="5">ARVALID</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_1" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="6">ARREADY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_2" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="7">AWVALID</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_3" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="8">AWREADY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_4" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="9">BVALID</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_5" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="10">BREADY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_6" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="11">RVALID</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_7" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="12">RREADY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_8" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="13">WVALID</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_9" spirit:choiceRef="choice_list_0e4da0a5" spirit:order="14">WREADY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_NEW_SIGNAL_NAME</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_NEW_SIGNAL_NAME" spirit:order="2"> </spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_NEW_SIGNAL_NAME">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_0" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_1" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_2" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_3" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_4" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_5" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_6" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_7" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_8" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_9" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_0" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_1" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_2" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_3" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_4" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_5" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_6" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_7" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_8" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_9" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_0" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_1" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_2" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_3" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_4" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_5" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_6" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_7" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_8" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_9" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_0" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_1" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_2" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_3" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_4" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_5" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_6" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_7" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_8" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_8">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_9" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_9">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_0</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_0" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_1</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_1" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_2</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_2" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_3</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_3" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_4</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_4" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_5</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_5" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_6</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_6" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_7</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_7" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_8</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_8" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_8">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_9</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_9" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_9">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_0" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_1" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_2" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_3" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_4" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_5" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_6" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_7" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_8" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_9" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_0" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_1" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_2" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_3" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_4" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_5" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_6" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_7" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_8" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_9" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_0" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_1" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_2" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_3" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_4" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_5" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_6" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_7" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_8" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_9" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Partial Reconfiguration Decoupler</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.CLK_DOMAIN" xilinx:valueSource="default_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.FREQ_HZ" xilinx:valueSource="user_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXI_MM_FROM_HLS_PR_0_REF_CLK_CLOCK.PHASE" xilinx:valueSource="default_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.CLK_DOMAIN" xilinx:valueSource="default_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.FREQ_HZ" xilinx:valueSource="user_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DECOUPLE_REF_CLK_CLOCK.PHASE" xilinx:valueSource="default_prop"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ADDR_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ARUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.AWUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.BUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.CLK_DOMAIN" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.DATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.FREQ_HZ" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_BRESP" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_BURST" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_CACHE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_LOCK" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_PROT" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_QOS" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_REGION" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_RRESP" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.HAS_WSTRB" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.ID_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.MAX_BURST_LENGTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_READ_OUTSTANDING" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_READ_THREADS" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_OUTSTANDING" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_THREADS" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.PHASE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.PROTOCOL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.READ_WRITE_MODE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.RUSER_BITS_PER_BYTE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.RUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.SUPPORTS_NARROW_BURST" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.WUSER_BITS_PER_BYTE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_MM_FROM_HLS_PR_0.WUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ADDR_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ARUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.AWUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.BUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.CLK_DOMAIN" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.DATA_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.FREQ_HZ" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_BRESP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_BURST" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_CACHE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_LOCK" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_PROT" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_QOS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_REGION" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_RRESP" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.HAS_WSTRB" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.ID_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.MAX_BURST_LENGTH" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_READ_OUTSTANDING" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_READ_THREADS" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_OUTSTANDING" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.NUM_WRITE_THREADS" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.PHASE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.PROTOCOL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.READ_WRITE_MODE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.RUSER_BITS_PER_BYTE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.RUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.SUPPORTS_NARROW_BURST" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.WUSER_BITS_PER_BYTE" xilinx:valueSource="propagated"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_MM_FROM_HLS_PR_0.WUSER_WIDTH" xilinx:valueSource="constant"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.ALL_PARAMS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_HAS_SIGNAL_CONTROL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_HAS_SIGNAL_STATUS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_INTERFACE_NAME" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_INTERFACE_PROTOCOL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SELECT_CDC_STAGES" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SELECT_INTERFACE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SELECT_VLNV" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.IPI_ALL_PARAMS" xilinx:valueSource="propagated"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2017.1_sdx</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0ce1c423"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="acf81dfe"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="183dc2cc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
