<stg><name>targeted_function</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="24">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="1" to="5">
<condition id="36">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="5">
<condition id="26">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="3">
<condition id="32">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="2">
<condition id="34">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_000) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_000) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @targeted_function_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %input_000_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_000) nounwind

]]></node>
<StgValue><ssdm name="input_000_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %output_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %input_000, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [3 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = icmp slt i32 %input_000_read, 1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_1 = icmp sgt i32 %input_000_read, 105097565

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond = or i1 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %or_cond, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32">
<![CDATA[
:0  %i = alloca i32

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 2, i32* %i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 -1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctr = phi i32 [ 3, %2 ], [ %ctr_1, %.loopexit._crit_edge ]

]]></node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32">
<![CDATA[
:1  %i_load = load i32* %i

]]></node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_2 = icmp sgt i32 %i_load, %input_000_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_2, label %.loopexit3, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_3 = add nsw i32 %ctr, -1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i32 [ %j_1, %5 ], [ 2, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_4 = icmp sgt i32 %j, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_4, label %.loopexit, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = srem i32 %ctr, %j

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = srem i32 %ctr, %j

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_6 = icmp eq i32 %tmp_5, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_6, label %.loopexit, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1 = add nsw i32 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %tmp_7 = icmp eq i32 %ctr, %j

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %tmp_7, label %6, label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i32P(i32* %output_000, i32 %ctr) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_1 = add nsw i32 %i_load, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %i_1, i32* %i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit._crit_edge:0  %ctr_1 = add nsw i32 %ctr, 1

]]></node>
<StgValue><ssdm name="ctr_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.loopexit3:0  %p_0 = phi i1 [ true, %1 ], [ false, %3 ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit3:1  %p_0_cast = select i1 %p_0, i32 -1, i32 0

]]></node>
<StgValue><ssdm name="p_0_cast"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32">
<![CDATA[
.loopexit3:2  ret i32 %p_0_cast

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="input_000" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_000"/></StgValue>
</port>
<port id="59" name="output_000" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_000"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="60" toId="6">
</dataflow>
<dataflow id="62" from="input_000" to="stg_6" fromId="58" toId="6">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="60" toId="7">
</dataflow>
<dataflow id="64" from="output_000" to="stg_7" fromId="59" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="60" toId="8">
</dataflow>
<dataflow id="67" from="stg_66" to="stg_8" fromId="66" toId="8">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="68" toId="9">
</dataflow>
<dataflow id="71" from="targeted_function_str" to="stg_9" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.s_axilite.i32" to="input_000_read" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="input_000" to="input_000_read" fromId="58" toId="10">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="stg_11" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="output_000" to="stg_11" fromId="59" toId="11">
</dataflow>
<dataflow id="79" from="p_str" to="stg_11" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="stg_66" to="stg_11" fromId="66" toId="11">
</dataflow>
<dataflow id="81" from="stg_66" to="stg_11" fromId="66" toId="11">
</dataflow>
<dataflow id="82" from="stg_66" to="stg_11" fromId="66" toId="11">
</dataflow>
<dataflow id="83" from="stg_66" to="stg_11" fromId="66" toId="11">
</dataflow>
<dataflow id="85" from="p_str1" to="stg_11" fromId="84" toId="11">
</dataflow>
<dataflow id="87" from="p_str2" to="stg_11" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="p_str2" to="stg_11" fromId="86" toId="11">
</dataflow>
<dataflow id="89" from="p_str2" to="stg_11" fromId="86" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecInterface" to="stg_12" fromId="75" toId="12">
</dataflow>
<dataflow id="91" from="input_000" to="stg_12" fromId="58" toId="12">
</dataflow>
<dataflow id="92" from="p_str" to="stg_12" fromId="78" toId="12">
</dataflow>
<dataflow id="93" from="stg_66" to="stg_12" fromId="66" toId="12">
</dataflow>
<dataflow id="94" from="stg_66" to="stg_12" fromId="66" toId="12">
</dataflow>
<dataflow id="95" from="stg_66" to="stg_12" fromId="66" toId="12">
</dataflow>
<dataflow id="96" from="stg_66" to="stg_12" fromId="66" toId="12">
</dataflow>
<dataflow id="97" from="p_str1" to="stg_12" fromId="84" toId="12">
</dataflow>
<dataflow id="98" from="p_str2" to="stg_12" fromId="86" toId="12">
</dataflow>
<dataflow id="99" from="p_str2" to="stg_12" fromId="86" toId="12">
</dataflow>
<dataflow id="100" from="p_str2" to="stg_12" fromId="86" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="stg_13" fromId="75" toId="13">
</dataflow>
<dataflow id="102" from="stg_66" to="stg_13" fromId="66" toId="13">
</dataflow>
<dataflow id="103" from="p_str" to="stg_13" fromId="78" toId="13">
</dataflow>
<dataflow id="104" from="stg_66" to="stg_13" fromId="66" toId="13">
</dataflow>
<dataflow id="105" from="stg_66" to="stg_13" fromId="66" toId="13">
</dataflow>
<dataflow id="106" from="stg_66" to="stg_13" fromId="66" toId="13">
</dataflow>
<dataflow id="107" from="stg_66" to="stg_13" fromId="66" toId="13">
</dataflow>
<dataflow id="108" from="p_str1" to="stg_13" fromId="84" toId="13">
</dataflow>
<dataflow id="109" from="p_str2" to="stg_13" fromId="86" toId="13">
</dataflow>
<dataflow id="110" from="p_str2" to="stg_13" fromId="86" toId="13">
</dataflow>
<dataflow id="111" from="p_str2" to="stg_13" fromId="86" toId="13">
</dataflow>
<dataflow id="112" from="input_000_read" to="tmp" fromId="10" toId="14">
</dataflow>
<dataflow id="114" from="stg_113" to="tmp" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="input_000_read" to="tmp_1" fromId="10" toId="15">
</dataflow>
<dataflow id="117" from="stg_116" to="tmp_1" fromId="116" toId="15">
</dataflow>
<dataflow id="118" from="tmp" to="or_cond" fromId="14" toId="16">
</dataflow>
<dataflow id="119" from="tmp_1" to="or_cond" fromId="15" toId="16">
</dataflow>
<dataflow id="120" from="or_cond" to="stg_17" fromId="16" toId="17">
</dataflow>
<dataflow id="121" from="stg_113" to="i" fromId="113" toId="18">
</dataflow>
<dataflow id="123" from="_ssdm_op_Write.s_axilite.i32P" to="stg_19" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="output_000" to="stg_19" fromId="59" toId="19">
</dataflow>
<dataflow id="126" from="stg_125" to="stg_19" fromId="125" toId="19">
</dataflow>
<dataflow id="127" from="stg_125" to="stg_20" fromId="125" toId="20">
</dataflow>
<dataflow id="128" from="i" to="stg_20" fromId="18" toId="20">
</dataflow>
<dataflow id="129" from="_ssdm_op_Write.s_axilite.i32P" to="stg_22" fromId="122" toId="22">
</dataflow>
<dataflow id="130" from="output_000" to="stg_22" fromId="59" toId="22">
</dataflow>
<dataflow id="132" from="stg_131" to="stg_22" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="stg_133" to="ctr" fromId="133" toId="24">
<condition id="42">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="stg_21" to="ctr" fromId="21" toId="24">
</dataflow>
<dataflow id="136" from="ctr_1" to="ctr" fromId="45" toId="24">
<BackEdge/>
<condition id="43">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="stg_46" to="ctr" fromId="46" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="138" from="i" to="i_load" fromId="18" toId="25">
</dataflow>
<dataflow id="139" from="i_load" to="tmp_2" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="input_000_read" to="tmp_2" fromId="10" toId="26">
</dataflow>
<dataflow id="141" from="tmp_2" to="stg_27" fromId="26" toId="27">
</dataflow>
<dataflow id="142" from="ctr" to="tmp_3" fromId="24" toId="28">
</dataflow>
<dataflow id="143" from="stg_131" to="tmp_3" fromId="131" toId="28">
</dataflow>
<dataflow id="144" from="j_1" to="j" fromId="37" toId="30">
<BackEdge/>
<condition id="44">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_38" to="j" fromId="38" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="146" from="stg_125" to="j" fromId="125" toId="30">
<condition id="45">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="stg_29" to="j" fromId="29" toId="30">
</dataflow>
<dataflow id="148" from="j" to="tmp_4" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="tmp_3" to="tmp_4" fromId="28" toId="31">
</dataflow>
<dataflow id="150" from="tmp_4" to="stg_32" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="ctr" to="tmp_5" fromId="24" toId="33">
</dataflow>
<dataflow id="152" from="j" to="tmp_5" fromId="30" toId="33">
</dataflow>
<dataflow id="153" from="ctr" to="tmp_5" fromId="24" toId="34">
</dataflow>
<dataflow id="154" from="j" to="tmp_5" fromId="30" toId="34">
</dataflow>
<dataflow id="155" from="tmp_5" to="tmp_6" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="stg_66" to="tmp_6" fromId="66" toId="35">
</dataflow>
<dataflow id="157" from="tmp_6" to="stg_36" fromId="35" toId="36">
</dataflow>
<dataflow id="158" from="j" to="j_1" fromId="30" toId="37">
</dataflow>
<dataflow id="159" from="stg_113" to="j_1" fromId="113" toId="37">
</dataflow>
<dataflow id="160" from="ctr" to="tmp_7" fromId="24" toId="39">
</dataflow>
<dataflow id="161" from="j" to="tmp_7" fromId="30" toId="39">
</dataflow>
<dataflow id="162" from="tmp_7" to="stg_40" fromId="39" toId="40">
</dataflow>
<dataflow id="163" from="_ssdm_op_Write.s_axilite.i32P" to="stg_41" fromId="122" toId="41">
</dataflow>
<dataflow id="164" from="output_000" to="stg_41" fromId="59" toId="41">
</dataflow>
<dataflow id="165" from="ctr" to="stg_41" fromId="24" toId="41">
</dataflow>
<dataflow id="166" from="i_load" to="i_1" fromId="25" toId="42">
</dataflow>
<dataflow id="167" from="stg_113" to="i_1" fromId="113" toId="42">
</dataflow>
<dataflow id="168" from="i_1" to="stg_43" fromId="42" toId="43">
</dataflow>
<dataflow id="169" from="i" to="stg_43" fromId="18" toId="43">
</dataflow>
<dataflow id="170" from="ctr" to="ctr_1" fromId="24" toId="45">
</dataflow>
<dataflow id="171" from="stg_113" to="ctr_1" fromId="113" toId="45">
</dataflow>
<dataflow id="173" from="stg_172" to="p_0" fromId="172" toId="47">
<condition id="46">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="stg_23" to="p_0" fromId="23" toId="47">
</dataflow>
<dataflow id="176" from="stg_175" to="p_0" fromId="175" toId="47">
<condition id="47">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="stg_27" to="p_0" fromId="27" toId="47">
</dataflow>
<dataflow id="178" from="p_0" to="p_0_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="179" from="stg_131" to="p_0_cast" fromId="131" toId="48">
</dataflow>
<dataflow id="180" from="stg_66" to="p_0_cast" fromId="66" toId="48">
</dataflow>
<dataflow id="181" from="p_0_cast" to="stg_49" fromId="48" toId="49">
</dataflow>
<dataflow id="182" from="or_cond" to="stg_1" fromId="16" toId="1">
</dataflow>
<dataflow id="183" from="tmp_2" to="stg_2" fromId="26" toId="2">
</dataflow>
<dataflow id="184" from="tmp_4" to="stg_3" fromId="31" toId="3">
</dataflow>
<dataflow id="185" from="tmp_4" to="stg_4" fromId="31" toId="4">
</dataflow>
<dataflow id="186" from="tmp_6" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="187" from="tmp_7" to="stg_4" fromId="39" toId="4">
</dataflow>
</dataflows>


</stg>
