<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=2006" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-09-15T05:59:32-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=2006</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-09-15T05:59:32-07:00</updated>
<published>2006-09-15T05:59:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17485#p17485</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17485#p17485"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17485#p17485"><![CDATA[
I'd say use whatever terminology MOS Technology and Western Design Center use.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Fri Sep 15, 2006 5:59 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-09-14T20:56:42-07:00</updated>
<published>2006-09-14T20:56:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17458#p17458</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17458#p17458"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17458#p17458"><![CDATA[
<div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />By "last", you mean e.g. the second cycle of INX or the fifth cycle of LSR $30, not the (pipelined) writeback + next instruction fetch, right?<br /></div><br />Ugh, yes, this issue has been growing in my mind lately. We really need to clarify the conceptual model on this aspect. In reality, execution of INX occurs during three cycles, but only increases total execution time by two cycles. What do we do? Currently it seems we say that INX takes two cycles, but then confusingly refer to the third cycle of the instruction <em>and</em> call the second cycle the last cycle?!?<br /><br />Could we say last visible cycle of an instruction? The last non-overlapped cycle? Seems we need to upgrade the shared conceptual model and terminology, or these things will remain confusing due to our inability to refer to things without long phrases.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Thu Sep 14, 2006 8:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-09-14T17:34:11-07:00</updated>
<published>2006-09-14T17:34:11-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17454#p17454</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17454#p17454"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17454#p17454"><![CDATA[
By "last", you mean e.g. the second cycle of INX or the fifth cycle of LSR $30, not the (pipelined) writeback + next instruction fetch, right?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu Sep 14, 2006 5:34 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2006-09-14T17:32:16-07:00</updated>
<published>2006-09-14T17:32:16-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17453#p17453</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17453#p17453"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17453#p17453"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />If an interrupt (IRQ or NMI) occurs during the last cycle of an instruction, the CPU will execute one more instruction, then process the interrupt. If an interrupt occurs during any other cycle of an instruction (from the first cycle through the second-to-last), the CPU will finish executing that instruction, then process the interrupt.<br /></div><br /><br />Quite interesting. This might fix a few things here, thanks.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Thu Sep 14, 2006 5:32 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-09-12T17:54:18-07:00</updated>
<published>2006-09-12T17:54:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17297#p17297</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17297#p17297"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17297#p17297"><![CDATA[
oh its bit hard to understand..but is like this: I should check when the last instruction is executed if its overflow the 'num of cycles per frame' by only one CPU cycle, if this is true, the next opcode should be executed as well?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Tue Sep 12, 2006 5:54 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[dvdmth]]></name></author>
<updated>2006-09-12T17:18:08-07:00</updated>
<published>2006-09-12T17:18:08-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17294#p17294</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17294#p17294"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17294#p17294"><![CDATA[
If an interrupt (IRQ or NMI) occurs during the last cycle of an instruction, the CPU will execute one more instruction, then process the interrupt.  If an interrupt occurs during any other cycle of an instruction (from the first cycle through the second-to-last), the CPU will finish executing that instruction, then process the interrupt.<br /><br />LDA #1<br />LDA #2<br /><br />If an interrupt occurs during the first cycle of LDA #1, the accumulator will contain a 1 when the interrupt code begins executing, and the PC on the stack will point to the start of LDA #2.  If, however, an interrupt occurs during the second cycle of LDA #1 (this instruction is 2 cycles long), the accumulator will contain a 2 when the interrupt code begins execution, and the PC on the stack will point to the first instruction after LDA #2.  You can think of it as a 1-cycle latency (where one cycle passes after an interrupt occurs before the CPU sees it).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=360">dvdmth</a> — Tue Sep 12, 2006 5:18 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2006-09-12T15:43:39-07:00</updated>
<published>2006-09-12T15:43:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17293#p17293</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17293#p17293"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17293#p17293"><![CDATA[
Let me "teach" something cool. I checked the PC address where the test begins, plus the LDA instruction (yes, the exact moment). Once LDA #$03 (for test 3, as example) is triggered, so I start my CPU log (disassembling and a few things, as IRQs, NMIs and PPU timing are logged). You can add log to a few PPU rendering events, plus log its registers (2000,2002,etc). Man... it was wonderful. I could check WHY my emu wasn't OK, in which TIME it fails, what things are being triggered or not, and when. Asking for "theory only" might fail after all, because you WON'T understand the internal thing in deep meaning. ^_^;;<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Tue Sep 12, 2006 3:43 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-09-12T04:58:50-07:00</updated>
<published>2006-09-12T04:58:50-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17273#p17273</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17273#p17273"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17273#p17273"><![CDATA[
Okey.. last question...<br /><br />if it just one cycle left until NMI when an LDA $2002 appears, is it ignored? and just executed after NMI?<br /><br />opcodes that take different time like branches.. are NMI/IRQ checked at different places depending on if it takes 2 or 4 cycles?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Tue Sep 12, 2006 4:58 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-09-11T18:50:17-07:00</updated>
<published>2006-09-11T18:50:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17253#p17253</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17253#p17253"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17253#p17253"><![CDATA[
All interrupts occur between completely executed instructions; an instruction is never interrupted before completion. The saved program counter on the stack is where execution should continue once the interrupt has been handled. My tests indicate that it's always the second from last cycle of an instruction that the IRQ/NMI inputs are examined, or the next-to-last cycle if you're ignoring the final cycle that's overlapped with the opcode fetch of the next instruction. This checking is effectively two cycles before it takes effect, so if IRQ/NMI is asserted in the third cycle of LDA in the example above, then an interrupt will occur after LDA completes.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Mon Sep 11, 2006 6:50 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-09-11T17:19:07-07:00</updated>
<published>2006-09-11T17:19:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17250#p17250</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17250#p17250"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17250#p17250"><![CDATA[
I see interesting.. so if it's less then 3, the opcode is executed after NMI? and the program counter points to? <br /><br />since the opcode is finished in the 3 or above case, do this mean that the opcode restarts if its less then 3?<br /><br />Is there a complete table of where NMI/IRQ checks are made for each op code?<br /><br />thanks<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Mon Sep 11, 2006 5:19 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-09-11T16:17:20-07:00</updated>
<published>2006-09-11T16:17:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17248#p17248</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17248#p17248"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17248#p17248"><![CDATA[
LDA $2002:<br /><br />1: Read opcode<br />2: Read low byte of address<br />3: Read high byte of address<br />4: Read from $2002<br /><br />There's also a fifth cycle, but this is overlapped with the opcode fetch for the next instruction so it's usually ignored. The NMI and IRQ lines are checked during cycle 3 in the above example. If either is set, then the interrupt will occur after the instruction finishes, and the program counter saved on the stack will be for the next instruction.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Mon Sep 11, 2006 4:17 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-09-11T13:52:42-07:00</updated>
<published>2006-09-11T13:52:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17242#p17242</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17242#p17242"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17242#p17242"><![CDATA[
a link from the wiki: <!-- m --><a class="postlink" href="http://users.telenet.be/kim1-6502/6502/proman.html">http://users.telenet.be/kim1-6502/6502/proman.html</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Mon Sep 11, 2006 1:52 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-09-11T13:39:38-07:00</updated>
<published>2006-09-11T13:39:38-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17241#p17241</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17241#p17241"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17241#p17241"><![CDATA[
Yeah but what I mean is... LDA $2002 for example, when do the read occur? it takes 12 CPU Cycles to run but at which cycle is the value catched? isnt this the same even if its WRAM or mapper or whatever?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Mon Sep 11, 2006 1:39 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-09-11T13:34:04-07:00</updated>
<published>2006-09-11T13:34:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17240#p17240</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17240#p17240"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17240#p17240"><![CDATA[
<div class="quotetitle">n6 wrote:</div><div class="quotecontent"><br />do all instructions do their thing at its last cycle?<br /></div>what do you mean by your thing ?  i think you mean when does the read or write occur?  if so then that is what i was trying to explain in my last post.  you need to determine the exact ppu cycle a ppu register is read on.  you can not  round that to the end of the instruction.<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Mon Sep 11, 2006 1:34 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-09-11T13:27:06-07:00</updated>
<published>2006-09-11T13:27:06-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17239#p17239</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17239#p17239"/>
<title type="html"><![CDATA[problem with the even/odd frames test]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2006&amp;p=17239#p17239"><![CDATA[
Yeah. both pass! But isnt it possible for example that you read the status register at PPU clock 89341 and I get error cause this read is finished before NMI or something like that.<br /><br />btw, do all instructions do their thing at its last cycle? if NMI is triggered inside an instruction, where is the programcounter? pointing to the instruction, the parameter, the next instruction or does it depend on how far the instruction have come (in cycles)?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Mon Sep 11, 2006 1:27 pm</p><hr />
]]></content>
</entry>
</feed>