{
  "questions": [
    {
      "question": "In digital IC design, what is the primary purpose of a \"standard cell library\"?",
      "options": [
        "A collection of pre-designed and characterized basic logic gates (e.g., NAND, NOR, flip-flops) used for ASIC synthesis.",
        "A software tool for simulating the behavior of analog circuits.",
        "A database of all intellectual property (IP) blocks available for a System-on-Chip (SoC).",
        "A set of guidelines for writing efficient Hardware Description Language (HDL) code.",
        "A list of verified test vectors for functional verification."
      ],
      "correct": 0
    },
    {
      "question": "In a computer system utilizing virtual memory, what is the fundamental role of a \"page table\"?",
      "options": [
        "To store temporary data for fast CPU access, acting as a cache.",
        "To map virtual memory addresses used by a program to physical memory addresses in RAM.",
        "To manage the allocation and deallocation of stack frames during function calls.",
        "To store CPU register values when switching between different processes.",
        "To define the order in which instructions are fetched and executed by the processor."
      ],
      "correct": 1
    },
    {
      "question": "In synchronous digital circuits, what phenomenon describes a flip-flop entering an unstable, intermediate state for an indeterminate amount of time, often occurring when setup or hold time requirements are violated, or when synchronizing asynchronous inputs?",
      "options": [
        "Electromigration, leading to conductor failure.",
        "Metastability, potentially causing an incorrect output or delayed transition.",
        "Thermal runaway, causing overheating and damage.",
        "Negative Bias Temperature Instability (NBTI), degrading p-MOSFET performance.",
        "Hot Carrier Injection (HCI), shifting transistor threshold voltages."
      ],
      "correct": 1
    },
    {
      "question": "At advanced technology nodes (e.g., 14nm and below), FinFETs (Fin Field-Effect Transistors) largely replaced traditional planar MOSFETs. What is the primary advantage of a FinFET over a planar MOSFET that addresses challenges of continued scaling?",
      "options": [
        "They eliminate all leakage current, making them perfectly energy efficient.",
        "They allow for higher operating voltages without breakdown.",
        "Their 3D gate structure provides better electrostatic control over the channel, reducing short-channel effects and subthreshold leakage.",
        "They can be manufactured using significantly fewer photolithography steps, reducing cost.",
        "They are inherently radiation-hardened and impervious to soft errors."
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, particularly during logic synthesis and place-and-route, what is the primary objective of \"gate sizing\"?",
      "options": [
        "To adjust the physical dimensions of standard cells (e.g., drive strength) to meet timing, power, and area constraints.",
        "To determine the optimal number of flip-flops required for a sequential circuit.",
        "To select the appropriate clock frequency for the entire design.",
        "To partition the chip into smaller, manageable functional blocks.",
        "To minimize the number of metal layers used for routing."
      ],
      "correct": 0
    }
  ]
}