Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb  5 16:17:56 2020
| Host         : DESKTOP-D8JOE9E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.565      -52.404                     15                25837        0.060        0.000                      0                25837        3.750        0.000                       0                  3931  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.565      -52.404                     15                25837        0.060        0.000                      0                25837        3.750        0.000                       0                  3931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -3.565ns,  Total Violation      -52.404ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.565ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.526ns  (logic 10.368ns (76.653%)  route 3.158ns (23.347%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[4]
                         net (fo=1, routed)           0.607    18.522    vs0/pixel_addr_pika1_reg[14]_0[4]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.646 r  vs0/pixel_addr_pika1[4]_i_1/O
                         net (fo=1, routed)           0.000    18.646    vs0_n_182
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[4]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.032    15.080    pixel_addr_pika1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.646    
  -------------------------------------------------------------------
                         slack                                 -3.565    

Slack (VIOLATED) :        -3.564ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.524ns  (logic 10.368ns (76.664%)  route 3.156ns (23.336%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[8]
                         net (fo=1, routed)           0.605    18.520    vs0/pixel_addr_pika1_reg[14]_0[8]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.644 r  vs0/pixel_addr_pika1[8]_i_1/O
                         net (fo=1, routed)           0.000    18.644    vs0_n_178
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[8]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    15.079    pixel_addr_pika1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.644    
  -------------------------------------------------------------------
                         slack                                 -3.564    

Slack (VIOLATED) :        -3.564ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.522ns  (logic 10.368ns (76.675%)  route 3.154ns (23.325%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[5]
                         net (fo=1, routed)           0.603    18.518    vs0/pixel_addr_pika1_reg[14]_0[5]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.642 r  vs0/pixel_addr_pika1[5]_i_1/O
                         net (fo=1, routed)           0.000    18.642    vs0_n_181
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[5]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    15.077    pixel_addr_pika1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                 -3.564    

Slack (VIOLATED) :        -3.563ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.522ns  (logic 10.368ns (76.675%)  route 3.154ns (23.325%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[9]
                         net (fo=1, routed)           0.603    18.518    vs0/pixel_addr_pika1_reg[14]_0[9]
    SLICE_X11Y43         LUT4 (Prop_lut4_I3_O)        0.124    18.642 r  vs0/pixel_addr_pika1[9]_i_1/O
                         net (fo=1, routed)           0.000    18.642    vs0_n_177
    SLICE_X11Y43         FDRE                                         r  pixel_addr_pika1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr_pika1_reg[9]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.029    15.078    pixel_addr_pika1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                 -3.563    

Slack (VIOLATED) :        -3.553ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 10.368ns (76.728%)  route 3.145ns (23.272%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[11]
                         net (fo=1, routed)           0.593    18.509    vs0/pixel_addr_pika1_reg[14]_0[11]
    SLICE_X11Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.633 r  vs0/pixel_addr_pika1[11]_i_1/O
                         net (fo=1, routed)           0.000    18.633    vs0_n_175
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr_pika1_reg[11]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.031    15.079    pixel_addr_pika1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -3.553    

Slack (VIOLATED) :        -3.553ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 10.368ns (76.728%)  route 3.145ns (23.272%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[7]
                         net (fo=1, routed)           0.593    18.509    vs0/pixel_addr_pika1_reg[14]_0[7]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.633 r  vs0/pixel_addr_pika1[7]_i_1/O
                         net (fo=1, routed)           0.000    18.633    vs0_n_179
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[7]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    15.079    pixel_addr_pika1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -18.633    
  -------------------------------------------------------------------
                         slack                                 -3.553    

Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.543ns  (logic 10.368ns (76.556%)  route 3.175ns (23.444%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[3]
                         net (fo=1, routed)           0.624    18.539    vs0/pixel_addr_pika1_reg[14]_0[3]
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124    18.663 r  vs0/pixel_addr_pika1[3]_i_1/O
                         net (fo=1, routed)           0.000    18.663    vs0_n_183
    SLICE_X10Y40         FDRE                                         r  pixel_addr_pika1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.452    14.824    clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  pixel_addr_pika1_reg[3]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.079    15.126    pixel_addr_pika1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -3.460ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.418ns  (logic 10.368ns (77.270%)  route 3.050ns (22.730%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[0]
                         net (fo=1, routed)           0.499    18.414    vs0/pixel_addr_pika1_reg[14]_0[0]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.538 r  vs0/pixel_addr_pika1[0]_i_1/O
                         net (fo=1, routed)           0.000    18.538    vs0_n_186
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.029    15.077    pixel_addr_pika1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 -3.460    

Slack (VIOLATED) :        -3.459ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.418ns  (logic 10.368ns (77.270%)  route 3.050ns (22.730%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[12]
                         net (fo=1, routed)           0.499    18.414    vs0/pixel_addr_pika1_reg[14]_0[12]
    SLICE_X11Y44         LUT4 (Prop_lut4_I3_O)        0.124    18.538 r  vs0/pixel_addr_pika1[12]_i_1/O
                         net (fo=1, routed)           0.000    18.538    vs0_n_174
    SLICE_X11Y44         FDRE                                         r  pixel_addr_pika1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.454    14.826    clk_IBUF_BUFG
    SLICE_X11Y44         FDRE                                         r  pixel_addr_pika1_reg[12]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.029    15.078    pixel_addr_pika1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 -3.459    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 pika1_clock_X_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.401ns  (logic 10.368ns (77.369%)  route 3.033ns (22.631%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  pika1_clock_X_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  pika1_clock_X_reg[21]/Q
                         net (fo=9, routed)           0.472     6.109    vs0/p_1_out_i_39_0[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.233 r  vs0/p_1_out_i_100/O
                         net (fo=1, routed)           0.000     6.233    vs0/p_1_out_i_100_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.766 r  vs0/p_1_out_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.766    vs0/p_1_out_i_87_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.883 r  vs0/p_1_out_i_61/CO[3]
                         net (fo=1, routed)           0.000     6.883    vs0/p_1_out_i_61_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.000 f  vs0/p_1_out_i_42/CO[3]
                         net (fo=15, routed)          1.195     8.195    vs0/p_1_out_i_42_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.319 r  vs0/p_1_out_i_14/O
                         net (fo=30, routed)          0.881     9.200    p_75_in
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_INMODE[1]_PCOUT[47])
                                                      5.480    14.680 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.682    p_1_out_n_106
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    16.395 r  pixel_addr_pika10/PCOUT[47]
                         net (fo=1, routed)           0.002    16.397    pixel_addr_pika10_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.915 r  pixel_addr_pika10__0/P[6]
                         net (fo=1, routed)           0.481    18.397    vs0/pixel_addr_pika1_reg[14]_0[6]
    SLICE_X11Y41         LUT4 (Prop_lut4_I3_O)        0.124    18.521 r  vs0/pixel_addr_pika1[6]_i_1/O
                         net (fo=1, routed)           0.000    18.521    vs0_n_180
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        1.453    14.825    clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  pixel_addr_pika1_reg[6]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.032    15.080    pixel_addr_pika1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                 -3.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  pixel_addr_sc1_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_sc1_reg[0]_rep__6/Q
                         net (fo=128, routed)         0.242     1.860    ramsc1/RAM_reg_4352_4607_4_4/A0
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.833     1.991    ramsc1/RAM_reg_4352_4607_4_4/WCLK
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  pixel_addr_sc1_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_sc1_reg[0]_rep__6/Q
                         net (fo=128, routed)         0.242     1.860    ramsc1/RAM_reg_4352_4607_4_4/A0
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.833     1.991    ramsc1/RAM_reg_4352_4607_4_4/WCLK
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  pixel_addr_sc1_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_sc1_reg[0]_rep__6/Q
                         net (fo=128, routed)         0.242     1.860    ramsc1/RAM_reg_4352_4607_4_4/A0
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.833     1.991    ramsc1/RAM_reg_4352_4607_4_4/WCLK
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.564     1.477    clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  pixel_addr_sc1_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_sc1_reg[0]_rep__6/Q
                         net (fo=128, routed)         0.242     1.860    ramsc1/RAM_reg_4352_4607_4_4/A0
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.833     1.991    ramsc1/RAM_reg_4352_4607_4_4/WCLK
    SLICE_X30Y41         RAMS64E                                      r  ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.490    
    SLICE_X30Y41         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.800    ramsc1/RAM_reg_4352_4607_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.113%)  route 0.497ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.497     2.116    ramsc1/RAM_reg_7936_8191_8_8/A1
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.830     1.988    ramsc1/RAM_reg_7936_8191_8_8/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.743    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.052    ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.113%)  route 0.497ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.497     2.116    ramsc1/RAM_reg_7936_8191_8_8/A1
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.830     1.988    ramsc1/RAM_reg_7936_8191_8_8/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.743    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.052    ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.113%)  route 0.497ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.497     2.116    ramsc1/RAM_reg_7936_8191_8_8/A1
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.830     1.988    ramsc1/RAM_reg_7936_8191_8_8/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.245     1.743    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.052    ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.141ns (22.113%)  route 0.497ns (77.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.497     2.116    ramsc1/RAM_reg_7936_8191_8_8/A1
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.830     1.988    ramsc1/RAM_reg_7936_8191_8_8/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.245     1.743    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.052    ramsc1/RAM_reg_7936_8191_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.988%)  route 0.500ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.500     2.120    ramsc1/RAM_reg_7680_7935_8_8/A1
    SLICE_X46Y52         RAMS64E                                      r  ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.831     1.989    ramsc1/RAM_reg_7680_7935_8_8/WCLK
    SLICE_X46Y52         RAMS64E                                      r  ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_A/CLK
                         clock pessimism             -0.245     1.744    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.053    ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pixel_addr_sc1_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.988%)  route 0.500ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  pixel_addr_sc1_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pixel_addr_sc1_reg[1]_rep__2/Q
                         net (fo=128, routed)         0.500     2.120    ramsc1/RAM_reg_7680_7935_8_8/A1
    SLICE_X46Y52         RAMS64E                                      r  ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3930, routed)        0.831     1.989    ramsc1/RAM_reg_7680_7935_8_8/WCLK
    SLICE_X46Y52         RAMS64E                                      r  ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.245     1.744    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.053    ramsc1/RAM_reg_7680_7935_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram0/RAM_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   ram0/RAM_reg_1_6/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y59  ramsc1/RAM_reg_3840_4095_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  ramsc1/RAM_reg_3840_4095_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  ramsc1/RAM_reg_3840_4095_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  ramsc1/RAM_reg_3840_4095_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y59  ramsc1/RAM_reg_3840_4095_8_8/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  ramsc2/RAM_reg_6400_6655_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y72  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y72  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y72  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y72  ramsc1/RAM_reg_3840_4095_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y4   ramsc2/RAM_reg_6400_6655_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  ramsc2/RAM_reg_6400_6655_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y17  ramsc2/RAM_reg_6400_6655_4_4/RAMS64E_B/CLK



