vendor_name = ModelSim
source_file = 1, D:/quartus/master/src/tx/TX.v
source_file = 1, D:/quartus/master/src/tr_manual/TR_MANUAL.v
source_file = 1, D:/quartus/master/src/tr_auto/TR_AUTO.v
source_file = 1, D:/quartus/master/src/tr/TR.v
source_file = 1, D:/quartus/master/src/tp/TP.v
source_file = 1, D:/quartus/master/src/settings/SETTINGS.v
source_file = 1, D:/quartus/master/src/pulse/PULSE.v
source_file = 1, D:/quartus/master/src/mux/MUX.v
source_file = 1, D:/quartus/master/src/commands_paramerers/COMMANDS_PARAMETERS.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/master.qip
source_file = 1, D:/quartus/master/qsys/master/synthesis/master.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_reset_controller.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_irq_mapper.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_001.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_001.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_004.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router_001.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/PULSE.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/MUX.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/TP.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/TX.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/TR.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/TR_AUTO.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/TR_MANUAL.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/COMMANDS_PARAMETERS.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_sysid.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_pio_led.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_onchip_memory2.hex
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_onchip_memory2.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_jtag_uart.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu.sdc
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_sysclk.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_tck.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_jtag_debug_module_wrapper.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_ociram_default_contents.mif
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_oci_test_bench.v
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_rf_ram_a.mif
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_rf_ram_b.mif
source_file = 1, D:/quartus/master/qsys/master/synthesis/submodules/master_cpu_test_bench.v
source_file = 1, D:/quartus/master/quartus/MASTER.v
source_file = 1, D:/quartus/master/quartus/db/MASTER.cbx.xml
design_name = MASTER
instance = comp, \commands_parameters_0_conduit_comm_par_start~output\, commands_parameters_0_conduit_comm_par_start~output, MASTER, 1
instance = comp, \commands_parameters_0_conduit_comm_par_stop~output\, commands_parameters_0_conduit_comm_par_stop~output, MASTER, 1
instance = comp, \commands_parameters_0_conduit_comm_par_start_N~output\, commands_parameters_0_conduit_comm_par_start_N~output, MASTER, 1
instance = comp, \commands_parameters_0_conduit_comm_par_avto~output\, commands_parameters_0_conduit_comm_par_avto~output, MASTER, 1
instance = comp, \commands_parameters_0_conduit_comm_par_drv_pulse~output\, commands_parameters_0_conduit_comm_par_drv_pulse~output, MASTER, 1
instance = comp, \commands_parameters_0_conduit_comm_par_drv_dir~output\, commands_parameters_0_conduit_comm_par_drv_dir~output, MASTER, 1
instance = comp, \clk~input\, clk~input, MASTER, 1
