From 58a5164f23ae7179626f6eb54f71fe3157e8dd32 Mon Sep 17 00:00:00 2001
From: Jens Reidel <adrian@travitia.xyz>
Date: Sun, 9 Feb 2025 22:58:43 +0100
Subject: [PATCH 14/18] riscv64-f16

source: alpine
---
 vendor/compiler_builtins-0.1.151/configure.rs | 1 +
 1 file changed, 1 insertion(+)

diff --git a/vendor/compiler_builtins-0.1.151/configure.rs b/vendor/compiler_builtins-0.1.151/configure.rs
index 931e96629..034ac9a88 100644
--- a/vendor/compiler_builtins-0.1.151/configure.rs
+++ b/vendor/compiler_builtins-0.1.151/configure.rs
@@ -79,6 +79,7 @@ pub fn configure_f16_f128(target: &Target) {
         "csky" => false,
         "hexagon" => false,
         "powerpc" | "powerpc64" => false,
+        "riscv64" | "riscv64gc" => false,
         "sparc" | "sparc64" => false,
         "wasm32" | "wasm64" => false,
         // Most everything else works as of LLVM 19
-- 
2.48.1

