;redcode
;assert 1
	SPL 0, <-82
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	CMP #72, @201
	CMP #20, -100
	CMP #270, <1
	CMP #270, <1
	CMP @-127, 100
	ADD 104, 2
	ADD @127, -102
	CMP @127, 100
	SUB -7, <-420
	CMP -7, <-420
	SPL 0, <-82
	CMP @127, 100
	CMP -7, <-420
	SUB 12, @10
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	SUB 200, @0
	SUB 104, 2
	CMP 210, 1
	SUB 2, @2
	ADD 104, 2
	SLT 104, 2
	SLT <200, @50
	SLT 104, 2
	JMN <127, 100
	SLT 104, 2
	SLT 634, -202
	SLT 634, -202
	CMP @121, 103
	SLT 634, -202
	SUB #72, @201
	SPL 0, <-82
	ADD 104, 2
	CMP @121, 103
	ADD -1, <-20
	DJN -1, @-20
	SLT 104, 2
	SLT 104, 2
	SLT 104, 2
	SLT 104, 2
	MOV -1, <-20
	ADD 634, -202
	MOV -1, <-20
	CMP @127, 100
