{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 14:25:51 2009 " "Info: Processing started: Sun Aug 02 14:25:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "clkmult3:cm3\|altpll:altpll_component\|_clk0 144.01 MHz 96.01 MHz " "Warning: ClockLock PLL \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" input frequency requirement of 144.01 MHz overrides default required fmax of 96.01 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:SPD\|tb_width\[4\] register NWire_rcv:SPD\|resync 952 ps " "Info: Slack time is 952 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:SPD\|tb_width\[4\]\" and destination register \"NWire_rcv:SPD\|resync\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "166.89 MHz 5.992 ns " "Info: Fmax is 166.89 MHz (period= 5.992 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.678 ns + Largest register register " "Info: + Largest register to register requirement is 6.678 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.498 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.498 ns NWire_rcv:SPD\|resync 3 REG LCFF_X25_Y15_N29 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.498 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD\|resync'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.66 % ) " "Info: Total cell delay = 0.666 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 73.34 % ) " "Info: Total interconnect delay = 1.832 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.500 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.500 ns NWire_rcv:SPD\|tb_width\[4\] 3 REG LCFF_X23_Y16_N29 10 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.500 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD\|tb_width\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.64 % ) " "Info: Total cell delay = 0.666 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 73.36 % ) " "Info: Total interconnect delay = 1.834 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.726 ns - Longest register register " "Info: - Longest register to register delay is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|tb_width\[4\] 1 REG LCFF_X23_Y16_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 10; REG Node = 'NWire_rcv:SPD\|tb_width\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.615 ns) 2.138 ns NWire_rcv:SPD\|Add8~6 2 COMB LCCOMB_X24_Y15_N6 1 " "Info: 2: + IC(1.523 ns) + CELL(0.615 ns) = 2.138 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Add8~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 3.145 ns NWire_rcv:SPD\|Equal2~7_RESYN8_BDD9 3 COMB LCCOMB_X24_Y15_N24 1 " "Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 3.145 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7_RESYN8_BDD9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.589 ns) 4.396 ns NWire_rcv:SPD\|Equal2~7_RESYN12_BDD13 4 COMB LCCOMB_X24_Y15_N30 1 " "Info: 4: + IC(0.662 ns) + CELL(0.589 ns) = 4.396 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7_RESYN12_BDD13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.614 ns) 5.618 ns NWire_rcv:SPD\|Equal2~7 5 COMB LCCOMB_X25_Y15_N28 1 " "Info: 5: + IC(0.608 ns) + CELL(0.614 ns) = 5.618 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Equal2~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.726 ns NWire_rcv:SPD\|resync 6 REG LCFF_X25_Y15_N29 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.726 ns; Loc. = LCFF_X25_Y15_N29; Fanout = 3; REG Node = 'NWire_rcv:SPD\|resync'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.540 ns ( 44.36 % ) " "Info: Total cell delay = 2.540 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.186 ns ( 55.64 % ) " "Info: Total interconnect delay = 3.186 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { NWire_rcv:SPD|tb_width[4] {} NWire_rcv:SPD|Add8~6 {} NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 {} NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 {} NWire_rcv:SPD|Equal2~7 {} NWire_rcv:SPD|resync {} } { 0.000ns 1.523ns 0.393ns 0.662ns 0.608ns 0.000ns } { 0.000ns 0.615ns 0.614ns 0.589ns 0.614ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|resync {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[4] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { NWire_rcv:SPD|tb_width[4] NWire_rcv:SPD|Add8~6 NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 NWire_rcv:SPD|Equal2~7 NWire_rcv:SPD|resync } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { NWire_rcv:SPD|tb_width[4] {} NWire_rcv:SPD|Add8~6 {} NWire_rcv:SPD|Equal2~7_RESYN8_BDD9 {} NWire_rcv:SPD|Equal2~7_RESYN12_BDD13 {} NWire_rcv:SPD|Equal2~7 {} NWire_rcv:SPD|resync {} } { 0.000ns 1.523ns 0.393ns 0.662ns 0.608ns 0.000ns } { 0.000ns 0.615ns 0.614ns 0.589ns 0.614ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:SPD\|idata\[7\] register NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 517 ps " "Info: Slack time is 517 ps for clock \"IF_clk\" between source register \"NWire_rcv:SPD\|idata\[7\]\" and destination register \"NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.467 ns + Largest register register " "Info: + Largest register to register requirement is 2.467 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.333 ns + Largest " "Info: + Largest clock skew is 0.333 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.828 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 3 REG LCFF_X18_Y14_N3 1 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.51 % ) " "Info: Total cell delay = 1.796 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.495 ns NWire_rcv:SPD\|idata\[7\] 3 REG LCFF_X22_Y15_N19 1 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.495 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.69 % ) " "Info: Total cell delay = 0.666 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 73.31 % ) " "Info: Total interconnect delay = 1.829 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.950 ns - Longest register register " "Info: - Longest register to register delay is 1.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|idata\[7\] 1 REG LCFF_X22_Y15_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N19; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.460 ns) 1.950 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[7\] 2 REG LCFF_X18_Y14_N3 1 " "Info: 2: + IC(1.490 ns) + CELL(0.460 ns) = 1.950 ns; Loc. = LCFF_X18_Y14_N3; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 23.59 % ) " "Info: Total cell delay = 0.460 ns ( 23.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.490 ns ( 76.41 % ) " "Info: Total interconnect delay = 1.490 ns ( 76.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.950 ns" { NWire_rcv:SPD|idata[7] {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 1.490ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[7] {} } { 0.000ns 0.916ns 0.913ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { NWire_rcv:SPD|idata[7] NWire_rcv:SPD|DIFF_CLK.xd0[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.950 ns" { NWire_rcv:SPD|idata[7] {} NWire_rcv:SPD|DIFF_CLK.xd0[7] {} } { 0.000ns 1.490ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C5 register I2S_xmit:J_LRAudio\|TLV_state~11 register I2S_xmit:J_LRAudio\|last_data\[29\] 72.181 ns " "Info: Slack time is 72.181 ns for clock \"C5\" between source register \"I2S_xmit:J_LRAudio\|TLV_state~11\" and destination register \"I2S_xmit:J_LRAudio\|last_data\[29\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "108.87 MHz 9.185 ns " "Info: Fmax is 108.87 MHz (period= 9.185 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.108 ns + Largest register register " "Info: + Largest register to register requirement is 81.108 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 6.997 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 6.997 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.666 ns) 6.997 ns I2S_xmit:J_LRAudio\|last_data\[29\] 5 REG LCFF_X28_Y9_N19 2 " "Info: 5: + IC(0.877 ns) + CELL(0.666 ns) = 6.997 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.46 % ) " "Info: Total cell delay = 2.621 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 62.54 % ) " "Info: Total interconnect delay = 4.376 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 6.991 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 6.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 6.991 ns I2S_xmit:J_LRAudio\|TLV_state~11 5 REG LCFF_X23_Y9_N27 6 " "Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 6.991 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio\|TLV_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.49 % ) " "Info: Total cell delay = 2.621 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.370 ns ( 62.51 % ) " "Info: Total interconnect delay = 4.370 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.927 ns - Longest register register " "Info: - Longest register to register delay is 8.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_LRAudio\|TLV_state~11 1 REG LCFF_X23_Y9_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N27; Fanout = 6; REG Node = 'I2S_xmit:J_LRAudio\|TLV_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.534 ns) 1.341 ns I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 2 COMB LCCOMB_X23_Y9_N22 34 " "Info: 2: + IC(0.807 ns) + CELL(0.534 ns) = 1.341 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 34; COMB Node = 'I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.624 ns) 4.297 ns I2S_xmit:J_LRAudio\|last_data~69 3 COMB LCCOMB_X28_Y9_N14 1 " "Info: 3: + IC(2.332 ns) + CELL(0.624 ns) = 4.297 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio\|last_data~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.170 ns) + CELL(0.460 ns) 8.927 ns I2S_xmit:J_LRAudio\|last_data\[29\] 4 REG LCFF_X28_Y9_N19 2 " "Info: 4: + IC(4.170 ns) + CELL(0.460 ns) = 8.927 ns; Loc. = LCFF_X28_Y9_N19; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|last_data\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.630 ns" { I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 18.12 % ) " "Info: Total cell delay = 1.618 ns ( 18.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.309 ns ( 81.88 % ) " "Info: Total interconnect delay = 7.309 ns ( 81.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 {} I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} I2S_xmit:J_LRAudio|last_data~69 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.807ns 2.332ns 4.170ns } { 0.000ns 0.534ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.997 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.997 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.877ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.991 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|TLV_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.991 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|TLV_state~11 {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.871ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 I2S_xmit:J_LRAudio|last_data~69 I2S_xmit:J_LRAudio|last_data[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.927 ns" { I2S_xmit:J_LRAudio|TLV_state~11 {} I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} I2S_xmit:J_LRAudio|last_data~69 {} I2S_xmit:J_LRAudio|last_data[29] {} } { 0.000ns 0.807ns 2.332ns 4.170ns } { 0.000ns 0.534ns 0.624ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 75.702 ns " "Info: Slack time is 75.702 ns for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "176.55 MHz 5.664 ns " "Info: Fmax is 176.55 MHz (period= 5.664 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.104 ns + Largest register register " "Info: + Largest register to register requirement is 81.104 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.331 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 4.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 3 REG LCFF_X25_Y1_N11 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.35 % ) " "Info: Total cell delay = 1.661 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 61.65 % ) " "Info: Total interconnect delay = 2.670 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.329 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] 3 REG LCFF_X22_Y1_N27 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.402 ns - Longest register register " "Info: - Longest register to register delay is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\] 1 REG LCFF_X22_Y1_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N27; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.534 ns) 1.301 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0 2 COMB LCCOMB_X22_Y1_N4 2 " "Info: 2: + IC(0.767 ns) + CELL(0.534 ns) = 1.301 ns; Loc. = LCCOMB_X22_Y1_N4; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.589 ns) 2.267 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0 3 COMB LCCOMB_X22_Y1_N18 3 " "Info: 3: + IC(0.377 ns) + CELL(0.589 ns) = 2.267 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.624 ns) 3.613 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1 4 COMB LCCOMB_X23_Y1_N2 9 " "Info: 4: + IC(0.722 ns) + CELL(0.624 ns) = 3.613 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.822 ns) 5.402 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\] 5 REG LCFF_X25_Y1_N11 4 " "Info: 5: + IC(0.967 ns) + CELL(0.822 ns) = 5.402 ns; Loc. = LCFF_X25_Y1_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 47.56 % ) " "Info: Total cell delay = 2.569 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.833 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.833 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.767ns 0.377ns 0.722ns 0.967ns } { 0.000ns 0.534ns 0.589ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] {} } { 0.000ns 0.767ns 0.377ns 0.722ns 0.967ns } { 0.000ns 0.534ns 0.589ns 0.624ns 0.822ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:P_IQPWM\|bcnt\[0\] register NWire_xmit:P_IQPWM\|bcnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:P_IQPWM\|bcnt\[0\]\" and destination register \"NWire_xmit:P_IQPWM\|bcnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 1 REG LCFF_X29_Y16_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:P_IQPWM\|bcnt~35 2 COMB LCCOMB_X29_Y16_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y16_N10; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM\|bcnt~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] {} NWire_xmit:P_IQPWM|bcnt~35 {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.510 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.510 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.53 % ) " "Info: Total cell delay = 0.666 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 73.47 % ) " "Info: Total interconnect delay = 1.844 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.510 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 730 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 730; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.510 ns NWire_xmit:P_IQPWM\|bcnt\[0\] 3 REG LCFF_X29_Y16_N11 4 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.510 ns; Loc. = LCFF_X29_Y16_N11; Fanout = 4; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.53 % ) " "Info: Total cell delay = 0.666 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 73.47 % ) " "Info: Total interconnect delay = 1.844 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] NWire_xmit:P_IQPWM|bcnt~35 NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:P_IQPWM|bcnt[0] {} NWire_xmit:P_IQPWM|bcnt~35 {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[0] {} } { 0.000ns 0.916ns 0.928ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register NWire_xmit:CCxmit\|dly_cnt\[0\] register NWire_xmit:CCxmit\|dly_cnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IF_clk\" between source register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\" and destination register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 1 REG LCFF_X5_Y6_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:CCxmit\|dly_cnt~75 2 COMB LCCOMB_X5_Y6_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y6_N20; Fanout = 1; COMB Node = 'NWire_xmit:CCxmit\|dly_cnt~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.841 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.841 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.22 % ) " "Info: Total cell delay = 1.796 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.841 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.841 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y6_N21 2 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.841 ns; Loc. = LCFF_X5_Y6_N21; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.22 % ) " "Info: Total cell delay = 1.796 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.78 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.909ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|bit_count\[1\] register I2S_xmit:J_IQPWM\|bit_count\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|bit_count\[1\]\" and destination register \"I2S_xmit:J_IQPWM\|bit_count\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 1 REG LCFF_X32_Y8_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2S_xmit:J_IQPWM\|bit_count~12 2 COMB LCCOMB_X32_Y8_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y8_N26; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|bit_count~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 3 REG LCFF_X32_Y8_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] {} I2S_xmit:J_IQPWM|bit_count~12 {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.020 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.020 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 5 REG LCFF_X32_Y8_N27 4 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.34 % ) " "Info: Total cell delay = 2.621 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.399 ns ( 62.66 % ) " "Info: Total interconnect delay = 4.399 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.020 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 7.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N31 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N31; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 5.454 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.454 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.666 ns) 7.020 ns I2S_xmit:J_IQPWM\|bit_count\[1\] 5 REG LCFF_X32_Y8_N27 4 " "Info: 5: + IC(0.900 ns) + CELL(0.666 ns) = 7.020 ns; Loc. = LCFF_X32_Y8_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.34 % ) " "Info: Total cell delay = 2.621 ns ( 37.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.399 ns ( 62.66 % ) " "Info: Total interconnect delay = 4.399 ns ( 62.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] I2S_xmit:J_IQPWM|bit_count~12 I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|bit_count[1] {} I2S_xmit:J_IQPWM|bit_count~12 {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.020 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.020 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[1] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.764ns 0.900ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 1 REG LCFF_X23_Y1_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23 2 COMB LCCOMB_X23_Y1_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.330 ns + Longest register " "Info: + Longest clock path from clock \"SPI_SCK\" to destination register is 4.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 4.330 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.36 % ) " "Info: Total cell delay = 1.661 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.669 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.330 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to source register is 4.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 4.330 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X23_Y1_N31 4 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 4.330 ns; Loc. = LCFF_X23_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.36 % ) " "Info: Total cell delay = 1.661 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.669 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.330 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.922ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "async_usb:usb1\|FX_state~27 FLAGC IF_clk 9.124 ns register " "Info: tsu for register \"async_usb:usb1\|FX_state~27\" (data pin = \"FLAGC\", clock pin = \"IF_clk\") is 9.124 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.999 ns + Longest pin register " "Info: + Longest pin to register delay is 11.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 233 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.628 ns) + CELL(0.615 ns) 8.248 ns async_usb:usb1\|to_pc_rdy~1 2 COMB LCCOMB_X9_Y12_N22 2 " "Info: 2: + IC(6.628 ns) + CELL(0.615 ns) = 8.248 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 2; COMB Node = 'async_usb:usb1\|to_pc_rdy~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.589 ns) 9.225 ns async_usb:usb1\|Selector2~0 3 COMB LCCOMB_X9_Y12_N4 1 " "Info: 3: + IC(0.388 ns) + CELL(0.589 ns) = 9.225 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'async_usb:usb1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.544 ns) 10.127 ns async_usb:usb1\|FX_state~45 4 COMB LCCOMB_X9_Y12_N2 2 " "Info: 4: + IC(0.358 ns) + CELL(0.544 ns) = 10.127 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 2; COMB Node = 'async_usb:usb1\|FX_state~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.651 ns) 11.891 ns async_usb:usb1\|FX_state~46 5 COMB LCCOMB_X8_Y13_N18 1 " "Info: 5: + IC(1.113 ns) + CELL(0.651 ns) = 11.891 ns; Loc. = LCCOMB_X8_Y13_N18; Fanout = 1; COMB Node = 'async_usb:usb1\|FX_state~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.999 ns async_usb:usb1\|FX_state~27 6 REG LCFF_X8_Y13_N19 15 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.999 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 29.27 % ) " "Info: Total cell delay = 3.512 ns ( 29.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.487 ns ( 70.73 % ) " "Info: Total interconnect delay = 8.487 ns ( 70.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.999 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.999 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~45 {} async_usb:usb1|FX_state~46 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.628ns 0.388ns 0.358ns 1.113ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.589ns 0.544ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.835 ns async_usb:usb1\|FX_state~27 3 REG LCFF_X8_Y13_N19 15 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X8_Y13_N19; Fanout = 15; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.35 % ) " "Info: Total cell delay = 1.796 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.039 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.039 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.999 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~45 async_usb:usb1|FX_state~46 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.999 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~45 {} async_usb:usb1|FX_state~46 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.628ns 0.388ns 0.358ns 1.113ns 0.000ns } { 0.000ns 1.005ns 0.615ns 0.589ns 0.544ns 0.651ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.903ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[2\] 15.330 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[2\]\" is 15.330 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.830 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.830 ns led_blinker:BLINK_D1\|led_timer\[2\] 3 REG LCFF_X10_Y8_N11 3 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.46 % ) " "Info: Total cell delay = 1.796 ns ( 63.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 36.54 % ) " "Info: Total interconnect delay = 1.034 ns ( 36.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[2] {} } { 0.000ns 0.000ns 0.136ns 0.898ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.196 ns + Longest register pin " "Info: + Longest register to pin delay is 12.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[2\] 1 REG LCFF_X10_Y8_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N11; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.534 ns) 1.646 ns led_blinker:BLINK_D1\|Equal0~1 2 COMB LCCOMB_X9_Y8_N0 2 " "Info: 2: + IC(1.112 ns) + CELL(0.534 ns) = 1.646 ns; Loc. = LCCOMB_X9_Y8_N0; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.370 ns) 2.692 ns led_blinker:BLINK_D1\|LessThan2~0 3 COMB LCCOMB_X9_Y8_N26 2 " "Info: 3: + IC(0.676 ns) + CELL(0.370 ns) = 2.692 ns; Loc. = LCCOMB_X9_Y8_N26; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.650 ns) 4.446 ns led_blinker:BLINK_D1\|LessThan2~4 4 COMB LCCOMB_X9_Y7_N12 1 " "Info: 4: + IC(1.104 ns) + CELL(0.650 ns) = 4.446 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.370 ns) 5.496 ns led_blinker:BLINK_D1\|LessThan2~5 5 COMB LCCOMB_X8_Y7_N12 1 " "Info: 5: + IC(0.680 ns) + CELL(0.370 ns) = 5.496 ns; Loc. = LCCOMB_X8_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 6.062 ns led_blinker:BLINK_D1\|LessThan2~6 6 COMB LCCOMB_X8_Y7_N2 1 " "Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 6.062 ns; Loc. = LCCOMB_X8_Y7_N2; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 6.630 ns led_blinker:BLINK_D1\|led_off~22 7 COMB LCCOMB_X8_Y7_N0 1 " "Info: 7: + IC(0.362 ns) + CELL(0.206 ns) = 6.630 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(3.126 ns) 12.196 ns DEBUG_LED0 8 PIN PIN_4 0 " "Info: 8: + IC(2.440 ns) + CELL(3.126 ns) = 12.196 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.566 ns" { led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.462 ns ( 44.79 % ) " "Info: Total cell delay = 5.462 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.734 ns ( 55.21 % ) " "Info: Total interconnect delay = 6.734 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|LessThan2~0 {} led_blinker:BLINK_D1|LessThan2~4 {} led_blinker:BLINK_D1|LessThan2~5 {} led_blinker:BLINK_D1|LessThan2~6 {} led_blinker:BLINK_D1|led_off~22 {} DEBUG_LED0 {} } { 0.000ns 1.112ns 0.676ns 1.104ns 0.680ns 0.360ns 0.362ns 2.440ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.370ns 0.206ns 0.206ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[2] {} } { 0.000ns 0.000ns 0.136ns 0.898ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] led_blinker:BLINK_D1|Equal0~1 led_blinker:BLINK_D1|LessThan2~0 led_blinker:BLINK_D1|LessThan2~4 led_blinker:BLINK_D1|LessThan2~5 led_blinker:BLINK_D1|LessThan2~6 led_blinker:BLINK_D1|led_off~22 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.196 ns" { led_blinker:BLINK_D1|led_timer[2] {} led_blinker:BLINK_D1|Equal0~1 {} led_blinker:BLINK_D1|LessThan2~0 {} led_blinker:BLINK_D1|LessThan2~4 {} led_blinker:BLINK_D1|LessThan2~5 {} led_blinker:BLINK_D1|LessThan2~6 {} led_blinker:BLINK_D1|led_off~22 {} DEBUG_LED0 {} } { 0.000ns 1.112ns 0.676ns 1.104ns 0.680ns 0.360ns 0.362ns 2.440ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.370ns 0.206ns 0.206ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.339 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.248 ns) + CELL(3.076 ns) 11.339 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.248 ns) + CELL(3.076 ns) = 11.339 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.324 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.08 % ) " "Info: Total cell delay = 4.091 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.248 ns ( 63.92 % ) " "Info: Total interconnect delay = 7.248 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.339 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.339 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.248ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2S_rcv:J_IQ\|bc0 C5 IF_clk -1.428 ns register " "Info: th for register \"I2S_rcv:J_IQ\|bc0\" (data pin = \"C5\", clock pin = \"IF_clk\") is -1.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.848 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2245 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2245; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.848 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X15_Y7_N31 1 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.06 % ) " "Info: Total cell delay = 1.796 ns ( 63.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.94 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.582 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 128 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.206 ns) 4.474 ns I2S_rcv:J_IQ\|bc0~feeder 3 COMB LCCOMB_X15_Y7_N30 1 " "Info: 3: + IC(1.428 ns) + CELL(0.206 ns) = 4.474 ns; Loc. = LCCOMB_X15_Y7_N30; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ\|bc0~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { C5~clkctrl I2S_rcv:J_IQ|bc0~feeder } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.582 ns I2S_rcv:J_IQ\|bc0 4 REG LCFF_X15_Y7_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.582 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 28.35 % ) " "Info: Total cell delay = 1.299 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 71.65 % ) " "Info: Total interconnect delay = 3.283 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.428ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.582 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.582 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.428ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 14:26:00 2009 " "Info: Processing ended: Sun Aug 02 14:26:00 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
