<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: include/regs/xmega_port.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_port.h File Reference</h1>
<p>XMEGA I/O Ports Register Interface.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="memory-map_8h_source.html">chip/memory-map.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__port_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6035774ef51a86241d190f29e881368d">PORT_DIR</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction.  <a href="group__port__regs__group.html#ga6035774ef51a86241d190f29e881368d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaff5eb975774079cf5c23b54693cdd571">PORT_DIRSET</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Set.  <a href="group__port__regs__group.html#gaff5eb975774079cf5c23b54693cdd571"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad8fb119fafd3532d518d97b63a82cad8">PORT_DIRCLR</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Clear.  <a href="group__port__regs__group.html#gad8fb119fafd3532d518d97b63a82cad8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga932912f5a6af2579a9782eae01a5469b">PORT_DIRTGL</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Direction Toggle.  <a href="group__port__regs__group.html#ga932912f5a6af2579a9782eae01a5469b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0fda9ae06cc668afc95a2b2a79dd696a">PORT_OUT</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value.  <a href="group__port__regs__group.html#ga0fda9ae06cc668afc95a2b2a79dd696a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa41cbfbbb7d7e35233974ba96bbf99f0">PORT_OUTSET</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Set.  <a href="group__port__regs__group.html#gaa41cbfbbb7d7e35233974ba96bbf99f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0addcf5e908ef42b2bf6f845ad62c68e">PORT_OUTCLR</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Clear.  <a href="group__port__regs__group.html#ga0addcf5e908ef42b2bf6f845ad62c68e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga2fb62cc12ad006549dff5c4cd541f3e9">PORT_OUTTGL</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Output Value Toggle.  <a href="group__port__regs__group.html#ga2fb62cc12ad006549dff5c4cd541f3e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0011d72ffaee9df08d2b91d768621593">PORT_IN</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Input Value.  <a href="group__port__regs__group.html#ga0011d72ffaee9df08d2b91d768621593"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad187eb10993a93ca2c5d76c7dfbae5b3">PORT_INTCTRL</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Control.  <a href="group__port__regs__group.html#gad187eb10993a93ca2c5d76c7dfbae5b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae69a778efa89be62b4ef320c30f8cf0c">PORT_INT0MASK</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Mask.  <a href="group__port__regs__group.html#gae69a778efa89be62b4ef320c30f8cf0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad12d3d5db253d69e1c97a85557a474d8">PORT_INT1MASK</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Mask.  <a href="group__port__regs__group.html#gad12d3d5db253d69e1c97a85557a474d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga327892d4aedc523ab1e5f1ddfcf0e7a6">PORT_INTFLAGS</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Flags.  <a href="group__port__regs__group.html#ga327892d4aedc523ab1e5f1ddfcf0e7a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaced56a46ec811831674f8d14ba9c2fb8">PORT_PIN0CTRL</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 0 Configuration.  <a href="group__port__regs__group.html#gaced56a46ec811831674f8d14ba9c2fb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga35dd2976730a87ff389c1834e8579911">PORT_PIN1CTRL</a>&nbsp;&nbsp;&nbsp;0x11</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 1 Configuration.  <a href="group__port__regs__group.html#ga35dd2976730a87ff389c1834e8579911"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga5ddd4fac70263c7bdaa3374fd76d6f86">PORT_PIN2CTRL</a>&nbsp;&nbsp;&nbsp;0x12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 2 Configuration.  <a href="group__port__regs__group.html#ga5ddd4fac70263c7bdaa3374fd76d6f86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga174ca84f3e22e13b6175be3fe918e345">PORT_PIN3CTRL</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 3 Configuration.  <a href="group__port__regs__group.html#ga174ca84f3e22e13b6175be3fe918e345"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaadc2e910c2208b660e8d4695092b185f">PORT_PIN4CTRL</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 4 Configuration.  <a href="group__port__regs__group.html#gaadc2e910c2208b660e8d4695092b185f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6abe2460fd4a30519ab30274660b576a">PORT_PIN5CTRL</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 5 Configuration.  <a href="group__port__regs__group.html#ga6abe2460fd4a30519ab30274660b576a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gafa52ac2042ec7c4ee46b7306793e99a0">PORT_PIN6CTRL</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 6 Configuration.  <a href="group__port__regs__group.html#gafa52ac2042ec7c4ee46b7306793e99a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8927b189b59e6d24e6cb4048b3e7abad">PORT_PIN7CTRL</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pin 7 Configuration.  <a href="group__port__regs__group.html#ga8927b189b59e6d24e6cb4048b3e7abad"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INTCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpd85f1119370138deaa39ca769a04cf28"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga1a618ed5929a2bc622e30a2f016a20a4">PORT_INTCTRL_INT0LVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Level.  <a href="group__port__regs__group.html#ga1a618ed5929a2bc622e30a2f016a20a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga077bd5e39abb8338b3975dde933cc24d">PORT_INTCTRL_INT0LVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Level.  <a href="group__port__regs__group.html#ga077bd5e39abb8338b3975dde933cc24d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga440d8368c9d60d9092b1f52b5d9b1cad">PORT_INTCTRL_INT1LVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Level.  <a href="group__port__regs__group.html#ga440d8368c9d60d9092b1f52b5d9b1cad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae183de18c0153c622e0a20e890a21262">PORT_INTCTRL_INT1LVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Level.  <a href="group__port__regs__group.html#gae183de18c0153c622e0a20e890a21262"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in INTFLAGS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp109e4b8ee3cad2584e31cbf2d13c853e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8ccc54c533c94b1c75e3b5b319257604">PORT_INTFLAGS_INT0IF_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 0 Flag.  <a href="group__port__regs__group.html#ga8ccc54c533c94b1c75e3b5b319257604"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga80850f116b2abb1abedb5d707cab8a64">PORT_INTFLAGS_INT1IF_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt 1 Flag.  <a href="group__port__regs__group.html#ga80850f116b2abb1abedb5d707cab8a64"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitfields in PINCTRL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcaafc9b179b1fbf251dfae7b879d0906"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga1a28617ee93bb902e2d99d933da3a97f">PORT_PINCTRL_ISC_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input/Sense Configuration.  <a href="group__port__regs__group.html#ga1a28617ee93bb902e2d99d933da3a97f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad9f25a2b7a4f4a28ffe84d9063b222b6">PORT_PINCTRL_ISC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input/Sense Configuration.  <a href="group__port__regs__group.html#gad9f25a2b7a4f4a28ffe84d9063b222b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga7d908305851555bc7089d0e2f7650d1d">PORT_PINCTRL_OPC_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output and Pull Configuration.  <a href="group__port__regs__group.html#ga7d908305851555bc7089d0e2f7650d1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga622a138d93566e435ea58497c27420ac">PORT_PINCTRL_OPC_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Output and Pull Configuration.  <a href="group__port__regs__group.html#ga622a138d93566e435ea58497c27420ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga218dc91d2c4a60e8593686d3a788c66a">PORT_PINCTRL_INVEN_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inverted I/O Enable.  <a href="group__port__regs__group.html#ga218dc91d2c4a60e8593686d3a788c66a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga15df372fe3701ca232482c5ad23829f2">PORT_PINCTRL_SRLEN_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slew Rate Limit Enable.  <a href="group__port__regs__group.html#ga15df372fe3701ca232482c5ad23829f2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINCTRL_OPC Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp83f520420eab93501de180c512ba537d"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga330f5f6cb73e6431c8c7d0fc4e532894">PORT_PINCTRL_TOTEM</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/(N/A).  <a href="group__port__regs__group.html#ga330f5f6cb73e6431c8c7d0fc4e532894"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0c172a589a5ca7055e9d0fd1d1940055">PORT_PINCTRL_BUSKEEPER</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Bus keeper.  <a href="group__port__regs__group.html#ga0c172a589a5ca7055e9d0fd1d1940055"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga6276bcbb46b1ba9c442a6aef1da78a29">PORT_PINCTRL_PULLDOWN</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Pull-down (on input).  <a href="group__port__regs__group.html#ga6276bcbb46b1ba9c442a6aef1da78a29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa1aaf4d43e0768329341387c05279219">PORT_PINCTRL_PULLUP</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Totempole/Pull-up (on input).  <a href="group__port__regs__group.html#gaa1aaf4d43e0768329341387c05279219"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga9361994f0fc8ea08d2f50a6bb10ca48a">PORT_PINCTRL_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired OR/(N/A).  <a href="group__port__regs__group.html#ga9361994f0fc8ea08d2f50a6bb10ca48a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga515aa82176ee2aae065273b20ccbbe22">PORT_PINCTRL_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired AND/(N/A).  <a href="group__port__regs__group.html#ga515aa82176ee2aae065273b20ccbbe22"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gad41d440b2aa061ff2643e990de94e51c">PORT_PINCTRL_WIREDORPULL</a>&nbsp;&nbsp;&nbsp;0x6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired OR/Pull-down.  <a href="group__port__regs__group.html#gad41d440b2aa061ff2643e990de94e51c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gab51a17ebf4776e527a13d85a1bcff6e8">PORT_PINCTRL_WIREDANDPULL</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wired AND/Pull-up.  <a href="group__port__regs__group.html#gab51a17ebf4776e527a13d85a1bcff6e8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINCTRL_ISC Bitfield Values</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp28ef56a6e9925298c1fbafb322d8580a"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga04dfb70aa2dfa7af1ce3c86dd9e74cc1">PORT_PINCTRL_ISC_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Both Edges.  <a href="group__port__regs__group.html#ga04dfb70aa2dfa7af1ce3c86dd9e74cc1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga0ab0ab455c03026a6477bfe2fe037493">PORT_PINCTRL_ISC_RISING</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Rising Edge.  <a href="group__port__regs__group.html#ga0ab0ab455c03026a6477bfe2fe037493"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaec13de968289845184ba78c9759c4319">PORT_PINCTRL_ISC_FALLING</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Falling Edge.  <a href="group__port__regs__group.html#gaec13de968289845184ba78c9759c4319"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga33457250a198609f7c0c320b1174373b">PORT_PINCTRL_ISC_LEVEL</a>&nbsp;&nbsp;&nbsp;0x3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sense Low Level.  <a href="group__port__regs__group.html#ga33457250a198609f7c0c320b1174373b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaf7a23a0606fa9abfc7b136b1fe595003">PORT_PINCTRL_ISC_INPUT_DISABLE</a>&nbsp;&nbsp;&nbsp;0x7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Input Buffer Disabled.  <a href="group__port__regs__group.html#gaf7a23a0606fa9abfc7b136b1fe595003"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga77a2dcd3817796b11c89fa569b530db2">PORT_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; PORT_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__port__regs__group.html#ga77a2dcd3817796b11c89fa569b530db2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gaa06e5e7115a7bfb56fd26fe3502bf9f0">PORT_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; PORT_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__port__regs__group.html#gaa06e5e7115a7bfb56fd26fe3502bf9f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8dcd7e85923e7959a6d1a430e36d3307">PORT_BFMASK</a>(name)&nbsp;&nbsp;&nbsp;(((1U &lt;&lt; %s_##name##_SIZE) - 1) &lt;&lt; %s_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask of the bitfield <em>name</em>.  <a href="group__port__regs__group.html#ga8dcd7e85923e7959a6d1a430e36d3307"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae4be40d0bbd707e489e69a357af2379d">PORT_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__port__regs__group.html#gae4be40d0bbd707e489e69a357af2379d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gab53316f2a0cf1b8441fb62e2f64655a7">PORT_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__port__regs__group.html#gab53316f2a0cf1b8441fb62e2f64655a7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#ga8a5870afaf0ce75886ad3914fc6677e8">port_read_reg</a>(base, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of PORT register <em>reg</em>.  <a href="group__port__regs__group.html#ga8a5870afaf0ce75886ad3914fc6677e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__port__regs__group.html#gae7c624eb3df89b64e2320a685bf9d7b1">port_write_reg</a>(base, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(base) + PORT_##reg), (value))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to PORT register <em>reg</em>.  <a href="group__port__regs__group.html#gae7c624eb3df89b64e2320a685bf9d7b1"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA I/O Ports Register Interface. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__port_8h_source.html">xmega_port.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
