SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\symbols;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\symbols;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\symbols;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\symbols
DATA_FILES=.\data;{%PROJECT_SEARCH_DATA_FILES};{%DESIGN_KIT_DATA_FILES}
DESIGN_KIT_DATA_FILES=C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\data;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\models;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\data;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\models
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS=C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\artwork;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\muRataLibWeb_C_EIA_confidential\circuit\artwork;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\artwork;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\circuit\artwork
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}
DESIGN_KIT_VIA_CONFIG_PATH=C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\de\defaults;C:\Users\johnd\Documents\PA_Impedance_Matching_Semester_Thesis_3\data\AVX_RF_Components\de\defaults
LAST_LIBRARY_SELECTED=PA_Impedance_Matching_Semester_Thesis_3_lib
SCHEM_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:Measurements_visualiser:schematic
SCHEM_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:Step9_S21_optimised:schematic
SCHEM_FILE_OPEN_HISTORY_3=PA_Impedance_Matching_Semester_Thesis_3_lib:Step12_Devboard_EM_Model:schematic
SCHEM_FILE_OPEN_HISTORY_4=PA_Impedance_Matching_Semester_Thesis_3_lib:Step13_Input_and_Output_Impedance_measurement:schematic
SYMBOL_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:Step12_Devboard_EM_Model:symbol
SYMBOL_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:Step16_CPWG_Z_Devboard_optimised:symbol
SYMBOL_FILE_OPEN_HISTORY_3=PA_Impedance_Matching_Semester_Thesis_3_lib:Step10_CPWG_S21_optimised:symbol
SYMBOL_FILE_OPEN_HISTORY_4=PA_Impedance_Matching_Semester_Thesis_3_lib:Step5_EM_Model of complete_Matching_Circuit:symbol
LAYOUT_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:Step12_Devboard_EM_Model:layout
SUBSTRATE_FILE_OPEN_HISTORY_1=PA_Impedance_Matching_Semester_Thesis_3_lib:substrate1
LAYOUT_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:Measurements_visualiser:layout
LAYOUT_FILE_OPEN_HISTORY_3=PA_Impedance_Matching_Semester_Thesis_3_lib:Step16_CPWG_Z_Devboard_optimised:layout
SUBSTRATE_FILE_OPEN_HISTORY_2=PA_Impedance_Matching_Semester_Thesis_3_lib:FR4
LAYOUT_FILE_OPEN_HISTORY_4=PA_Impedance_Matching_Semester_Thesis_3_lib:Step10_CPWG_S21_optimised:layout
