source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:44 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:45 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:26:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:26:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:46 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:26:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:26:47 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:26:48 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:26:49 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:26:50 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:53 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:28:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:28:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:54 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:28:55 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:28:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:28:56 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:28:56 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:12 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:32:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:13 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:32:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:32:14 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:32:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:32:15 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:32:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:46 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:35:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:46 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:35:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:46 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:35:47 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:47 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:35:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:47 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:35:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:47 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:35:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:47 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:35:48 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:48 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:35:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:48 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:35:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:48 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:35:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:49 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:35:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:49 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Error: proc_tb.vhd(50): Illegal target for signal assignment.
# ** Error: proc_tb.vhd(50): (vcom-1136) Unknown identifier "rst".
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: proc_tb.vhd(72): VHDL Compiler exiting
# End time: 17:35:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:58 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:35:59 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:59 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:35:59 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:59 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:35:59 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:59 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:35:59 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:35:59 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:36:00 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:00 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:00 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:00 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:36:01 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:01 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:01 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:01 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:36:02 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:36:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:36:02 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/work.proc(arch)'
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance File: proc_tb.vhd Line: 35
# FATAL ERROR while loading design
# Error loading design
# End time: 17:36:03 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# No Design Loaded!
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful with warnings.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful with warnings.
# Compile of proc.vhd was successful with warnings.
# 12 compiles, 1 failed with no errors.
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful with warnings.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful with warnings.
# Compile of proc.vhd was successful with warnings.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:00 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:42:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:00 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:42:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:00 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:42:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:00 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:42:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:00 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:42:01 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:01 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:42:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:01 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:42:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:01 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:42:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:01 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:42:02 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:02 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:42:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:02 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:42:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:42:02 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:42:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:42:03 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Fatal: (vsim-3808) Incompatible modes for port "output".
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd Line: 271
# FATAL ERROR while loading design
# Error loading design
# End time: 17:42:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:06 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:49:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:06 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:49:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:06 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:49:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:07 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:49:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:07 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:49:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:07 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:49:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:07 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:49:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:07 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:49:08 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:08 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:49:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:08 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:49:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:09 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:49:09 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:09 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:49:09 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:49:09 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(272): No default binding for component instance 'pc_adder_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: PC_adder.vhd
# Loading work.pc(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(280): No default binding for component instance 'pc_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_instance File: PC.vhd
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# Error loading design
# End time: 17:49:10 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:56 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:49:56 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:56 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:49:56 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:56 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:49:57 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:57 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:49:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:57 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:49:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:57 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:49:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:57 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:49:57 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:57 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:49:58 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:58 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:49:58 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:58 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:49:58 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:58 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:49:58 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:49:58 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:49:59 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:49:59 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(272): No default binding for component instance 'pc_adder_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: PC_adder.vhd
# Loading work.pc(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(280): No default binding for component instance 'pc_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_instance File: PC.vhd
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# Error loading design
# End time: 17:49:59 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# No Design Loaded!
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:32 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:50:32 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:32 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:50:32 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:32 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:50:32 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:32 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:50:32 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:33 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:50:33 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:33 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:50:33 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:33 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:50:34 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:34 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:50:34 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:34 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:50:34 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:34 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:50:34 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:34 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:50:34 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:50:35 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:50:35 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:50:35 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(272): No default binding for component instance 'pc_adder_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: PC_adder.vhd
# Loading work.pc(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(280): No default binding for component instance 'pc_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_instance File: PC.vhd
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# Error loading design
# End time: 17:50:36 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# No Design Loaded!
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful with warnings.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful with warnings.
# Compile of proc.vhd failed with 2 errors.
# Compile of data_memory.vhd was successful.
# 13 compiles, 1 failed with 2 errors.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:35 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:51:36 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:36 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:51:36 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:36 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:51:36 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:36 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:51:36 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:36 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:51:37 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:37 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:51:37 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:37 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:51:37 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:37 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:51:37 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:37 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:51:37 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:38 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:51:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:38 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:51:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:51:38 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:51:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:51:39 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(272): No default binding for component instance 'pc_adder_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: PC_adder.vhd
# Loading work.pc(arch)
# ** Error: (vsim-3732) C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd(280): No default binding for component instance 'pc_instance'.
#    The following component port is not on the entity:
#           output
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_instance File: PC.vhd
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# Error loading design
# End time: 17:51:39 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# No Design Loaded!
# Compile of proc.vhd was successful with warnings.
vsim work.proc_tb
# vsim work.proc_tb 
# Start time: 17:53:02 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Fatal: (vsim-3808) Incompatible modes for port "output_add".
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd Line: 271
# FATAL ERROR while loading design
# Error loading design
# End time: 17:53:03 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.proc_tb
# vsim work.proc_tb 
# Start time: 17:56:04 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Fatal: (vsim-3808) Incompatible modes for port "output_add".
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd Line: 271
# FATAL ERROR while loading design
# Error loading design
# End time: 17:56:05 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:12 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:56:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:12 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:56:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:12 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:56:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:12 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:56:13 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:13 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:56:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:13 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:56:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:13 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:56:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:13 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:56:13 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:14 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:56:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:14 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:56:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:14 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:56:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:56:14 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:56:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim proc_tb 
# Start time: 17:56:15 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Fatal: (vsim-3808) Incompatible modes for port "output_add".
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/pc_adder_instance File: C:/Users/camille/workspace/ECSE 425/New folder/ecse425/P4_pipeline/proc.vhd Line: 271
# FATAL ERROR while loading design
# Error loading design
# End time: 17:56:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# No Design Loaded!
# Compile of proc.vhd was successful with warnings.
vsim work.proc_tb
# vsim work.proc_tb 
# Start time: 17:56:53 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /proc_tb/proc_instance/ex_alu_instance/memAddress(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:27 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:57:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:27 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:57:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:27 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:57:28 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:28 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:57:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:28 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:57:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:28 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:57:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:28 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:57:29 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:29 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:57:29 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:29 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:57:29 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:29 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:57:30 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:30 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:57:30 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:30 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:57:30 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:57:31 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:57:31 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:57:32 on Mar 30,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 7
# vsim proc_tb 
# Start time: 17:57:32 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /proc_tb/proc_instance/ex_alu_instance/memAddress(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# Break key hit
# Break in Process test_process at proc_tb.vhd line 70
# could not find interpreter "ScintillaTk"
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:03 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 17:59:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:03 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 17:59:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:04 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 17:59:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:04 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 17:59:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:04 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 17:59:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:04 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 17:59:05 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:05 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 17:59:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:05 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 17:59:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:05 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 17:59:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:05 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 17:59:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:06 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 17:59:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:06 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:59:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:59:06 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 17:59:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:59:07 on Mar 30,2018, Elapsed time: 0:01:35
# Errors: 1, Warnings: 7
# vsim proc_tb 
# Start time: 17:59:08 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /proc_tb/proc_instance/ex_alu_instance/memAddress(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# Break key hit
# Break in Process test_process at proc_tb.vhd line 70
# could not find interpreter "ScintillaTk"
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:20 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:02:21 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:21 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:02:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:21 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:02:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:21 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:02:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:21 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:02:21 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:21 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:02:22 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:22 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:02:22 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:22 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:02:22 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:22 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:02:22 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:22 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:02:23 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:23 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:02:23 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:23 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:02:23 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:02:23 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# ** Warning: proc_tb.vhd(70): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:02:23 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:02:24 on Mar 30,2018, Elapsed time: 0:03:16
# Errors: 1, Warnings: 7
# vsim proc_tb 
# Start time: 18:02:25 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc_tb/clock
# Break key hit
# Break in Process test_process at proc_tb.vhd line 70
# could not find interpreter "ScintillaTk"
add wave -position end  sim:/proc_tb/clock
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:50 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:04:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:50 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:04:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:50 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:04:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:50 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:04:51 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:51 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:04:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:51 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:04:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:51 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:04:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:51 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:04:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:52 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:04:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:52 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:04:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:52 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:04:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:52 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:04:53 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:04:53 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:04:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:04:54 on Mar 30,2018, Elapsed time: 0:02:29
# Errors: 1, Warnings: 5
# vsim proc_tb 
# Start time: 18:04:54 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# A time value could not be extracted from the current line
# Break key hit
# Break in Process main at proc.vhd line 461
# could not find interpreter "ScintillaTk"
add wave -position end  sim:/proc_tb/proc_instance/clock
add wave -position end  sim:/proc_tb/proc_instance/reset
add wave -position end  sim:/proc_tb/proc_instance/clk
add wave -position end  sim:/proc_tb/proc_instance/rst
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:14 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:06:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:14 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:06:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:14 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:06:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:14 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:06:15 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:15 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:06:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:15 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:06:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:15 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:06:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:15 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:06:16 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:16 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:06:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:16 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:06:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:16 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:06:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:16 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:06:17 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:06:17 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:06:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:06:18 on Mar 30,2018, Elapsed time: 0:01:24
# Errors: 1, Warnings: 5
# vsim proc_tb 
# Start time: 18:06:18 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# Break key hit
# Break in Process main at proc.vhd line 461
# could not find interpreter "ScintillaTk"
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:07 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:07:08 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:08 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:07:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:08 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:07:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:08 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:07:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:08 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:07:09 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:09 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:07:09 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:09 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:07:09 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:09 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:07:09 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:09 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:07:10 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:10 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:07:10 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:10 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:07:10 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:10 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:07:11 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:07:11 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:07:11 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:12 on Mar 30,2018, Elapsed time: 0:00:54
# Errors: 1, Warnings: 5
# vsim proc_tb 
# Start time: 18:07:12 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# could not find interpreter "ScintillaTk"
add wave -position end  sim:/proc_tb/reset
add wave -position end  sim:/proc_tb/clock
# Break key hit
# Break in Process main at proc.vhd line 461
# could not find interpreter "ScintillaTk"
# could not find interpreter "ScintillaTk"
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:03 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:26:04 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:04 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:26:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:04 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:26:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:04 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:26:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:04 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:26:04 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:05 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:26:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:05 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# ** Error: instr_memory.vhd(32): (vcom-1136) Unknown identifier "text".
# ** Error: instr_memory.vhd(32): FILE declaration must have a subtype indication that is a file type.
# ** Error: instr_memory.vhd(33): (vcom-1136) Unknown identifier "line".
# ** Error: instr_memory.vhd(40): (vcom-1136) Unknown identifier "file_open".
# ** Error: instr_memory.vhd(42): (vcom-1136) Unknown identifier "endfile".
# ** Error: instr_memory.vhd(42): Type error resolving prefix expression "not" as type std.STANDARD.BOOLEAN.
# ** Error: instr_memory.vhd(43): (vcom-1136) Unknown identifier "readline".
# ** Error: instr_memory.vhd(44): (vcom-1136) Unknown identifier "read".
# ** Error: instr_memory.vhd(80): VHDL Compiler exiting
# End time: 18:26:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# C:/Program Files/modelsim_ase/win32aloem/vcom failed.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:27:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:48 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:27:49 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:27:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:27:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:27:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:49 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:27:50 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:50 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:27:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:50 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:27:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:50 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:27:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:50 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:27:50 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:51 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:27:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:51 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# ** Warning: proc.vhd(461): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 18:27:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:51 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:27:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:27:52 on Mar 30,2018, Elapsed time: 0:20:40
# Errors: 13, Warnings: 5
# vsim proc_tb 
# Start time: 18:27:53 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# Break key hit
# Break in Process main at proc.vhd line 461
# could not find interpreter "ScintillaTk"
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:00 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:31:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:00 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:31:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:01 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:31:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:01 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:31:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:01 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:31:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:01 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:31:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:01 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:31:02 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:02 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:31:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:02 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:31:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:02 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:31:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:02 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:31:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:03 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 18:31:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:03 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:31:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:31:04 on Mar 30,2018, Elapsed time: 0:03:11
# Errors: 1, Warnings: 4
# vsim proc_tb 
# Start time: 18:31:05 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Error: (vsim-3341) Cannot open file "program.txt"; it is already open.
#    Time: 0 ps  Iteration: 1  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
run
run
run
run
run
run
run
add wave -position end  sim:/proc_tb/proc_instance/usign_ext_instance/data_in
add wave -position end  sim:/proc_tb/proc_instance/usign_ext_instance/data_out
# could not find interpreter "ScintillaTk"
add wave -position end  sim:/proc_tb/proc_instance/sign_ext_instance/data_in
add wave -position end  sim:/proc_tb/proc_instance/sign_ext_instance/data_out
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/write_en
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/writedata
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/addr_write
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/addr_regA
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/addr_regB
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/read_regA
add wave -position end  sim:/proc_tb/proc_instance/register_file_instance/read_regB
add wave -position end  sim:/proc_tb/proc_instance/pc_adder_instance/override
add wave -position end  sim:/proc_tb/proc_instance/pc_adder_instance/pc
add wave -position end  sim:/proc_tb/proc_instance/pc_adder_instance/override_pc
add wave -position end  sim:/proc_tb/proc_instance/pc_adder_instance/output_add
add wave -position end  sim:/proc_tb/proc_instance/pc_instance/output_pc
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/writedata
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/address
add wave -position 19  sim:/proc_tb/proc_instance/id_reg_instance/pc_in
add wave -position 20  sim:/proc_tb/proc_instance/id_reg_instance/instruction_in
add wave -position 21  sim:/proc_tb/proc_instance/id_reg_instance/opCode_out
add wave -position 22  sim:/proc_tb/proc_instance/id_reg_instance/reg1_out
add wave -position 23  sim:/proc_tb/proc_instance/id_reg_instance/reg2_out
add wave -position 24  sim:/proc_tb/proc_instance/id_reg_instance/reg_write_in
add wave -position 25  sim:/proc_tb/proc_instance/id_reg_instance/address_out
add wave -position 26  sim:/proc_tb/proc_instance/id_reg_instance/immediateValue_out
add wave -position 27  sim:/proc_tb/proc_instance/id_reg_instance/shamt_out
add wave -position 28  sim:/proc_tb/proc_instance/id_reg_instance/funct_out
add wave -position 29  sim:/proc_tb/proc_instance/id_reg_instance/reg_write_out
add wave -position 30  sim:/proc_tb/proc_instance/id_reg_instance/pc_out
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/a
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/b
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/address_in
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/offset_in
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/shift_in
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/signExtendImmediate
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/uSignExtendImmediate
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/sel
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/funct
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/pc_in
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/regWrite_in
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/jump
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/mem
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/load
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/store
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/jumpAddress
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/memAddress
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/regWrite_out
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/result
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/temp
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/jA
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/memAddr
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/hi
add wave -position end  sim:/proc_tb/proc_instance/ex_alu_instance/lo
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:14 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:34:15 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:15 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:34:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:15 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:34:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:15 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:34:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:15 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:34:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:16 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:34:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:16 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:34:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:16 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:34:17 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:17 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:34:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:17 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:34:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:17 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:34:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:18 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 18:34:18 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:18 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:34:18 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:19 on Mar 30,2018, Elapsed time: 0:03:14
# Errors: 2, Warnings: 12
# vsim proc_tb 
# Start time: 18:34:20 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:25 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:34:25 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:25 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:34:25 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:25 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:34:25 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:26 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:34:26 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:27 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:34:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:27 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:34:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:27 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:34:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:27 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:34:27 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:27 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:34:28 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:28 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:34:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:28 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:34:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:28 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 18:34:28 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:28 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:34:29 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:34:30 on Mar 30,2018, Elapsed time: 0:00:10
# Errors: 0, Warnings: 4
# vsim proc_tb 
# Start time: 18:34:30 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Error: (vsim-3341) Cannot open file "program.txt"; it is already open.
#    Time: 0 ps  Iteration: 1  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
run
run
run
run
run
run
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:00 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:00 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:00 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:00 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:36:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:01 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:01 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:01 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:01 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:36:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:01 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:36:02 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:02 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:36:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:02 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:36:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:02 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 18:36:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:03 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:36:03 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:36:03 on Mar 30,2018, Elapsed time: 0:01:33
# Errors: 1, Warnings: 12
# vsim proc_tb 
# Start time: 18:36:04 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Error: (vsim-3341) Cannot open file "program.txt"; it is already open.
#    Time: 0 ps  Iteration: 1  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:41 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 18:36:42 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:42 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 18:36:42 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:42 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 18:36:42 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:42 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 18:36:42 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:42 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 18:36:42 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:42 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 18:36:43 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:43 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 18:36:43 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:43 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# ** Warning: id_reg.vhd(60): (vcom-1272) Length of expected is 6; length of slice name is 5.
# End time: 18:36:43 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:43 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 18:36:43 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:43 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 18:36:43 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:44 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 18:36:44 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:44 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 18:36:44 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:44 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 18:36:44 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
