[2025-09-15 17:16:50] START suite=spec trace=603.bwaves_s-2609B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-2609B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2229516 heartbeat IPC: 4.485 cumulative IPC: 4.485 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4445797 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4445797 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4445798 heartbeat IPC: 4.512 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11510500 heartbeat IPC: 1.415 cumulative IPC: 1.415 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18561205 heartbeat IPC: 1.418 cumulative IPC: 1.417 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 25617527 heartbeat IPC: 1.417 cumulative IPC: 1.417 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 32662459 heartbeat IPC: 1.419 cumulative IPC: 1.418 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 39714372 heartbeat IPC: 1.418 cumulative IPC: 1.418 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 46752115 heartbeat IPC: 1.421 cumulative IPC: 1.418 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 53798420 heartbeat IPC: 1.419 cumulative IPC: 1.418 (Simulation time: 00 hr 09 min 28 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 60887400 heartbeat IPC: 1.411 cumulative IPC: 1.417 (Simulation time: 00 hr 10 min 40 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 67952199 heartbeat IPC: 1.415 cumulative IPC: 1.417 (Simulation time: 00 hr 11 min 52 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 70597742 cumulative IPC: 1.416 (Simulation time: 00 hr 12 min 58 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 70597742 cumulative IPC: 1.416 (Simulation time: 00 hr 12 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/603.bwaves_s-2609B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.416 instructions: 100000004 cycles: 70597742
CPU 0 Branch Prediction Accuracy: 81.23% MPKI: 4.685 Average ROB Occupancy at Mispredict: 243.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.685
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 11915802
LQ_STALL: 4039123
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 351.45636
REPLAY_LOAD: 84.130356
NON_REPLAY_LOAD: 31.507607

== Total ==
ADDR_TRANS: 632270
REPLAY_LOAD: 406602
NON_REPLAY_LOAD: 10876930

== Counts ==
ADDR_TRANS: 1799
REPLAY_LOAD: 4833
NON_REPLAY_LOAD: 345216

cpu0->cpu0_STLB TOTAL        ACCESS:      62183 HIT:      32489 MISS:      29694 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      62183 HIT:      32489 MISS:      29694 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 597.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2086974 HIT:     151026 MISS:    1935948 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1950453 HIT:      98390 MISS:    1852063 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      48749 HIT:         24 MISS:      48725 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      49490 HIT:      49490 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      38282 HIT:       3122 MISS:      35160 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 176.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8971792 HIT:    8971792 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    8971792 HIT:    8971792 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32997697 HIT:   30726521 MISS:    2271176 MSHR_MERGE:     233693
cpu0->cpu0_L1D LOAD         ACCESS:   27304856 HIT:   25190179 MISS:    2114677 MSHR_MERGE:     164225
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5633398 HIT:    5515181 MISS:     118217 MSHR_MERGE:      69468
cpu0->cpu0_L1D TRANSLATION  ACCESS:      59443 HIT:      21161 MISS:      38282 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 180.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5462213 HIT:    5462213 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5462213 HIT:    5462213 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   32099771 HIT:   32008992 MISS:      90779 MSHR_MERGE:      28596
cpu0->cpu0_DTLB LOAD         ACCESS:   32099771 HIT:   32008992 MISS:      90779 MSHR_MERGE:      28596
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 290.7 cycles
cpu0->LLC TOTAL        ACCESS:    1984765 HIT:      49341 MISS:    1935424 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1852063 HIT:        531 MISS:    1851532 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      48725 HIT:          0 MISS:      48725 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      48817 HIT:      48809 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      35160 HIT:          1 MISS:      35159 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 145.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         67
  ROW_BUFFER_MISS:    1935349
  AVG DBUS CONGESTED CYCLE: 3.118
Channel 0 WQ ROW_BUFFER_HIT:       3373
  ROW_BUFFER_MISS:      45503
  FULL:          0
Channel 0 REFRESHES ISSUED:       5883
[2025-09-15 17:29:49] END   suite=spec trace=603.bwaves_s-2609B (rc=0)
