// Seed: 1121252032
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = -1;
  assign id_2 = -1 ? id_2 : id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd30
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  logic [id_1 : 1] id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
