{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "5fe0ace1-d686-4b72-a0a7-f76fe94076d7",
   "metadata": {},
   "outputs": [],
   "source": [
    "from langchain_ollama.chat_models import ChatOllama\n",
    "default_chat_model = \"llama3.2\"\n",
    "\n",
    "llm = ChatOllama(model=default_chat_model, base_url=\"http://localhost:11434\")  # Explicitly set base_url"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "3c945ea1-c7b0-4e8f-a62d-661f7521d41e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def print_a(a):\n",
    "    lines = a.split('\\n')\n",
    "    for l in lines:\n",
    "        print(l)\n",
    "\n",
    "def read_f(file_path):\n",
    "    with open(file_path, \"r\") as file:\n",
    "        content = file.read()\n",
    "    return content"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "9310fbc5-90ba-4085-a612-6cdf7a820601",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"Yes, I can provide guidance on writing Verilog code and assist with understanding the syntax and concepts of the language. However, my ability to write complete, compilable, and functional Verilog designs is limited due to the complexity and nuance of digital design.\\n\\nI can help you:\\n\\n1. Understand the basics of Verilog syntax and data types.\\n2. Write simple Verilog modules (e.g., logic blocks) and testbenches.\\n3. Assist with converting existing designs or ideas into Verilog code.\\n4. Provide guidance on how to write efficient, readable, and well-structured Verilog code.\\n\\nTo get started, what would you like help with? Do you have a specific problem or project in mind?\\n\\nHere are some general resources I can share:\\n\\n* [Verilog Language Reference](https://www.verilog.org/standards)\\n* [Digilent's Verilog Tutorial](https://www.digilent.com resources/ tutorial/verilog-tutorial/)\\n* [UCLA's Verilog Tutorial](http://www.csl.sfu.ca/~cslab/verilog.html)\\n\\nLet me know how I can assist you with your Verilog-related questions!\""
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "a = llm.invoke(\"can you program verilog?\")\n",
    "a.content"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8855df34-a798-4c91-9ddc-6628ec9a1094",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Yes, I can provide guidance on writing Verilog code and assist with understanding the syntax and concepts of the language. However, my ability to write complete, compilable, and functional Verilog designs is limited due to the complexity and nuance of digital design.\n",
      "\n",
      "I can help you:\n",
      "\n",
      "1. Understand the basics of Verilog syntax and data types.\n",
      "2. Write simple Verilog modules (e.g., logic blocks) and testbenches.\n",
      "3. Assist with converting existing designs or ideas into Verilog code.\n",
      "4. Provide guidance on how to write efficient, readable, and well-structured Verilog code.\n",
      "\n",
      "To get started, what would you like help with? Do you have a specific problem or project in mind?\n",
      "\n",
      "Here are some general resources I can share:\n",
      "\n",
      "* [Verilog Language Reference](https://www.verilog.org/standards)\n",
      "* [Digilent's Verilog Tutorial](https://www.digilent.com resources/ tutorial/verilog-tutorial/)\n",
      "* [UCLA's Verilog Tutorial](http://www.csl.sfu.ca/~cslab/verilog.html)\n",
      "\n",
      "Let me know how I can assist you with your Verilog-related questions!\n"
     ]
    }
   ],
   "source": [
    "print_a(a.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "40d4c695-3b99-4561-bb8f-1da2eee29bdd",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Please act as a professional verilog designer.\\n\n",
      "Implement a data width conversion circuit that converts 8-bit data input to 16-bit data output. The module provides two output ports: valid_out, which indicates the validity of the output data, and data_out, which represents the converted 16-bit output data. The first arriving 8-bit data should be placed in the higher 8 bits of the 16-bit data output. The valid_out and data_out signals are generated in the next clock cycle after the two data inputs. When there is only one data input, valid_out and data_out are not generated immediately. Instead, they wait for the arrival of the next data input to complete the concatenation of the two data inputs before generating valid_out and data_out. \n",
      "Module name:  \n",
      "    width_8to16   \n",
      "\n",
      "Input ports:\n",
      "    clk: Clock signal used for synchronous operation.\n",
      "    rst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n",
      "    valid_in: Input signal indicating the validity of the input data.\n",
      "    data_in: 8-bit input data to be converted.\n",
      "\n",
      "Output ports:\n",
      "    valid_out: Output signal indicating the validity of the output data.\n",
      "    data_out: 16-bit output data resulting from the width conversion.\n",
      "Implementation:\n",
      "The data_out register is triggered on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\n",
      "On reset, indicated by !rst_n, the data_out register is cleared to 0.\n",
      "If the input data is valid (valid_in) and the flag signal is active, the data_out register is updated by concatenating the contents of the data_lock register (8 bits) and the data_in register (8 bits) to form a 16-bit output. The first valid data is temporarily stored, and when the second valid data is inputted, they are concatenated to produce the output valid_out and data_out.\n",
      "\n",
      "Give me the complete code.\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print_a(read_f('veri_spec1.txt'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "fe02d626-52dd-46e5-b53d-b38dad03b445",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Here's the complete Verilog code for the width conversion circuit:\n",
      "\n",
      "```verilog\n",
      "module width_8to16(\n",
      "    input clk,\n",
      "    input rst_n,\n",
      "    input valid_in[1:0],\n",
      "    input [7:0] data_in[1:0],\n",
      "    output reg [15:0] data_out[1:0],\n",
      "    output reg [1:0] valid_out\n",
      ");\n",
      "\n",
      "reg [8:0] data_lock; // Stores the first valid data\n",
      "reg [8:0] temp_data; // Temporary data register for concatenation\n",
      "\n",
      "reg [7:0] first_valid_data;\n",
      "reg [15:0] temp_output;\n",
      "\n",
      "always @(posedge clk or negedge rst_n) begin\n",
      "    if(rst_n == 1'b0)\n",
      "        data_out[0] = 16'b0;\n",
      "    else\n",
      "    begin\n",
      "        // Concatenate two valid data with flag signal\n",
      "        if (valid_in[0] && valid_in[1])\n",
      "            data_lock = temp_data;\n",
      "\n",
      "        // Update temporary data register\n",
      "        if(valid_in[0]) \n",
      "            temp_data = {data_lock, data_in[0]};\n",
      "        \n",
      "        else if(valid_in[1])\n",
      "            temp_data = 8'b0;\n",
      "            \n",
      "        // Generate the output when two valid data is inputted.\n",
      "        if (valid_in[0] && valid_in[1])\n",
      "            data_out[0] = temp_output;\n",
      "\n",
      "        // Update temporary output register\n",
      "        if(temp_data != 8'b0)\n",
      "            temp_output = {temp_data, data_in[1]};\n",
      "            \n",
      "    end\n",
      "end\n",
      "\n",
      "assign data_out[1] = data_out[0];\n",
      "assign valid_out = (valid_in == 2'b01);\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "This code represents a Verilog module named `width_8to16` that provides two output ports `data_out` and `valid_out`. The `data_out` port stores the converted 16-bit output data, while the `valid_out` port indicates whether the input data is valid.\n"
     ]
    }
   ],
   "source": [
    "a = llm.invoke(read_f('veri_spec1.txt'))\n",
    "print_a(a.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "1af25b8b-f696-4a2a-a0ac-d039a28e6084",
   "metadata": {},
   "outputs": [],
   "source": [
    "qwen2 = ChatOllama(model='qwen2', base_url=\"http://localhost:11434\")  # Explicitly set base_url"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "52e7405f-3f69-4848-85ad-acad7ba77d9b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Please act as a professional verilog designer. Validate the following verilog code:\n",
      "\n",
      "// Width Conversion Module (8-bit to 16-bit)\n",
      "module width_8to16(\n",
      "    input clk,\n",
      "    input rst_n,\n",
      "    input valid_in1, // First valid data signal\n",
      "    input [7:0] data_in1, // First 8-bit input data\n",
      "    input valid_in2, // Second valid data signal\n",
      "    output reg [15:0] data_out, // Converted 16-bit output data\n",
      "    output reg valid_out   // Validity of the output data\n",
      ");\n",
      "\n",
      "reg [7:0] data_lock; // Register to store first valid 8-bit data\n",
      "\n",
      "always @(posedge clk) begin\n",
      "    if (~rst_n) begin\n",
      "        data_out <= 0;\n",
      "        valid_out <= 1'b0;\n",
      "    end else if (valid_in1 && (!valid_in2)) begin\n",
      "        data_out <= data_lock;\n",
      "        valid_out <= 1'b1;\n",
      "    } else if (valid_in1 && valid_in2) begin\n",
      "        data_lock[7:0] = data_in1;\n",
      "        data_lock[15:8] = data_in2;\n",
      "        data_out = {data_lock, data_in2};\n",
      "        valid_out <= 1'b1;\n",
      "    end\n",
      "end\n",
      "\n",
      "always @(posedge clk or negedge rst_n) begin\n",
      "    if (rst_n) begin\n",
      "        data_lock <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print_a(read_f('veri_inspect1.txt'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "4c9120de-cce0-40a7-9152-dba8f5fd3aba",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "As a professional Verilog designer, let's validate the provided code snippet for the width conversion module from 8-bit to 16-bit.\n",
      "\n",
      "The given Verilog code is designed to convert an incoming stream of 8-bit data (either one or two at a time) into a single 16-bit output. The key components and their functions are:\n",
      "\n",
      "- **Input signals**: `clk` for clock input, `rst_n` for asynchronous reset signal, `valid_in1` and `valid_in2` for the validity of incoming 8-bit data, `data_in1` for the first 8-bit input data stream, and `data_out` as the output that holds the converted 16-bit data.\n",
      "- **Internal logic**: An always block handles clock events (`posedge clk`) to update the internal state based on valid inputs.\n",
      "  - When only one of `valid_in1` or `valid_in2` is active (i.e., both are not active simultaneously), the output holds a single piece of data from either `data_in1` or `data_in2`.\n",
      "  - If both signals `valid_in1` and `valid_in2` are active, they combine an incoming `8-bit` value with the previous `8-bit` input to form a `16-bit` output.\n",
      "- **Reset handling**: The reset signal (`rst_n`) ensures that all internal states (`data_lock`, `data_out`, `valid_out`) are initialized correctly after the reset event.\n",
      "\n",
      "### Verification Steps:\n",
      "\n",
      "To verify this design, consider the following points and test scenarios:\n",
      "\n",
      "#### Test Case 1: Single Input Stream\n",
      "- Initialize system with no active inputs.\n",
      "- Apply a single valid input through `data_in1` (`valid_in1` is true) followed by clock edge. Verify that `data_out` correctly captures the value of `data_in1`, and `valid_out` becomes true.\n",
      "\n",
      "#### Test Case 2: Dual Input Streams\n",
      "- Repeat with both inputs active (`valid_in1` and `valid_in2`) at the same time.\n",
      "- Provide two valid streams (`data_in1` and `data_in2`).\n",
      "- Ensure that a new output is formed by combining the last value from `data_in1`, followed by the current `8-bit` input from `data_in2`.\n",
      "- Check that `valid_out` toggles between false and true accordingly.\n",
      "\n",
      "#### Test Case 3: Resetting\n",
      "- Apply the reset signal (`rst_n`) while the system has valid inputs.\n",
      "- Verify that all outputs are cleared to their initial state (e.g., `data_out`=0, `valid_out`=0) upon rising edge of the clock.\n",
      "\n",
      "### Implementation Verification:\n",
      "1. **Simulate the circuit**: Utilize a tool like ModelSim or Vivado's Simulation environment for hardware description language verification.\n",
      "2. **Testbench creation**: Write a testbench that generates various input patterns and observes corresponding output behavior based on defined scenarios above.\n",
      "3. **Expected vs Actual Output Comparison**: Compare actual simulation results with expected behavior according to the logic described in the code.\n",
      "\n",
      "### Conclusion:\n",
      "By systematically testing these cases, you can ensure that the width conversion module functions correctly under different operating conditions, validating its design implementation for both edge cases and regular operation.\n"
     ]
    }
   ],
   "source": [
    "a = qwen2.invoke(read_f('veri_inspect1.txt'))\n",
    "print_a(a.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "58a5546c-cab1-49f8-a0b1-dc098fa59876",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Can you validate the code above against the following specification?\n",
      "\n",
      "Implement a data width conversion circuit that converts 8-bit data input to 16-bit data output. The module provides two output ports: valid_out, which indicates the validity of the output data, and data_out, which represents the converted 16-bit output data. The first arriving 8-bit data should be placed in the higher 8 bits of the 16-bit data output. The valid_out and data_out signals are generated in the next clock cycle after the two data inputs. When there is only one data input, valid_out and data_out are not generated immediately. Instead, they wait for the arrival of the next data input to complete the concatenation of the two data inputs before generating valid_out and data_out. \n",
      "\n",
      "Module name:  \n",
      "    width_8to16   \n",
      "\n",
      "Input ports:\n",
      "    clk: Clock signal used for synchronous operation.\n",
      "    rst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n",
      "    valid_in: Input signal indicating the validity of the input data.\n",
      "    data_in: 8-bit input data to be converted.\n",
      "\n",
      "Output ports:\n",
      "    valid_out: Output signal indicating the validity of the output data.\n",
      "    data_out: 16-bit output data resulting from the width conversion.\n",
      "Implementation:\n",
      "The data_out register is triggered on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\n",
      "On reset, indicated by !rst_n, the data_out register is cleared to 0.\n",
      "If the input data is valid (valid_in) and the flag signal is active, the data_out register is updated by concatenating the contents of the data_lock register (8 bits) and the data_in register (8 bits) to form a 16-bit output. The first valid data is temporarily stored, and when the second valid data is inputted, they are concatenated to produce the output valid_out and data_out.Can you validate the code above against the following specification?\n",
      "\n",
      "Implement a data width conversion circuit that converts 8-bit data input to 16-bit data output. The module provides two output ports: valid_out, which indicates the validity of the output data, and data_out, which represents the converted 16-bit output data. The first arriving 8-bit data should be placed in the higher 8 bits of the 16-bit data output. The valid_out and data_out signals are generated in the next clock cycle after the two data inputs. When there is only one data input, valid_out and data_out are not generated immediately. Instead, they wait for the arrival of the next data input to complete the concatenation of the two data inputs before generating valid_out and data_out. \n",
      "\n",
      "Module name:  \n",
      "    width_8to16   \n",
      "\n",
      "Input ports:\n",
      "    clk: Clock signal used for synchronous operation.\n",
      "    rst_n: Active-low reset signal. Defined as 0 for reset and 1 for reset signal inactive.\n",
      "    valid_in: Input signal indicating the validity of the input data.\n",
      "    data_in: 8-bit input data to be converted.\n",
      "\n",
      "Output ports:\n",
      "    valid_out: Output signal indicating the validity of the output data.\n",
      "    data_out: 16-bit output data resulting from the width conversion.\n",
      "Implementation:\n",
      "The data_out register is triggered on the positive edge of the clock signal (posedge clk) or the negative edge of the reset signal (negedge rst_n).\n",
      "On reset, indicated by !rst_n, the data_out register is cleared to 0.\n",
      "If the input data is valid (valid_in) and the flag signal is active, the data_out register is updated by concatenating the contents of the data_lock register (8 bits) and the data_in register (8 bits) to form a 16-bit output. The first valid data is temporarily stored, and when the second valid data is inputted, they are concatenated to produce the output valid_out and data_out.\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print_a(read_f('veri_inspect2.txt'))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "dc7eda5b-53d9-4210-84d7-1d89f4a3a405",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The code description above appears to accurately implement the specifications provided for converting an 8-bit data input into a 16-bit output data width conversion circuit. Let's analyze it against the requirements:\n",
      "\n",
      "### Module Name:\n",
      "- **width_8to16**: The name follows the requirement of indicating that this module performs width conversion from 8 bits to 16 bits.\n",
      "\n",
      "### Input Ports:\n",
      "- **clk**: Represents the clock signal, which is essential for synchronous operation.\n",
      "- **rst_n**: Active-low reset signal, allowing the circuit to be reset when needed.\n",
      "- **valid_in**: Signal indicating if the input data is valid, aligning with the requirement of having a validity flag for each data arrival.\n",
      "- **data_in**: 8-bit input data that needs conversion.\n",
      "\n",
      "### Output Ports:\n",
      "- **valid_out**: A signal indicating whether the output data is valid, which matches the requirement to generate this signal after receiving two inputs and ensuring both are valid.\n",
      "- **data_out**: The resulting 16-bit data from converting the input. This meets the specification of a 16-bit output width.\n",
      "\n",
      "### Implementation:\n",
      "The description states that the `data_out` register updates on the positive edge of the clock or the negative edge of the reset signal, which is in line with synchronous circuit design principles.\n",
      "- **Reset**: The `rst_n` signal clears the data_out register to zero when active (low), fulfilling the requirement for initialization upon resetting.\n",
      "- **Data Update**: The description mentions updating the `data_out` register after receiving valid input signals (`valid_in`) and when a flag is active. This aligns with handling only two data inputs at most, as described in the specification.\n",
      "\n",
      "### Handling of Input Data:\n",
      "The process of concatenating the first input (temporarily stored) to the second input once both are available ensures that the higher 8 bits contain the first valid input, and the lower 8 bits contain the second valid input. This is consistent with the requirement for data placement within the output.\n",
      "\n",
      "### Conclusion:\n",
      "Overall, the provided code description effectively addresses all the requirements specified for implementing a data width conversion circuit from 8-bit to 16-bit inputs by ensuring proper synchronization, handling of reset and valid signals, and correct data concatenation logic. The code is described in terms that align well with the given specifications, suggesting it would perform as intended under those conditions.\n"
     ]
    }
   ],
   "source": [
    "a = qwen2.invoke(read_f('veri_inspect2.txt'))\n",
    "print_a(a.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "15abc999-eadc-428b-949c-9f1dc7dbd233",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "1fdb5c56-71f6-4dff-a896-d7a68c656588",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "874c7f3a-38a4-49f2-90b7-9dbec5c58de1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "To tokenize the given text into individual tokens, we can break it down as follows:\n",
      "\n",
      "1. **I**: This is a pronoun referring to oneself.\n",
      "2. **like**: This is a verb expressing preference.\n",
      "3. **tea**, **coffee**: These are two nouns (substances) mentioned.\n",
      "4. **oranges**, **apples**, **mango**: These are three different fruits listed.\n",
      "5. **and**: A conjunction used for listing items.\n",
      "6. **some**: An adjective indicating an unspecified quantity.\n",
      "7. **brands**: This is a noun referring to various companies or products in general.\n",
      "8. **like**: Another verb similar to the first, used here as part of a phrase describing preference.\n",
      "9. **\"xyz\"**, **'abc'** : These are names of brands enclosed in quotation marks, indicating they should be treated as tokens rather than words within those strings.\n",
      "10. **and**: Yet another conjunction used for listing items in this case.\n",
      "11. **pqr**: This could potentially represent a brand name or a different set of items, but without context it's often ambiguous.\n",
      "\n",
      "So, the tokens would be:\n",
      "\n",
      "- I\n",
      "- like\n",
      "- tea\n",
      "- coffee\n",
      "- oranges\n",
      "- apples\n",
      "- mango\n",
      "- and\n",
      "- some\n",
      "- brands\n",
      "- like\n",
      "- \"xyz\"\n",
      "- 'abc'\n",
      "- and\n",
      "- pqr\n"
     ]
    }
   ],
   "source": [
    "q = 'Can you tokenize the following text to single tokens? I like tea, coffee; oranges, apples, mango and some brands like \"xyz\", \\'abc\\' and pqr.'\n",
    "a = qwen2.invoke(q)\n",
    "print_a(a.content)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7181374e-648a-4064-9b23-d22907c170b8",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
