/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  reg [13:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_66z = ~celloutsig_0_15z[4];
  assign celloutsig_1_12z = ~celloutsig_1_5z[1];
  assign celloutsig_0_12z = ~celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_5z[9:0] + { celloutsig_0_10z[7:3], celloutsig_0_0z };
  reg [8:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_0z[3:0], celloutsig_0_1z };
  assign { _01_[8], _00_, _01_[6:0] } = _06_;
  assign celloutsig_1_9z = { celloutsig_1_0z[1], celloutsig_1_4z } && celloutsig_1_0z[6:3];
  assign celloutsig_0_6z = celloutsig_0_4z[12:6] < celloutsig_0_4z[8:2];
  assign celloutsig_0_7z = celloutsig_0_2z < celloutsig_0_1z[3:0];
  assign celloutsig_0_0z = in_data[73] ? in_data[24:20] : in_data[37:33];
  assign celloutsig_0_5z = celloutsig_0_4z[5] ? { celloutsig_0_1z[4], celloutsig_0_1z, celloutsig_0_0z } : celloutsig_0_4z[19:9];
  assign celloutsig_1_2z = celloutsig_1_0z[0] ? in_data[134:115] : { in_data[136:131], celloutsig_1_0z[13:1], 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_1z ? celloutsig_1_5z[3:1] : { in_data[119:118], celloutsig_1_12z };
  assign celloutsig_1_16z = celloutsig_1_9z ? celloutsig_1_0z[8:0] : { celloutsig_1_14z[1:0], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_7z[2] ? { celloutsig_1_0z[11:0], celloutsig_1_16z } : { celloutsig_1_17z[8:5], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_2z[2] ? { celloutsig_0_1z[2:0], celloutsig_0_8z, celloutsig_0_6z } : celloutsig_0_5z[7:0];
  assign celloutsig_0_19z[7:0] = celloutsig_0_5z[5] ? { celloutsig_0_8z[2:0], celloutsig_0_0z } : { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[63] ? in_data[19:16] : in_data[21:18];
  assign celloutsig_0_62z = ~ celloutsig_0_19z[7:4];
  assign celloutsig_1_4z = ~ celloutsig_1_2z[10:8];
  assign celloutsig_1_5z = ~ { celloutsig_1_2z[12], celloutsig_1_4z };
  assign celloutsig_1_7z = ~ { in_data[126:122], celloutsig_1_1z };
  assign celloutsig_1_19z = ~ { celloutsig_1_18z, celloutsig_1_14z };
  assign celloutsig_0_8z = ~ celloutsig_0_4z[19:16];
  assign celloutsig_0_1z = ~ in_data[14:10];
  assign celloutsig_0_65z = | { celloutsig_0_62z, celloutsig_0_7z };
  assign celloutsig_1_1z = | celloutsig_1_0z[8:1];
  assign celloutsig_0_14z = | celloutsig_0_4z[14:10];
  assign celloutsig_0_4z = in_data[90:71] >> { _01_[8], _00_, _01_[8], _00_, _01_[6:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_16z } << celloutsig_1_2z[18:9];
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 14'h0000;
    else if (!clkin_data[128]) celloutsig_1_0z = in_data[182:169];
  assign _01_[7] = _00_;
  assign celloutsig_0_19z[8] = celloutsig_0_8z[3];
  assign { out_data[148:128], out_data[119:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
